{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761357290272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761357290278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 19:54:50 2025 " "Processing started: Fri Oct 24 19:54:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761357290278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357290278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InvestigacionArqui -c InvestigacionArqui " "Command: quartus_map --read_settings_files=on --write_settings_files=off InvestigacionArqui -c InvestigacionArqui" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357290278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761357290739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761357290739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador9.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador9 " "Found entity 1: Decodificador9" {  } { { "Decodificador9.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador150.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador150.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador150 " "Found entity 1: Decodificador150" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1automatic.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder1automatic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Automatic " "Found entity 1: Adder1Automatic" {  } { { "Adder1Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4automatic.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder4automatic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Automatic " "Found entity 1: Adder4Automatic" {  } { { "Adder4Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Automatic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder10automatic.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder10automatic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder10Automatic " "Found entity 1: Adder10Automatic" {  } { { "Adder10Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Automatic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterselector.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterselector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CounterSelector " "Found entity 1: CounterSelector" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298102 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Adder1Manual.sv(18) " "Verilog HDL information at Adder1Manual.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "Adder1Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Manual.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761357298103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder1manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Manual " "Found entity 1: Adder1Manual" {  } { { "Adder1Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Manual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Adder4Manual.sv(19) " "Verilog HDL information at Adder4Manual.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "Adder4Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Manual.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761357298105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder4manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Manual " "Found entity 1: Adder4Manual" {  } { { "Adder4Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Manual.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298105 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Adder10Manual.sv(18) " "Verilog HDL information at Adder10Manual.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "Adder10Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Manual.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761357298106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder10manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder10manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder10Manual " "Found entity 1: Adder10Manual" {  } { { "Adder10Manual.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Manual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Animation " "Found entity 1: LED_Animation" {  } { { "LED_Animation.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/LED_Animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testadder3bittodeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file testadder3bittodeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestAdder3BitToDeco " "Found entity 1: TestAdder3BitToDeco" {  } { { "TestAdder3BitToDeco.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/TestAdder3BitToDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select1 CounterSelector.sv(114) " "Verilog HDL Implicit Net warning at CounterSelector.sv(114): created implicit net for \"select1\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select4 CounterSelector.sv(115) " "Verilog HDL Implicit Net warning at CounterSelector.sv(115): created implicit net for \"select4\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select10 CounterSelector.sv(116) " "Verilog HDL Implicit Net warning at CounterSelector.sv(116): created implicit net for \"select10\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select1M CounterSelector.sv(119) " "Verilog HDL Implicit Net warning at CounterSelector.sv(119): created implicit net for \"select1M\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select4M CounterSelector.sv(120) " "Verilog HDL Implicit Net warning at CounterSelector.sv(120): created implicit net for \"select4M\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select10M CounterSelector.sv(121) " "Verilog HDL Implicit Net warning at CounterSelector.sv(121): created implicit net for \"select10M\"" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CounterSelector " "Elaborating entity \"CounterSelector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761357298173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Automatic Adder1Automatic:adder1 " "Elaborating entity \"Adder1Automatic\" for hierarchy \"Adder1Automatic:adder1\"" {  } { { "CounterSelector.sv" "adder1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Adder1Automatic.sv(28) " "Verilog HDL assignment warning at Adder1Automatic.sv(28): truncated value with size 32 to match size of target (26)" {  } { { "Adder1Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298208 "|CounterSelector|Adder1Automatic:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Adder1Automatic.sv(58) " "Verilog HDL assignment warning at Adder1Automatic.sv(58): truncated value with size 32 to match size of target (1)" {  } { { "Adder1Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298208 "|CounterSelector|Adder1Automatic:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador150 Adder1Automatic:adder1\|Decodificador150:decodificador " "Elaborating entity \"Decodificador150\" for hierarchy \"Adder1Automatic:adder1\|Decodificador150:decodificador\"" {  } { { "Adder1Automatic.sv" "decodificador" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decodificador150.sv(11) " "Verilog HDL assignment warning at Decodificador150.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298209 "|CounterSelector|Adder1Automatic:adder1|Decodificador150:decodificador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decodificador150.sv(12) " "Verilog HDL assignment warning at Decodificador150.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298209 "|CounterSelector|Adder1Automatic:adder1|Decodificador150:decodificador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decodificador150.sv(13) " "Verilog HDL assignment warning at Decodificador150.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298210 "|CounterSelector|Adder1Automatic:adder1|Decodificador150:decodificador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador9 Adder1Automatic:adder1\|Decodificador150:decodificador\|Decodificador9:dec_centenas " "Elaborating entity \"Decodificador9\" for hierarchy \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Decodificador9:dec_centenas\"" {  } { { "Decodificador150.sv" "dec_centenas" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Animation Adder1Automatic:adder1\|LED_Animation:led_anim " "Elaborating entity \"LED_Animation\" for hierarchy \"Adder1Automatic:adder1\|LED_Animation:led_anim\"" {  } { { "Adder1Automatic.sv" "led_anim" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder1Automatic.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LED_Animation.sv(20) " "Verilog HDL assignment warning at LED_Animation.sv(20): truncated value with size 32 to match size of target (24)" {  } { { "LED_Animation.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/LED_Animation.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298212 "|CounterSelector|Adder1Automatic:adder1|LED_Animation:led_anim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LED_Animation.sv(60) " "Verilog HDL assignment warning at LED_Animation.sv(60): truncated value with size 32 to match size of target (2)" {  } { { "LED_Animation.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/LED_Animation.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298212 "|CounterSelector|Adder1Automatic:adder1|LED_Animation:led_anim"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LED_Animation.sv(36) " "Verilog HDL Case Statement information at LED_Animation.sv(36): all case item expressions in this case statement are onehot" {  } { { "LED_Animation.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/LED_Animation.sv" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1761357298212 "|CounterSelector|Adder1Automatic:adder1|LED_Animation:led_anim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Automatic Adder4Automatic:adder4 " "Elaborating entity \"Adder4Automatic\" for hierarchy \"Adder4Automatic:adder4\"" {  } { { "CounterSelector.sv" "adder4" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Adder4Automatic.sv(30) " "Verilog HDL assignment warning at Adder4Automatic.sv(30): truncated value with size 32 to match size of target (26)" {  } { { "Adder4Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Automatic.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298213 "|CounterSelector|Adder4Automatic:adder4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Adder4Automatic.sv(60) " "Verilog HDL assignment warning at Adder4Automatic.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "Adder4Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder4Automatic.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298214 "|CounterSelector|Adder4Automatic:adder4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder10Automatic Adder10Automatic:adder10 " "Elaborating entity \"Adder10Automatic\" for hierarchy \"Adder10Automatic:adder10\"" {  } { { "CounterSelector.sv" "adder10" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "an Adder10Automatic.sv(17) " "Verilog HDL or VHDL warning at Adder10Automatic.sv(17): object \"an\" assigned a value but never read" {  } { { "Adder10Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Automatic.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761357298223 "|CounterSelector|Adder10Automatic:adder10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Adder10Automatic.sv(31) " "Verilog HDL assignment warning at Adder10Automatic.sv(31): truncated value with size 32 to match size of target (26)" {  } { { "Adder10Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Automatic.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298223 "|CounterSelector|Adder10Automatic:adder10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Adder10Automatic.sv(61) " "Verilog HDL assignment warning at Adder10Automatic.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "Adder10Automatic.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Adder10Automatic.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761357298223 "|CounterSelector|Adder10Automatic:adder10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Manual Adder1Manual:adder1M " "Elaborating entity \"Adder1Manual\" for hierarchy \"Adder1Manual:adder1M\"" {  } { { "CounterSelector.sv" "adder1M" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Manual Adder4Manual:adder4M " "Elaborating entity \"Adder4Manual\" for hierarchy \"Adder4Manual:adder4M\"" {  } { { "CounterSelector.sv" "adder4M" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder10Manual Adder10Manual:adder10M " "Elaborating entity \"Adder10Manual\" for hierarchy \"Adder10Manual:adder10M\"" {  } { { "CounterSelector.sv" "adder10M" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298237 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Div0\"" {  } { { "Decodificador150.sv" "Div0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod0\"" {  } { { "Decodificador150.sv" "Mod0" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Div1\"" {  } { { "Decodificador150.sv" "Div1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod1\"" {  } { { "Decodificador150.sv" "Mod1" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Automatic:adder1\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Automatic:adder4\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder1Manual:adder1M\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder4Manual:adder4M\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Manual:adder10M\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder10Automatic:adder10\|Decodificador150:decodificador\|Mod2\"" {  } { { "Decodificador150.sv" "Mod2" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761357298617 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761357298617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div0\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div0 " "Instantiated megafunction \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298671 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357298671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/lpm_divide_8am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/alt_u_div_2te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Mod0\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Mod0 " "Instantiated megafunction \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298746 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357298746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div0\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div0 " "Instantiated megafunction \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298821 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357298821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div0\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div0 " "Instantiated megafunction \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298864 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357298864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div1\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div1 " "Instantiated megafunction \"Adder1Automatic:adder1\|Decodificador150:decodificador\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298892 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357298892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761357298931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357298931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div1\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div1 " "Instantiated megafunction \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298951 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357298951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div1\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357298993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div1 " "Instantiated megafunction \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357298994 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357298994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Mod2\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357299028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Mod2 " "Instantiated megafunction \"Adder4Automatic:adder4\|Decodificador150:decodificador\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357299028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357299028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357299028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357299028 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357299028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Mod2\"" {  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357299058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Mod2 " "Instantiated megafunction \"Adder10Manual:adder10M\|Decodificador150:decodificador\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357299058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357299058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357299058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761357299058 ""}  } { { "Decodificador150.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/Decodificador150.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761357299058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[3\] GND " "Pin \"display_7seg\[3\]\" is stuck at GND" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761357300538 "|CounterSelector|display_7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[4\] GND " "Pin \"display_7seg\[4\]\" is stuck at GND" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761357300538 "|CounterSelector|display_7seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[5\] GND " "Pin \"display_7seg\[5\]\" is stuck at GND" {  } { { "CounterSelector.sv" "" { Text "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/CounterSelector.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761357300538 "|CounterSelector|display_7seg[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761357300538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761357300629 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761357301198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/output_files/InvestigacionArqui.map.smsg " "Generated suppressed messages file D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/output_files/InvestigacionArqui.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357301255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761357301401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761357301401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1575 " "Implemented 1575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761357301500 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761357301500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1536 " "Implemented 1536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761357301500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761357301500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761357301517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 19:55:01 2025 " "Processing ended: Fri Oct 24 19:55:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761357301517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761357301517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761357301517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761357301517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1761357302585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761357302590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 19:55:02 2025 " "Processing started: Fri Oct 24 19:55:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761357302590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761357302590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off InvestigacionArqui -c InvestigacionArqui " "Command: quartus_fit --read_settings_files=off --write_settings_files=off InvestigacionArqui -c InvestigacionArqui" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761357302590 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761357302706 ""}
{ "Info" "0" "" "Project  = InvestigacionArqui" {  } {  } 0 0 "Project  = InvestigacionArqui" 0 0 "Fitter" 0 0 1761357302707 ""}
{ "Info" "0" "" "Revision = InvestigacionArqui" {  } {  } 0 0 "Revision = InvestigacionArqui" 0 0 "Fitter" 0 0 1761357302707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761357302808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761357302809 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "InvestigacionArqui 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"InvestigacionArqui\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761357302820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761357302856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761357302856 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761357303172 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761357303195 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761357303405 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1761357311551 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 199 global CLKCTRL_G12 " "clk~inputCLKENA0 with 199 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1761357311673 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 309 global CLKCTRL_G6 " "reset~inputCLKENA0 with 309 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1761357311673 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1761357311673 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "buttonM~inputCLKENA0 24 global CLKCTRL_G5 " "buttonM~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1761357311673 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1761357311673 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_AB12 " "Refclk input I/O pad reset is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1761357311673 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1761357311673 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1761357311673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761357311673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761357311685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761357311686 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761357311688 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761357311689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761357311689 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761357311689 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "InvestigacionArqui.sdc " "Synopsys Design Constraints File file not found: 'InvestigacionArqui.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1761357312200 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761357312201 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1761357312212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1761357312214 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1761357312214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761357312269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761357312270 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761357312270 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761357312346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761357316224 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1761357316475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761357330268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761357356718 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761357358769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761357358769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761357359710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761357363620 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761357363620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761357369148 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761357369148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761357369150 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761357371375 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761357371409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761357371885 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761357371886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761357372348 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761357375033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/output_files/InvestigacionArqui.fit.smsg " "Generated suppressed messages file D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/output_files/InvestigacionArqui.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761357375327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7414 " "Peak virtual memory: 7414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761357375935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 19:56:15 2025 " "Processing ended: Fri Oct 24 19:56:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761357375935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761357375935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:23 " "Total CPU time (on all processors): 00:05:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761357375935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761357375935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761357376895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761357376899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 19:56:16 2025 " "Processing started: Fri Oct 24 19:56:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761357376899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761357376899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off InvestigacionArqui -c InvestigacionArqui " "Command: quartus_asm --read_settings_files=off --write_settings_files=off InvestigacionArqui -c InvestigacionArqui" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761357376899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1761357377632 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761357382040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761357382369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 19:56:22 2025 " "Processing ended: Fri Oct 24 19:56:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761357382369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761357382369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761357382369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761357382369 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761357382975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761357383424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761357383429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 19:56:23 2025 " "Processing started: Fri Oct 24 19:56:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761357383429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761357383429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta InvestigacionArqui -c InvestigacionArqui " "Command: quartus_sta InvestigacionArqui -c InvestigacionArqui" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761357383429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761357383548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761357384317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761357384318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357384350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357384350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "InvestigacionArqui.sdc " "Synopsys Design Constraints File file not found: 'InvestigacionArqui.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1761357384817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357384818 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761357384822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name buttonM buttonM " "create_clock -period 1.000 -name buttonM buttonM" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761357384822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " "create_clock -period 1.000 -name Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761357384822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " "create_clock -period 1.000 -name Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761357384822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " "create_clock -period 1.000 -name Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761357384822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " "create_clock -period 1.000 -name Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761357384822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " "create_clock -period 1.000 -name Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761357384822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " "create_clock -period 1.000 -name Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761357384822 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761357384822 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1761357384827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761357384838 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761357384838 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761357384848 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761357384882 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761357384882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.385 " "Worst-case setup slack is -5.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.385            -749.588 clk  " "   -5.385            -749.588 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721             -43.855 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.721             -43.855 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.654             -39.264 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.654             -39.264 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.641             -38.349 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.641             -38.349 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.618             -39.143 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.618             -39.143 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.574             -37.018 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.574             -37.018 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.533             -40.016 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.533             -40.016 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.515             -34.419 buttonM  " "   -1.515             -34.419 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357384884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 clk  " "    0.093               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 buttonM  " "    0.366               0.000 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.443               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.451               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.455               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.587               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.671               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.696               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357384889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761357384891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761357384892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.845 " "Worst-case minimum pulse width slack is -0.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845            -121.476 clk  " "   -0.845            -121.476 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.461 buttonM  " "   -0.394             -12.461 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.938 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394             -10.938 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.522 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394             -10.522 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.062 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394             -10.062 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.796 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394              -9.796 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.277 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394              -9.277 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.975 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394              -8.975 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357384894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357384894 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761357384907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761357384937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761357385800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761357385899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761357385908 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761357385908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.289 " "Worst-case setup slack is -5.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.289            -732.450 clk  " "   -5.289            -732.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.824             -44.485 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.824             -44.485 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764             -39.975 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.764             -39.975 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.761             -39.172 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.761             -39.172 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.732             -40.047 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.732             -40.047 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.717             -38.044 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.717             -38.044 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.669             -40.694 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "   -3.669             -40.694 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497             -33.443 buttonM  " "   -1.497             -33.443 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357385909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clk  " "    0.141               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 buttonM  " "    0.355               0.000 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.457               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.463               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.468               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.563               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.613               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.674               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357385914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761357385916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761357385917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.874 " "Worst-case minimum pulse width slack is -0.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874            -131.434 clk  " "   -0.874            -131.434 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.786 buttonM  " "   -0.394             -13.786 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.953 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394             -10.953 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.575 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394             -10.575 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.936 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394              -9.936 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.592 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394              -9.592 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.056 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394              -9.056 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.007 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.394              -9.007 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357385920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357385920 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761357385930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761357386056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761357386799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761357386894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761357386897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761357386897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.522 " "Worst-case setup slack is -4.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.522            -418.325 clk  " "   -4.522            -418.325 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840             -20.273 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.840             -20.273 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.789             -17.888 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.789             -17.888 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788             -17.996 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.788             -17.996 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740             -17.393 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.740             -17.393 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721             -17.741 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.721             -17.741 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694             -16.394 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.694             -16.394 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585             -11.557 buttonM  " "   -0.585             -11.557 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357386899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.082 " "Worst-case hold slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 clk  " "    0.082               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 buttonM  " "    0.141               0.000 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.165               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.166               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.171               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.286               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.318               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.366               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357386904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761357386905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761357386907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.843 " "Worst-case minimum pulse width slack is -0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843             -25.365 clk  " "   -0.843             -25.365 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -1.896 buttonM  " "   -0.080              -1.896 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.360 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.026              -0.360 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.040 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "   -0.020              -0.040 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.007               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.014               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.026               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.030               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357386908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357386908 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761357386938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761357387120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761357387124 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761357387124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.886 " "Worst-case setup slack is -3.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.886            -355.097 clk  " "   -3.886            -355.097 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.775             -18.906 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.775             -18.906 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.748             -17.074 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.748             -17.074 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -16.795 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.736             -16.795 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699             -16.448 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.699             -16.448 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693             -16.842 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.693             -16.842 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665             -15.536 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "   -1.665             -15.536 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486              -9.378 buttonM  " "   -0.486              -9.378 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357387125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clk  " "    0.062               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 buttonM  " "    0.076               0.000 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.150               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.154               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.156               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.244               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.284               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.327               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357387130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761357387131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761357387133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.807 " "Worst-case minimum pulse width slack is -0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807             -25.189 clk  " "   -0.807             -25.189 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -1.927 buttonM  " "   -0.082              -1.927 buttonM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.007               0.000 Adder1Manual:adder1M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.024               0.000 Adder1Automatic:adder1\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.035               0.000 Adder4Manual:adder4M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.043               0.000 Adder4Automatic:adder4\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.050               0.000 Adder10Manual:adder10M\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\]  " "    0.057               0.000 Adder10Automatic:adder10\|LED_Animation:led_anim\|div_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761357387135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761357387135 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761357388382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761357388388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5255 " "Peak virtual memory: 5255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761357388513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 19:56:28 2025 " "Processing ended: Fri Oct 24 19:56:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761357388513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761357388513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761357388513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761357388513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1761357389440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761357389445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 19:56:29 2025 " "Processing started: Fri Oct 24 19:56:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761357389445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761357389445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off InvestigacionArqui -c InvestigacionArqui " "Command: quartus_eda --read_settings_files=off --write_settings_files=off InvestigacionArqui -c InvestigacionArqui" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761357389445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1761357390397 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1761357390434 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "InvestigacionArqui.svo D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/simulation/modelsim/ simulation " "Generated file InvestigacionArqui.svo in folder \"D:/Arquitectura/Todos los proyectos de Quartus/InvestigacionArqui/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1761357390735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761357390802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 19:56:30 2025 " "Processing ended: Fri Oct 24 19:56:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761357390802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761357390802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761357390802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761357390802 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761357391425 ""}
