// Seed: 4112101910
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    output wand  id_1,
    output tri1  id_2,
    output tri0  id_3
);
  wire id_6;
  id_7 :
  assert property (@(negedge 1) 1)
  else $display;
  wire id_8;
  module_0(
      id_6, id_7, id_8
  );
endmodule
module module_3 (
    output supply1 id_0
    , id_12,
    output tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    output tri1 id_8,
    output wire id_9,
    input wire id_10
);
  wire id_13;
  module_0(
      id_12, id_12, id_13
  );
endmodule
