{"vcs1":{"timestamp_begin":1684329071.323434854, "rt":1.32, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684329072.731856957, "rt":1.21, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1684329074.010624222, "rt":0.50, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684329070.668212189}
{"VCS_COMP_START_TIME": 1684329070.668212189}
{"VCS_COMP_END_TIME": 1684329077.181061327}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330836}}
{"stitch_vcselab": {"peak_mem": 211964}}
