;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB 20, @12
	SPL 0, <-2
	SUB @121, 103
	ADD 130, 9
	SPL 0, <-22
	SUB @-127, 100
	SUB 12, @10
	JMP 14
	JMN 2, <-602
	JMN 2, <-602
	SUB 12, @10
	ADD 132, 8
	SPL @12, #200
	ADD @130, 9
	SUB #12, @200
	SUB -0, 900
	SUB @-127, 100
	SPL 0, <-22
	CMP -207, <-120
	DJN -1, @-20
	ADD @130, 9
	JMP -207, @-120
	SUB #72, @200
	MOV -7, <-20
	SUB @-127, 100
	SLT @-172, 100
	SLT @-172, 100
	MOV -7, <-20
	MOV -7, <-20
	SUB #12, @200
	DJN 0, <-2
	DJN 0, <-2
	JMP @72, #201
	SUB @127, 106
	ADD 210, 30
	SUB @127, 106
	DJN -1, @-20
	DJN -1, @-20
	JMP @72, #201
	JMP @72, #201
	MOV -7, <-20
	SUB -81, <-20
	SUB -81, <-20
	SPL 0, <-22
	CMP -207, <-120
	MOV -7, <-20
