timestamp 1711833498
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use timer_core X_TIMER 1 0 -19416 0 1 -14810
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "VPWR" 51 200 1000 500 44152 m4
port "VGND" 52 9800 1000 10100 44152 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
node "ua[0]" 0 122.428 31312 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[1]" 0 122.428 26896 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[2]" 0 122.428 22480 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[3]" 0 122.428 18064 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[4]" 0 122.428 13648 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ena" 0 73.2969 31710 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "clk" 0 48.6998 30974 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "rst_n" 0 48.6998 30238 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[0]" 0 48.6998 29502 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[1]" 0 48.6998 28766 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[2]" 0 48.6998 28030 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[3]" 0 48.6998 27294 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[4]" 0 48.6998 26558 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[5]" 0 48.6998 25822 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[6]" 0 48.6998 25086 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[7]" 0 48.6998 24350 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[0]" 0 48.6998 23614 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[1]" 0 48.6998 22878 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[2]" 0 48.6998 22142 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[3]" 0 48.6998 21406 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[4]" 0 48.6998 20670 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[5]" 0 48.6998 19934 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[6]" 0 48.6998 19198 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[7]" 0 48.6998 18462 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[1]" 0 48.4486 16990 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[2]" 0 48.4486 16254 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[3]" 0 48.4486 15518 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[4]" 0 48.4486 14782 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[5]" 0 48.4486 14046 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[6]" 0 48.4486 13310 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[7]" 0 48.4486 12574 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[0]" 0 48.4486 11838 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[1]" 0 48.4486 11102 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[2]" 0 48.4486 10366 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[3]" 0 48.4486 9630 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[4]" 0 48.4486 8894 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[5]" 0 48.4486 8158 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[6]" 0 48.4486 7422 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[7]" 0 48.4486 6686 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[0]" 0 48.4486 5950 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[1]" 0 48.4486 5214 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[2]" 0 48.4486 4478 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[3]" 0 48.4486 3742 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[4]" 0 48.4486 3006 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[5]" 0 48.4486 2270 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[6]" 0 48.4486 1534 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[7]" 0 71.603 798 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "VPWR" 0 20618.9 200 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2810520 8348 12945600 86904 0 0 0 0
node "VGND" 0 24272.1 9800 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10509744 18748 12945600 86904 0 0 0 0
node "ua[7]" 1 1455.86 400 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16720 524 249380 2604 18240 544 179258 3462 0 0 0 0
node "uo_out[0]" 2 23606.7 17726 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28400 1104 2984960 114696 26304 740 51888 1726 0 0 0 0
node "ua[6]" 46 5985.25 4816 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56264 2268 931392 35756 17808 592 44440 1270 0 0 0 0
node "ua[5]" 37 4576 9232 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13824 528 794448 30636 16384 560 49400 1426 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "uio_out[1]" "uo_out[0]" 1.06885
cap "uio_oe[2]" "uio_oe[1]" 23.7975
cap "uio_out[7]" "uo_out[0]" 1.06885
cap "uio_in[6]" "uio_in[5]" 23.7975
cap "uio_oe[1]" "uo_out[0]" 1.06885
cap "uio_out[7]" "uio_oe[0]" 23.7975
cap "ena" "clk" 23.7975
cap "uio_oe[1]" "uio_oe[0]" 23.7975
cap "ua[6]" "VGND" 3843.11
cap "ua[5]" "VGND" 3619.09
cap "uo_out[4]" "uo_out[5]" 23.7975
cap "uio_oe[2]" "uio_oe[3]" 23.7975
cap "uo_out[3]" "uo_out[4]" 23.7975
cap "uio_out[4]" "uio_out[3]" 23.7975
cap "uio_in[2]" "uio_in[3]" 23.7975
cap "uio_out[6]" "uio_out[5]" 23.7975
cap "uo_out[0]" "VPWR" 2545.06
cap "uio_oe[5]" "uo_out[0]" 1.06885
cap "rst_n" "ui_in[0]" 23.7975
cap "ui_in[0]" "ui_in[1]" 23.7975
cap "uo_out[0]" "uio_oe[3]" 1.06885
cap "uio_out[3]" "uio_out[2]" 23.7975
cap "uio_oe[6]" "uio_oe[5]" 23.7975
cap "uio_out[4]" "uio_out[5]" 23.7975
cap "rst_n" "clk" 23.7975
cap "uo_out[7]" "uio_out[0]" 23.7975
cap "uio_out[6]" "uo_out[0]" 1.06885
cap "ui_in[7]" "ui_in[6]" 23.7975
cap "uio_out[3]" "uo_out[0]" 1.06885
cap "uio_out[0]" "uo_out[0]" 1.06885
cap "uo_out[0]" "uo_out[2]" 1.06885
cap "uio_out[4]" "uo_out[0]" 1.06885
cap "ui_in[2]" "ui_in[3]" 23.7975
cap "uio_out[5]" "uo_out[0]" 1.06885
cap "ua[6]" "ua[5]" 2959.57
cap "ua[7]" "VPWR" 16.3816
cap "uio_oe[2]" "uo_out[0]" 1.06885
cap "uo_out[1]" "uo_out[2]" 23.7975
cap "ui_in[4]" "ui_in[5]" 23.7975
cap "uio_out[2]" "uo_out[0]" 1.06885
cap "uo_out[7]" "uo_out[0]" 1.06885
cap "ui_in[2]" "ui_in[1]" 23.7975
cap "uo_out[7]" "uo_out[6]" 23.7975
cap "uio_oe[6]" "uo_out[0]" 1.06885
cap "uo_out[0]" "uio_in[7]" 23.7975
cap "uo_out[6]" "uo_out[0]" 1.06885
cap "ui_in[7]" "uio_in[0]" 23.7975
cap "uio_in[6]" "uio_in[7]" 23.7975
cap "uio_in[0]" "uio_in[1]" 23.7975
cap "uo_out[1]" "uo_out[0]" 24.8663
cap "uo_out[0]" "uio_oe[0]" 1.06885
cap "uio_oe[5]" "uio_oe[4]" 23.7975
cap "uo_out[0]" "uio_oe[7]" 2.61082
cap "uio_in[1]" "uio_in[2]" 23.7975
cap "uio_oe[4]" "uio_oe[3]" 23.7975
cap "uio_in[4]" "uio_in[3]" 23.7975
cap "uio_in[4]" "uio_in[5]" 23.7975
cap "ui_in[3]" "ui_in[4]" 23.7975
cap "uio_oe[6]" "uio_oe[7]" 23.7975
cap "uo_out[0]" "VGND" 22.0803
cap "uo_out[3]" "uo_out[2]" 23.7975
cap "uio_out[1]" "uio_out[0]" 23.7975
cap "uio_out[7]" "uio_out[6]" 23.7975
cap "uo_out[0]" "uo_out[5]" 1.06885
cap "uo_out[3]" "uo_out[0]" 1.06885
cap "uo_out[6]" "uo_out[5]" 23.7975
cap "uio_out[1]" "uio_out[2]" 23.7975
cap "uo_out[4]" "uo_out[0]" 1.06885
cap "ui_in[6]" "ui_in[5]" 23.7975
cap "uio_oe[4]" "uo_out[0]" 1.06885
cap "VPWR" "X_TIMER/V_DISCH_O" 0.864228
cap "X_TIMER/X_SR_LATCH/vss" "VPWR" 25.8418
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/V_DISCH_O" 86.2111
cap "X_TIMER/V_DISCH_O" "X_TIMER/XMn_discharge/a_221_n1088#" 1.74084
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/V_DISCH_O" 243.217
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/out_left" 0.197747
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 0.314418
cap "X_TIMER/VSS" "ua[6]" 402.973
cap "X_TIMER/X_COMP_P_BOTTOM/latch_left" "ua[6]" 0.174184
cap "X_TIMER/VSS" "ua[6]" 558.675
cap "ua[6]" "X_TIMER/VSS" 558.675
cap "X_TIMER/VSS" "ua[5]" 1.53096
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "ua[6]" 0.0682619
cap "X_TIMER/VSS" "ua[6]" 219.62
cap "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" "ua[6]" 0.284738
cap "X_TIMER/X_SR_LATCH/OUT_Q" "X_TIMER/X_SR_LATCH/vdd" 2.19853
cap "X_TIMER/X_SR_LATCH/IN_R" "X_TIMER/X_SR_LATCH/vdd" 2.5712
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/XMn_discharge/a_221_n1088#" 5.07173
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_SR_LATCH/vss" 0.155361
cap "X_TIMER/X_INV2[1]/vin" "X_TIMER/X_SR_LATCH/vdd" 0.00689222
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/IN_S" 6.58158
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/X_SR_LATCH/vdd" 80.1981
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_SR_LATCH/vdd" 24.3174
cap "X_TIMER/X_SR_LATCH/OUT_Q_B" "X_TIMER/X_SR_LATCH/vdd" 2.88783
cap "X_TIMER/V_DISCH_O" "X_TIMER/XMn_discharge/a_221_n1088#" 0.0778112
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/X_SR_LATCH/IN_R" -0.000206579
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_SR_LATCH/OUT_Q_B" 0.0167809
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/X_SR_LATCH/OUT_Q" -0.000144606
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/vss" -1.42109e-14
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/OUT_Q" 4.44089e-16
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_SR_LATCH/IN_R" 0.0167809
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_SR_LATCH/OUT_Q" 0.0117466
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/X_SR_LATCH/OUT_Q_B" -0.000206579
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/latch_left" 0.161644
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/latch_left" 0.115332
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/latch_right" 0.115332
cap "X_TIMER/X_COMP_P_BOTTOM/latch_left" "ua[5]" 0.0297919
cap "X_TIMER/X_COMP_P_BOTTOM/latch_left" "X_TIMER/VSS" 0.922489
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 0.0116752
cap "X_TIMER/X_COMP_P_BOTTOM/latch_left" "ua[6]" 0.0465227
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/latch_right" 0.434105
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 0.159439
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "ua[6]" 0.229556
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "ua[5]" 0.393153
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 112.548
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" 2.92606
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 223.522
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" 0.0130629
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "X_TIMER/VSS" 32.4511
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/vinn" 2.50133
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "ua[6]" 2.24702
cap "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" "ua[5]" 0.0071763
cap "X_TIMER/VSS" "ua[6]" -4.91727
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "X_TIMER/VSS" 7.37015
cap "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_n100_n588#" "ua[6]" 0.590529
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/vinn" 0.120597
cap "X_TIMER/VSS" "ua[5]" 4.54763
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "ua[5]" 0.95139
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "ua[6]" 2.70483
cap "X_TIMER/X_COMP_P_BOTTOM/vinn" "ua[5]" 0.0601986
cap "X_TIMER/DO_OUT" "X_TIMER/X_SR_LATCH/IN_R" 1.47941
cap "X_TIMER/DO_OUT" "X_TIMER/X_SR_LATCH/vss" 0.490548
cap "X_TIMER/X_SR_LATCH/IN_S" "X_TIMER/VDD" 1.90755
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/X_NOR_TOP/sky130_fd_pr__pfet_01v8_7P3MHC_2/a_n73_n164#" 1.65135
cap "X_TIMER/X_SR_LATCH/X_NOR_BOTTOM/sky130_fd_pr__pfet_01v8_7P3MHC_2/a_n73_n164#" "X_TIMER/VDD" 1.0265
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/OUT_Q_B" 2.62245
cap "X_TIMER/X_SR_LATCH/OUT_Q" "X_TIMER/VDD" 5.95429
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/IN_R" 56.3444
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/vss" 100.967
cap "X_TIMER/DO_OUT" "X_TIMER/VDD" -1.73829
cap "X_TIMER/VDD" "X_TIMER/X_INV2[1]/vin" 0.00568608
cap "X_TIMER/DO_OUT" "X_TIMER/VDD" 9.09495e-13
cap "X_TIMER/X_INV2[1]/vin" "X_TIMER/VDD" 1.13687e-13
cap "X_TIMER/X_SR_LATCH/OUT_Q" "X_TIMER/VDD" 0.118533
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_tail/a_n100_n1097#" "ua[6]" 0.0111803
cap "ua[5]" "X_TIMER/X_COMP_P_BOTTOM/latch_left" 0.001064
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_tail/a_n100_n1097#" "X_TIMER/X_COMP_P_BOTTOM/vss" 0.2759
cap "X_TIMER/X_COMP_P_BOTTOM/latch_left" "ua[6]" 0.00166152
cap "X_TIMER/X_COMP_P_BOTTOM/vss" "X_TIMER/X_COMP_P_BOTTOM/latch_left" 0.032946
cap "X_TIMER/X_COMP_P_BOTTOM/vss" "X_TIMER/X_COMP_P_BOTTOM/tail" 0.0299878
cap "X_TIMER/X_COMP_P_BOTTOM/vout" "X_TIMER/VSS" 149.295
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "ua[6]" 0.110567
cap "X_TIMER/X_COMP_P_BOTTOM/vinp" "ua[6]" 2.62562
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/tail" 0.642067
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "X_TIMER/VSS" 0.98208
cap "X_TIMER/X_COMP_P_BOTTOM/vinn" "ua[6]" 0.418947
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "X_TIMER/VSS" 73.8977
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" 0.0620488
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "X_TIMER/VSS" 1.92058
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/tail" 1.4346
cap "X_TIMER/VSS" "ua[6]" -75.0543
cap "X_TIMER/X_COMP_P_BOTTOM/vout" "ua[6]" 299.145
cap "ua[5]" "X_TIMER/X_COMP_P_BOTTOM/latch_right" 0.0608069
cap "X_TIMER/X_COMP_P_BOTTOM/vinn" "ua[5]" 0.239318
cap "ua[5]" "X_TIMER/X_COMP_P_BOTTOM/vinp" 1.24684
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "ua[6]" 18.7688
cap "ua[5]" "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" 0.0340874
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "ua[6]" 0.0751118
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/latch_right" 9.00439
cap "X_TIMER/X_COMP_P_BOTTOM/vinn" "X_TIMER/VSS" 7.02576
cap "X_TIMER/X_COMP_P_BOTTOM/vinp" "X_TIMER/VSS" 39.6839
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "ua[5]" 5.39622
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "ua[5]" 0.0412637
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" 4.86216
cap "X_TIMER/XMp_bias/a_n100_n1097#" "X_TIMER/VDD" 7.70492
cap "X_TIMER/DO_OUT" "X_TIMER/XR_bot/a_n271_n1246#" 1.88526
cap "X_TIMER/DO_OUT" "X_TIMER/VDD" 31.2402
cap "X_TIMER/DO_OUT" "X_TIMER/X_SR_LATCH/IN_R" 167.751
cap "X_TIMER/VDD" "X_TIMER/XR_bot/a_n271_n1246#" 7.57131
cap "X_TIMER/X_SR_LATCH/IN_R" "X_TIMER/VDD" 37.0746
cap "X_TIMER/DO_OUT" "X_TIMER/v1p2" 16.4088
cap "X_TIMER/DO_OUT" "X_TIMER/XMp_bias/a_n100_n1097#" 0.338267
cap "X_TIMER/v1p2" "X_TIMER/XR_bot/a_n271_n1246#" -5.68434e-14
cap "X_TIMER/v1p2" "X_TIMER/VDD" 29.1279
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/vout" 0.246063
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_tail/a_n100_n1097#" "X_TIMER/VSS" 0.215413
cap "X_TIMER/X_COMP_P_TOP/XMp_out/a_n100_n897#" "X_TIMER/VSS" 1.80157
cap "X_TIMER/X_COMP_P_BOTTOM/vout" "X_TIMER/VSS" 0.0306482
cap "ua[5]" "X_TIMER/X_COMP_P_TOP/XMp_out/a_n100_n897#" 0.11272
cap "X_TIMER/X_COMP_P_TOP/vout" "ua[6]" 0.246305
cap "X_TIMER/X_COMP_P_TOP/vout" "X_TIMER/VSS" 0.030717
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/XMp_out/a_n100_n897#" 0.162902
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_tail/a_n100_n1097#" "ua[6]" 0.00859936
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_out/a_n100_n897#" "X_TIMER/VSS" 1.79783
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/XMp_out/a_n100_n897#" 0.163209
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/vdd" 0.0266338
cap "ua[5]" "X_TIMER/X_COMP_P_BOTTOM/XMp_out/a_n100_n897#" 0.112538
cap "X_TIMER/X_COMP_P_TOP/XMp_out/a_n100_n897#" "X_TIMER/VSS" 2.21528
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "X_TIMER/VSS" 185.845
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_out/a_n100_n897#" "ua[6]" 3.95866
cap "X_TIMER/X_COMP_P_BOTTOM/vout" "ua[6]" 99.9269
cap "X_TIMER/X_COMP_P_TOP/XMp_out/a_n100_n897#" "ua[6]" 3.96804
cap "X_TIMER/X_COMP_P_TOP/vout" "X_TIMER/VSS" 20.2074
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "ua[6]" 103.578
cap "X_TIMER/X_COMP_P_TOP/vout" "ua[6]" 37.2716
cap "ua[5]" "X_TIMER/X_COMP_P_BOTTOM/vdd" 9.35621
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_out/a_n100_n897#" "X_TIMER/VSS" 2.20671
cap "X_TIMER/X_COMP_P_BOTTOM/vout" "X_TIMER/VSS" 51.4305
cap "ua[6]" "X_TIMER/VSS" -34.7564
cap "X_TIMER/DO_OUT" "X_TIMER/XR_bot/a_n271_n1246#" 1.1293
cap "X_TIMER/VDD" "X_TIMER/XR_bot/a_n271_n1246#" 9.01881
cap "X_TIMER/DO_OUT" "X_TIMER/XMp_bias/a_n100_n1097#" 0.275561
cap "X_TIMER/XMp_bias/a_n100_n1097#" "X_TIMER/VDD" 6.2855
cap "X_TIMER/VDD" "X_TIMER/bias_1" 26.0961
cap "X_TIMER/DO_OUT" "X_TIMER/bias_1" 1.36059
cap "X_TIMER/DO_OUT" "X_TIMER/XMp_bias/a_n158_n1000#" 0.0581447
cap "X_TIMER/VDD" "X_TIMER/XMp_bias/a_n158_n1000#" 2.56611
cap "X_TIMER/DO_OUT" "X_TIMER/sr_r" 180.412
cap "X_TIMER/DO_OUT" "X_TIMER/VDD" 23.1426
cap "X_TIMER/VDD" "X_TIMER/sr_r" 28.0995
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/XMp_tail/a_n100_n1097#" 0.491911
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/tail" 0.0305087
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/vdd" 0.0270947
cap "X_TIMER/X_COMP_P_TOP/XMp_tail/a_n100_n1097#" "ua[6]" 0.0217268
cap "ua[5]" "X_TIMER/X_COMP_P_BOTTOM/vdd" 5.53128
cap "ua[5]" "X_TIMER/X_COMP_P_TOP/vinn" 0.0781479
cap "ua[6]" "X_TIMER/X_COMP_P_BOTTOM/vdd" 19.5772
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/VSS" 1.82421
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/vinn" 0.126286
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vout" 150.39
cap "ua[6]" "X_TIMER/VSS" -75.5816
cap "X_TIMER/X_COMP_P_TOP/tail" "X_TIMER/VSS" 1.43807
cap "X_TIMER/X_COMP_P_TOP/tail" "X_TIMER/VSS" 0.644581
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vinp" 39.2827
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/latch_right" 4.38228
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/vdd" 83.7106
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vinn" 2.44569
cap "ua[5]" "X_TIMER/X_COMP_P_TOP/vinp" 1.23249
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/vout" 300.429
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/vinp" 2.60516
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/tail" 0.98498
cap "uo_out[0]" "X_TIMER/XR_bias_1/a_n271_n1246#" 1.1778
cap "X_TIMER/XR_bias_1/a_n271_n1246#" "X_TIMER/VDD" 7.80845
cap "uo_out[0]" "X_TIMER/sr_r" 180.412
cap "X_TIMER/sr_r" "X_TIMER/VDD" 7.53836
cap "uo_out[0]" "X_TIMER/bias_3" 1.36059
cap "X_TIMER/VDD" "X_TIMER/bias_3" 24.5194
cap "X_TIMER/XR_bias_1/a_n271_n1246#" "uo_out[0]" 0.0387313
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/XR_bias_1/a_n271_n1246#" -0.0595862
cap "X_TIMER/XR_bias_1/a_n271_n1246#" "X_TIMER/V_TRIG_B_I" -0.0233545
cap "X_TIMER/X_COMP_P_TOP/vinn" "X_TIMER/V_TRIG_B_I" 1.3587
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/V_TRIG_B_I" 0.0525056
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/V_THRESH_I" 0.0406166
cap "X_TIMER/V_THRESH_I" "X_TIMER/V_TRIG_B_I" 0.00740987
cap "X_TIMER/X_COMP_P_TOP/vinn" "X_TIMER/XR_bias_1/a_n271_n1246#" -0.0445378
cap "X_TIMER/V_THRESH_I" "X_TIMER/X_COMP_P_TOP/latch_left" 0.0406166
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/X_COMP_P_TOP/latch_left" 0.0577389
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/X_COMP_P_TOP/latch_left" -0.0595862
cap "X_TIMER/X_COMP_P_TOP/latch_left" "ua[5]" 0.0309142
cap "ua[5]" "X_TIMER/X_COMP_P_TOP/latch_right" 0.0406166
cap "X_TIMER/X_COMP_P_TOP/latch_left" "ua[6]" 0.0482978
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/latch_right" 0.0774587
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/X_COMP_P_TOP/vss" 0.957244
cap "X_TIMER/X_COMP_P_TOP/latch_right" "X_TIMER/X_COMP_P_TOP/vss" 0.0668116
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vinp" 0.498609
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vout" 151.666
cap "X_TIMER/X_COMP_P_TOP/vinp" "ua[6]" 0.0316879
cap "X_TIMER/X_COMP_P_TOP/vout" "ua[6]" 300.507
cap "X_TIMER/VSS" "ua[5]" 2.37866
cap "X_TIMER/X_COMP_P_TOP/tail" "ua[5]" 0.0413648
cap "X_TIMER/VSS" "ua[6]" -65.6993
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/tail" 1.92621
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/tail" 0.0753593
cap "X_TIMER/X_COMP_P_TOP/latch_left" "ua[5]" 0.0413648
cap "X_TIMER/X_COMP_P_TOP/vinn" "ua[5]" 0.222097
cap "X_TIMER/X_COMP_P_TOP/vdd" "ua[5]" 1.53155
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[5]" 1.05602
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/latch_left" 5.98183
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vdd" 20.5767
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vinn" 7.09416
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/latch_left" 0.0753593
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/vdd" 6.66136
cap "X_TIMER/X_COMP_P_TOP/vinn" "ua[6]" 0.41499
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/latch_right" 37.072
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/latch_right" 2.38053
cap "X_TIMER/X_COMP_P_TOP/vinp" "ua[5]" 0.0180146
cap "X_TIMER/sr_r" "uo_out[0]" 29.6392
cap "X_TIMER/XR_bias_2/a_n271_n1246#" "VPWR" 19.7415
cap "VPWR" "X_TIMER/sr_r" 3.63045
cap "X_TIMER/XR_bias_2/a_n271_n1246#" "uo_out[0]" 40.9801
cap "uo_out[0]" "X_TIMER/XR_bias_2/a_n271_n1246#" 0.0387313
cap "X_TIMER/sr_r" "X_TIMER/V_THRESH_I" 32.181
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/X_COMP_P_TOP/vinn" 1.3587
cap "X_TIMER/XR_bias_2/a_n271_n1246#" "X_TIMER/V_TRIG_B_I" 87.9984
cap "X_TIMER/V_THRESH_I" "X_TIMER/XR_bias_2/a_n271_n1246#" 112.781
cap "X_TIMER/V_THRESH_I" "X_TIMER/V_TRIG_B_I" -8.45664
cap "X_TIMER/sr_r" "X_TIMER/XR_bias_2/a_n271_n1246#" -0.28475
cap "X_TIMER/sr_r" "X_TIMER/V_TRIG_B_I" 1.02142
cap "X_TIMER/V_THRESH_I" "X_TIMER/X_COMP_P_TOP/latch_left" 0.0957949
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/V_TRIG_B_I" 563.098
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/X_COMP_P_TOP/latch_left" -0.126969
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/X_COMP_P_TOP/latch_left" 0.157244
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/V_THRESH_I" 97.0856
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/latch_left" 0.157244
cap "X_TIMER/X_COMP_P_TOP/latch_right" "X_TIMER/X_COMP_P_TOP/vss" -0.126969
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/X_COMP_P_TOP/latch_left" -0.126969
cap "ua[5]" "X_TIMER/X_COMP_P_TOP/vss" 39.7059
cap "X_TIMER/X_COMP_P_TOP/vss" "ua[6]" 602.135
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[5]" 0.0957949
cap "ua[5]" "X_TIMER/X_COMP_P_TOP/latch_left" 0.0957949
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[6]" 0.157244
cap "X_TIMER/X_COMP_P_TOP/vss" "ua[5]" 39.715
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[5]" 0.0957949
cap "X_TIMER/X_COMP_P_TOP/vss" "ua[6]" 602.397
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/X_COMP_P_TOP/latch_right" 0.182488
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[6]" 0.205524
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_100_n500#" 50.7858
cap "ua[6]" "X_TIMER/VSS" 127.349
cap "ua[6]" "X_TIMER/X_COMP_P_TOP/vdd" 0.162925
cap "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_100_n500#" "X_TIMER/VSS" 26.0484
cap "ua[5]" "X_TIMER/VSS" 8.87745
merge "X_TIMER/a_20680_17271#" "VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "X_TIMER/V_DISCH_O" "ua[7]" -325.983 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -31696 -1244 0 0 0 0 0 0 0 0
merge "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/vdd" -3689.33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -332932 -6860 -1260000 -8400 0 0 0 0
merge "X_TIMER/X_SR_LATCH/vdd" "VPWR"
merge "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/X_COMP_P_BOTTOM/vss" -6644.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3221030 -16922 -420000 -2800 0 0 0 0
merge "X_TIMER/X_COMP_P_BOTTOM/vss" "X_TIMER/VSS"
merge "X_TIMER/VSS" "VGND"
merge "X_TIMER/DO_OUT" "uo_out[0]" -2625.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -728 -132 -291200 -11200 0 0 0 0 0 0 0 0
merge "X_TIMER/V_TRIG_B_I" "ua[6]" -1656.39 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2704 -208 -292136 -11236 0 0 0 0 0 0 0 0
merge "X_TIMER/V_THRESH_I" "ua[5]" -1696.43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2704 -208 -314600 -12100 0 0 0 0 0 0 0 0
