{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621123666620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621123666621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621123666666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621123666722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621123666722 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621123667168 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621123667198 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621123667598 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621123679254 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 69 global CLKCTRL_G6 " "clk~inputCLKENA0 with 69 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621123679440 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G7 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621123679440 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621123679440 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 245 global CLKCTRL_G4 " "rst~inputCLKENA0 with 245 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621123679440 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621123679440 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621123679440 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621123679440 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621123679440 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621123679440 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621123679440 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621123679440 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621123679441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621123679488 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621123679489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621123679492 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621123679495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621123679495 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621123679496 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621123680244 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621123680248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621123680249 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~101  from: cin  to: sumout " "Cell: display\|Add19~101  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~105  from: cin  to: sumout " "Cell: display\|Add19~105  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~109  from: cin  to: sumout " "Cell: display\|Add19~109  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~113  from: cin  to: sumout " "Cell: display\|Add19~113  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~117  from: cin  to: sumout " "Cell: display\|Add19~117  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~121  from: cin  to: sumout " "Cell: display\|Add19~121  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~125  from: datac  to: sumout " "Cell: display\|Add19~125  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~13  from: cin  to: sumout " "Cell: display\|Add19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~17  from: cin  to: sumout " "Cell: display\|Add19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~1  from: cin  to: sumout " "Cell: display\|Add19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~21  from: cin  to: sumout " "Cell: display\|Add19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~25  from: cin  to: sumout " "Cell: display\|Add19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~29  from: cin  to: sumout " "Cell: display\|Add19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~33  from: cin  to: sumout " "Cell: display\|Add19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~37  from: cin  to: sumout " "Cell: display\|Add19~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~41  from: cin  to: sumout " "Cell: display\|Add19~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~45  from: cin  to: sumout " "Cell: display\|Add19~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~49  from: cin  to: sumout " "Cell: display\|Add19~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~53  from: sharein  to: sumout " "Cell: display\|Add19~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~57  from: cin  to: sumout " "Cell: display\|Add19~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~5  from: cin  to: sumout " "Cell: display\|Add19~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~61  from: cin  to: sumout " "Cell: display\|Add19~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~65  from: cin  to: sumout " "Cell: display\|Add19~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~69  from: cin  to: sumout " "Cell: display\|Add19~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~73  from: cin  to: sumout " "Cell: display\|Add19~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~77  from: cin  to: sumout " "Cell: display\|Add19~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~81  from: cin  to: sumout " "Cell: display\|Add19~81  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~85  from: cin  to: sumout " "Cell: display\|Add19~85  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~89  from: cin  to: sumout " "Cell: display\|Add19~89  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~93  from: cin  to: sumout " "Cell: display\|Add19~93  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~97  from: cin  to: sumout " "Cell: display\|Add19~97  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add19~9  from: cin  to: sumout " "Cell: display\|Add19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621123680278 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621123680278 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621123680296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621123680297 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified