Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ivan/Documents/FPGA/AdditionalTask/tst_isim_beh.exe -prj C:/Users/Ivan/Documents/FPGA/AdditionalTask/tst_beh.prj work.tst 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/AdditionalTask/ad_top.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/AdditionalTask/tst.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture behavioral of entity ad_top [ad_top_default]
Compiling architecture behavior of entity tst
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/Ivan/Documents/FPGA/AdditionalTask/tst_isim_beh.exe
Fuse Memory Usage: 46152 KB
Fuse CPU Usage: 530 ms
