#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon May 13 19:51:26 2024
# Process ID: 5006
# Current directory: /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: franz-MS-7C02, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 12, Host memory: 16704 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 46321
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.898 ; gain = 122.992 ; free physical = 5283 ; free virtual = 10745
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/tmp/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xcvc1902-vsva2197-2MP-e-S -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-86] Your Synthesis license expires in 22 day(s)
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5015
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3303.598 ; gain = 370.832 ; free physical = 3767 ; free virtual = 9234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mac' [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac.v:9]
INFO: [Synth 8-6157] synthesizing module 'mac_BUS_A_s_axi' [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac_BUS_A_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac_BUS_A_s_axi.v:195]
INFO: [Synth 8-6155] done synthesizing module 'mac_BUS_A_s_axi' (0#1) [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac_BUS_A_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1' [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip' [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/ip/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/mnt/tmp/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/mnt/tmp/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6157] synthesizing module 'DSPFP32' [/mnt/tmp/Vivado/2023.1/scripts/rt/data/unisim_comp.v:38751]
INFO: [Synth 8-6155] done synthesizing module 'DSPFP32' (0#1) [/mnt/tmp/Vivado/2023.1/scripts/rt/data/unisim_comp.v:38751]
INFO: [Synth 8-6155] done synthesizing module 'mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip' (0#1) [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/ip/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1' (0#1) [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mac_flow_control_loop_pipe' [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mac_flow_control_loop_pipe' (0#1) [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mac' (0#1) [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d78f/hdl/verilog/mac_BUS_A_s_axi.v:252]
WARNING: [Synth 8-7129] Port ap_done_int in module mac_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port subtract[5] in module flt_ufma is either unconnected or has no load
WARNING: [Synth 8-7129] Port subtract[4] in module flt_ufma is either unconnected or has no load
WARNING: [Synth 8-7129] Port subtract[3] in module flt_ufma is either unconnected or has no load
WARNING: [Synth 8-7129] Port subtract[2] in module flt_ufma is either unconnected or has no load
WARNING: [Synth 8-7129] Port subtract[1] in module flt_ufma is either unconnected or has no load
WARNING: [Synth 8-7129] Port subtract[0] in module flt_ufma is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[31] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[30] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[29] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[28] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[27] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[26] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[25] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[24] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[23] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[22] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[21] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[20] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[19] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[18] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[17] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[16] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[15] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[14] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[13] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[12] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[11] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[10] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[9] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[8] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[7] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[6] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[5] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[4] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[3] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[2] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[1] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din0[0] in module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module mac_BUS_A_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module mac_BUS_A_s_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3436.504 ; gain = 503.738 ; free physical = 3624 ; free virtual = 9096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3448.379 ; gain = 515.613 ; free physical = 3623 ; free virtual = 9094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3448.379 ; gain = 515.613 ; free physical = 3623 ; free virtual = 9094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3462.316 ; gain = 0.000 ; free physical = 3558 ; free virtual = 9029
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mac_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3584.262 ; gain = 14.109 ; free physical = 3556 ; free virtual = 9045
Finished Parsing XDC File [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mac_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3584.262 ; gain = 0.000 ; free physical = 3557 ; free virtual = 9046
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSPFP32 => DSPFP32 (DSP_FPA_CREG, DSP_FPA_OPM_REG, DSP_FPM_PIPEREG, DSP_FPM_STAGE0, DSP_FPM_STAGE1, DSP_FP_ADDER, DSP_FP_INMUX, DSP_FP_INREG, DSP_FP_OUTPUT, DSP_FP_SRCMX_OPTINV): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3584.262 ; gain = 0.000 ; free physical = 3557 ; free virtual = 9047
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3584.262 ; gain = 651.496 ; free physical = 3541 ; free virtual = 9031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3584.262 ; gain = 651.496 ; free physical = 3502 ; free virtual = 8992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3584.262 ; gain = 651.496 ; free physical = 3502 ; free virtual = 8992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mac_BUS_A_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mac_BUS_A_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mac_BUS_A_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mac_BUS_A_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3584.262 ; gain = 651.496 ; free physical = 3501 ; free virtual = 8992
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (BUS_A_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module mac.
WARNING: [Synth 8-3332] Sequential element (BUS_A_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module mac.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 3645.277 ; gain = 712.512 ; free physical = 3372 ; free virtual = 8897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 4235.137 ; gain = 1302.371 ; free physical = 2786 ; free virtual = 8362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 4267.184 ; gain = 1334.418 ; free physical = 2757 ; free virtual = 8332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_15_viv`
   Worst Slack before retiming is 8135 and worst slack after retiming is 8135
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_15_viv' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_15`
   Worst Slack before retiming is 8135 and worst slack after retiming is 8135
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_15' done


INFO: [Synth 8-5816] Retiming module `mac`
   Worst Slack before retiming is 8135 and worst slack after retiming is 8135
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `mac' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_0_hls_inst_0`
   Worst Slack before retiming is 8135 and worst slack after retiming is 8135
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_0_hls_inst_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 4268.191 ; gain = 1335.426 ; free physical = 2753 ; free virtual = 8328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4268.191 ; gain = 1335.426 ; free physical = 2689 ; free virtual = 8265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4268.191 ; gain = 1335.426 ; free physical = 2689 ; free virtual = 8265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4268.191 ; gain = 1335.426 ; free physical = 2689 ; free virtual = 8265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4268.191 ; gain = 1335.426 ; free physical = 2689 ; free virtual = 8265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4268.191 ; gain = 1335.426 ; free physical = 2689 ; free virtual = 8265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4268.191 ; gain = 1335.426 ; free physical = 2689 ; free virtual = 8265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSPFP32    |     1|
|2     |LOOKAHEAD8 |     2|
|4     |LUT1       |     1|
|5     |LUT2       |     4|
|6     |LUT3       |    14|
|7     |LUT4       |    11|
|8     |LUT5       |     8|
|9     |LUT6       |     8|
|10    |LUT6CY     |    16|
|11    |LUT6       |     1|
|12    |FDRE       |    43|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4268.191 ; gain = 1335.426 ; free physical = 2689 ; free virtual = 8265
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 4268.191 ; gain = 1199.543 ; free physical = 2690 ; free virtual = 8265
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 4268.199 ; gain = 1335.426 ; free physical = 2690 ; free virtual = 8265
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4268.199 ; gain = 0.000 ; free physical = 2970 ; free virtual = 8545
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4334.895 ; gain = 0.000 ; free physical = 2959 ; free virtual = 8535
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  DSPFP32 => DSPFP32 (DSP_FPA_CREG, DSP_FPA_OPM_REG, DSP_FPM_PIPEREG, DSP_FPM_STAGE0, DSP_FPM_STAGE1, DSP_FP_ADDER, DSP_FP_INMUX, DSP_FP_INREG, DSP_FP_OUTPUT, DSP_FP_SRCMX_OPTINV): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1 instance 

Synth Design complete | Checksum: dac6af55
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 4334.895 ; gain = 2185.176 ; free physical = 2959 ; free virtual = 8535
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3580.852; main = 3580.852; forked = 377.426
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4842.938; main = 4334.898; forked = 975.945
INFO: [Common 17-1381] The checkpoint '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = d6652a47ade6defa
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 19:52:38 2024...
