Time resolution is 1 ps
WARNING: File rom.data referenced from process on D:/FPGA_workspace/myCPU/myCPU.srcs/sim_1/new/inst_fetch_tb.sv at line 42 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
