// Memory Configuration File
//
// Description:
//  A memory configuration file contains commands that define the legally accessible
//  areas of memory for your specific board. Useful for example when the debugger
//  tries to display the content of a "char *" variable, that has not yet been initialized.
//  In this case the debugger may try to read from a bogus address, which could cause a
//  bus error.
//
// Board:
//  Freescale M52235EVB
//
// Reference:
//  Kirin_2E_SoC_Guide.pdf


// All reserved ranges read back 0xBABA...
reservedchar 0xBA


//         Memory Map:
//         ----------------------------------------------------------------------
range      0x00000000 0x0003FFFF 4 Read         // 256 KByte Internal Flash Memory
reserved   0x00040000 0x1FFFFFFF
range      0x20038000 0x2003FFFF 1 ReadWrite    // 32 Kbytes Internal SRAM
reserved   0x20040000 0x3FFFFFFF
//         0x40000000 0x43FFFFFF                // Memory Mapped Registers (IPSBAR= 0x40000000)
reserved   0x44000000 0xFFFFFFFF

//         Memory Mapped Registers (IPSBAR_BASE= 0x40000000):
//         ----------------------------------------------------------------------

// System Control Module Registers
range      0x40000000 0x40000003 4 ReadWrite    // IPSBAR
reserved   0x40000004 0x40000007
range      0x40000008 0x4000000B 4 ReadWrite    // RAMBAR
range      0x4000000C 0x4000000F 4 ReadWrite    // PPMRH
range      0x40000010 0x40000010 1 ReadWrite    // CRSR
range      0x40000011 0x40000011 1 ReadWrite    // CWCR
range      0x40000012 0x40000012 1 ReadWrite    // LPICR
range      0x40000013 0x40000013 1 ReadWrite    // CWSR
range      0x40000014 0x40000017 4 ReadWrite    // DMAREQC
range      0x40000018 0x4000001B 4 ReadWrite    // PPMRL
range      0x4000001C 0x4000001F 4 ReadWrite    // MPARK
range      0x40000020 0x40000020 1 ReadWrite    // MPR
range      0x40000021 0x40000021 1 Write        // PPMRS
range      0x40000022 0x40000022 1 ReadWrite    // PPMRC
reserved   0x40000023 0x40000023
range      0x40000024 0x40000024 1 ReadWrite    // PACR0
range      0x40000025 0x40000025 1 ReadWrite    // PACR1
range      0x40000026 0x40000026 1 ReadWrite    // PACR2
range      0x40000027 0x40000027 1 ReadWrite    // PACR3
range      0x40000028 0x40000028 1 ReadWrite    // PACR4
range      0x40000029 0x40000029 1 ReadWrite    // PACR5
range      0x4000002A 0x4000002A 1 ReadWrite    // PACR6
range      0x4000002B 0x4000002B 1 ReadWrite    // PACR7
range      0x4000002C 0x4000002C 1 ReadWrite    // PACR8
reserved   0x4000002D 0x4000002F
range      0x40000030 0x40000030 1 ReadWrite    // GPACR0
range      0x40000031 0x40000031 1 ReadWrite    // GPACR1
reserved   0x40000032 0x400000FF

// DMA Channel 0 Registers
range      0x40000100 0x40000103 4 ReadWrite    // SAR0
range      0x40000104 0x40000107 4 ReadWrite    // DAR0
range      0x40000108 0x40000108 1 ReadWrite    // DSR0
range      0x40000109 0x4000010B 3 ReadWrite    // BCR0
range      0x4000010C 0x4000010F 4 ReadWrite    // DCR0

// DMA Channel 1 Registers
range      0x40000110 0x40000113 4 ReadWrite    // SAR1
range      0x40000114 0x40000117 4 ReadWrite    // DAR1
range      0x40000118 0x40000118 1 ReadWrite    // DSR1
range      0x40000119 0x4000011B 3 ReadWrite    // BCR1
range      0x4000011C 0x4000011F 4 ReadWrite    // DCR1

// DMA Channel 2 Registers
range      0x40000120 0x40000123 4 ReadWrite    // SAR2
range      0x40000124 0x40000127 4 ReadWrite    // DAR2
range      0x40000128 0x40000128 1 ReadWrite    // DSR2
range      0x40000129 0x4000012B 3 ReadWrite    // BCR2
range      0x4000012C 0x4000012F 4 ReadWrite    // DCR2

// DMA Channel 3 Registers
range      0x40000130 0x40000133 4 ReadWrite    // SAR3
range      0x40000134 0x40000137 4 ReadWrite    // DAR3
range      0x40000138 0x40000138 1 ReadWrite    // DSR3
range      0x40000139 0x4000013B 3 ReadWrite    // BCR3
range      0x4000013C 0x4000013F 4 ReadWrite    // DCR3
reserved   0x40000140 0x400001FF

// UART0 Registers
range      0x40000200 0x40000200 1 ReadWrite    // UMR1(ReadWrite) / UMR2(ReadWrite)
reserved   0x40000201 0x40000203
range      0x40000204 0x40000204 1 ReadWrite    // USR(Read) / UCSR(Write)
reserved   0x40000205 0x40000207
range      0x40000208 0x40000208 1 Write        // UCR
reserved   0x40000209 0x4000020B
range      0x4000020C 0x4000020C 1 ReadWrite    // URB(Read) / UTB(Write)
reserved   0x4000020D 0x4000020F
range      0x40000210 0x40000210 1 ReadWrite    // UIPCR(Read) / UACR(Write)
reserved   0x40000211 0x40000213
range      0x40000214 0x40000214 1 ReadWrite    // UISR(Read) / UIMR(Write)
reserved   0x40000215 0x40000217
range      0x40000218 0x40000218 1 Write        // UBG1
reserved   0x40000219 0x4000021B
range      0x4000021C 0x4000021C 1 Write        // UBG2
reserved   0x4000021D 0x40000233
range      0x40000234 0x40000234 1 Read         // UIP
reserved   0x40000235 0x40000237
range      0x40000238 0x40000238 1 Write        // UOP1
reserved   0x40000239 0x4000023B
range      0x4000023C 0x4000023C 1 Write        // UOP0
reserved   0x4000023D 0x4000023F

// UART1 Registers
range      0x40000240 0x40000240 1 ReadWrite    // UMR1(ReadWrite) / UMR2(ReadWrite)
reserved   0x40000241 0x40000243
range      0x40000244 0x40000244 1 ReadWrite    // USR(Read) / UCSR(Write)
reserved   0x40000245 0x40000247
range      0x40000248 0x40000248 1 Write        // UCR
reserved   0x40000249 0x4000024B
range      0x4000024C 0x4000024C 1 ReadWrite    // URB(Read) / UTB(Write)
reserved   0x4000024D 0x4000024F
range      0x40000250 0x40000250 1 ReadWrite    // UIPCR(Read) / UACR(Write)
reserved   0x40000251 0x40000253
range      0x40000254 0x40000254 1 ReadWrite    // UISR(Read) / UIMR(Write)
reserved   0x40000255 0x40000257
range      0x40000258 0x40000258 1 Write        // UBG1
reserved   0x40000259 0x4000025B
range      0x4000025C 0x4000025C 1 Write        // UBG2
reserved   0x4000025D 0x40000273
range      0x40000274 0x40000274 1 Read         // UIP
reserved   0x40000275 0x40000277
range      0x40000278 0x40000278 1 Write        // UOP1
reserved   0x40000279 0x4000027B
range      0x4000027C 0x4000027C 1 Write        // UOP0
reserved   0x4000027D 0x4000027F

// UART2 Registers
range      0x40000280 0x40000280 1 ReadWrite    // UMR1(ReadWrite) / UMR2(ReadWrite)
reserved   0x40000281 0x40000283
range      0x40000284 0x40000284 1 ReadWrite    // USR(Read) / UCSR(Write)
reserved   0x40000285 0x40000287
range      0x40000288 0x40000288 1 Write        // UCR
reserved   0x40000289 0x4000028B
range      0x4000028C 0x4000028C 1 ReadWrite    // URB(Read) / UTB(Write)
reserved   0x4000028D 0x4000028F
range      0x40000290 0x40000290 1 ReadWrite    // UIPCR(Read) / UACR(Write)
reserved   0x40000291 0x40000293
range      0x40000294 0x40000294 1 ReadWrite    // UISR(Read) / UIMR(Write)
reserved   0x40000295 0x40000297
range      0x40000298 0x40000298 1 Write        // UBG1
reserved   0x40000299 0x4000029B
range      0x4000029C 0x4000029C 1 Write        // UBG2
reserved   0x4000029D 0x400002B3
range      0x400002B4 0x400002B4 1 Read         // UIP
reserved   0x400002B5 0x400002B7
range      0x400002B8 0x400002B8 1 Write        // UOP1
reserved   0x400002B9 0x400002BB
range      0x400002BC 0x400002BC 1 Write        // UOP0
reserved   0x400002BD 0x400002FF

// I2C Registers
range      0x40000300 0x40000300 1 ReadWrite    // I2ADR
reserved   0x40000301 0x40000303
range      0x40000304 0x40000304 1 ReadWrite    // I2FDR
reserved   0x40000305 0x40000307
range      0x40000308 0x40000308 1 ReadWrite    // I2CR
reserved   0x40000309 0x4000030B
range      0x4000030C 0x4000030C 1 ReadWrite    // I2SR
reserved   0x4000030D 0x4000030F
range      0x40000310 0x40000310 1 ReadWrite    // I2DR
reserved   0x40000311 0x4000033F

// Queued Serial Peripheral Interface Module Registers
range      0x40000340 0x40000341 2 ReadWrite    // QMR
reserved   0x40000342 0x40000343
range      0x40000344 0x40000345 2 ReadWrite    // QDLYR
reserved   0x40000346 0x40000347
range      0x40000348 0x40000349 2 ReadWrite    // QWR
reserved   0x4000034A 0x4000034B
range      0x4000034C 0x4000034D 2 ReadWrite    // QIR
reserved   0x4000034E 0x4000034F
range      0x40000350 0x40000351 2 ReadWrite    // QAR
reserved   0x40000352 0x40000353
range      0x40000354 0x40000355 2 ReadWrite    // QDR
reserved   0x40000356 0x400003BF

// Real-Time Clock controller Registers
range      0x400003C0 0x400003C3 4 ReadWrite    // HOURMIN
range      0x400003C4 0x400003C7 4 ReadWrite    // SECONDS
range      0x400003C8 0x400003CB 4 ReadWrite    // HM
range      0x400003CC 0x400003CF 4 ReadWrite    // SEC
range      0x400003D0 0x400003D3 4 ReadWrite    // CR
range      0x400003D4 0x400003D7 4 ReadWrite    // ISR
range      0x400003D8 0x400003DB 4 ReadWrite    // IER
range      0x400003DC 0x400003DF 4 ReadWrite    // STPWCH
range      0x400003E0 0x400003E3 4 ReadWrite    // DAYS
range      0x400003E4 0x400003E7 4 ReadWrite    // DAY
reserved   0x400003E8 0x400003FF

// DMA Timer Module 0 Registers
range      0x40000400 0x40000401 2 ReadWrite    // DTMR0
range      0x40000402 0x40000402 1 ReadWrite    // DTXMR0
range      0x40000403 0x40000403 1 ReadWrite    // DTER0
range      0x40000404 0x40000407 4 ReadWrite    // DTRR0
range      0x40000408 0x4000040B 4 ReadWrite    // DTCR0
range      0x4000040C 0x4000040F 4 ReadWrite    // DTCN0
reserved   0x40000410 0x4000043F

// DMA Timer Module 1 Registers
range      0x40000440 0x40000441 2 ReadWrite    // DTMR1
range      0x40000442 0x40000442 1 ReadWrite    // DTXMR1
range      0x40000443 0x40000443 1 ReadWrite    // DTER1
range      0x40000444 0x40000447 4 ReadWrite    // DTRR1
range      0x40000448 0x4000044B 4 ReadWrite    // DTCR1
range      0x4000044C 0x4000044F 4 ReadWrite    // DTCN1
reserved   0x40000450 0x4000047F

// DMA Timer Module 2 Registers
range      0x40000480 0x40000481 2 ReadWrite    // DTMR2
range      0x40000482 0x40000482 1 ReadWrite    // DTXMR2
range      0x40000483 0x40000483 1 ReadWrite    // DTER2
range      0x40000484 0x40000487 4 ReadWrite    // DTRR2
range      0x40000488 0x4000048B 4 ReadWrite    // DTCR2
range      0x4000048C 0x4000048F 4 ReadWrite    // DTCN2
reserved   0x40000490 0x400004BF

// DMA Timer Module 3 Registers
range      0x400004C0 0x400004C1 2 ReadWrite    // DTMR3
range      0x400004C2 0x400004C2 1 ReadWrite    // DTXMR3
range      0x400004C3 0x400004C3 1 ReadWrite    // DTER3
range      0x400004C4 0x400004C7 4 ReadWrite    // DTRR3
range      0x400004C8 0x400004CB 4 ReadWrite    // DTCR3
range      0x400004CC 0x400004CF 4 ReadWrite    // DTCN3
reserved   0x400004D0 0x40000BFF

// Interrupt Controller Registers 0
range      0x40000C00 0x40000C03 4 Read         // IPRH
range      0x40000C04 0x40000C07 4 Read         // IPRL
range      0x40000C08 0x40000C0B 4 ReadWrite    // IMRH
range      0x40000C0C 0x40000C0F 4 ReadWrite    // IMRL
range      0x40000C10 0x40000C13 4 ReadWrite    // INTFRCH
range      0x40000C14 0x40000C17 4 Read         // INTFRCL
range      0x40000C18 0x40000C18 1 Read         // IRLR
range      0x40000C19 0x40000C19 1 Read         // IACKLPR
reserved   0x40000C1A 0x40000C40
range      0x40000C41 0x40000C41 1 Read         // ICR1
range      0x40000C42 0x40000C42 1 Read         // ICR2
range      0x40000C43 0x40000C43 1 Read         // ICR3
range      0x40000C44 0x40000C44 1 Read         // ICR4
range      0x40000C45 0x40000C45 1 Read         // ICR5
range      0x40000C46 0x40000C46 1 Read         // ICR6
range      0x40000C47 0x40000C47 1 Read         // ICR7
range      0x40000C48 0x40000C48 1 ReadWrite    // ICR8
range      0x40000C49 0x40000C49 1 ReadWrite    // ICR9
range      0x40000C4A 0x40000C4A 1 ReadWrite    // ICR10
range      0x40000C4B 0x40000C4B 1 ReadWrite    // ICR11
range      0x40000C4C 0x40000C4C 1 ReadWrite    // ICR12
range      0x40000C4D 0x40000C4D 1 ReadWrite    // ICR13
range      0x40000C4E 0x40000C4E 1 ReadWrite    // ICR14
range      0x40000C4F 0x40000C4F 1 ReadWrite    // ICR15
range      0x40000C50 0x40000C50 1 ReadWrite    // ICR16
range      0x40000C51 0x40000C51 1 ReadWrite    // ICR17
range      0x40000C52 0x40000C52 1 ReadWrite    // ICR18
range      0x40000C53 0x40000C53 1 ReadWrite    // ICR19
range      0x40000C54 0x40000C54 1 ReadWrite    // ICR20
range      0x40000C55 0x40000C55 1 ReadWrite    // ICR21
range      0x40000C56 0x40000C56 1 ReadWrite    // ICR22
range      0x40000C57 0x40000C57 1 ReadWrite    // ICR23
range      0x40000C58 0x40000C58 1 ReadWrite    // ICR24
range      0x40000C59 0x40000C59 1 ReadWrite    // ICR25
range      0x40000C5A 0x40000C5A 1 ReadWrite    // ICR26
range      0x40000C5B 0x40000C5B 1 ReadWrite    // ICR27
range      0x40000C5C 0x40000C5C 1 ReadWrite    // ICR28
range      0x40000C5D 0x40000C5D 1 ReadWrite    // ICR29
range      0x40000C5E 0x40000C5E 1 ReadWrite    // ICR30
range      0x40000C5F 0x40000C5F 1 ReadWrite    // ICR31
range      0x40000C60 0x40000C60 1 ReadWrite    // ICR32
range      0x40000C61 0x40000C61 1 ReadWrite    // ICR33
range      0x40000C62 0x40000C62 1 ReadWrite    // ICR34
range      0x40000C63 0x40000C63 1 ReadWrite    // ICR35
range      0x40000C64 0x40000C64 1 ReadWrite    // ICR36
range      0x40000C65 0x40000C65 1 ReadWrite    // ICR37
range      0x40000C66 0x40000C66 1 ReadWrite    // ICR38
range      0x40000C67 0x40000C67 1 ReadWrite    // ICR39
range      0x40000C68 0x40000C68 1 ReadWrite    // ICR40
range      0x40000C69 0x40000C69 1 ReadWrite    // ICR41
range      0x40000C6A 0x40000C6A 1 ReadWrite    // ICR42
range      0x40000C6B 0x40000C6B 1 ReadWrite    // ICR43
range      0x40000C6C 0x40000C6C 1 ReadWrite    // ICR44
range      0x40000C6D 0x40000C6D 1 ReadWrite    // ICR45
range      0x40000C6E 0x40000C6E 1 ReadWrite    // ICR46
range      0x40000C6F 0x40000C6F 1 ReadWrite    // ICR47
range      0x40000C70 0x40000C70 1 ReadWrite    // ICR48
range      0x40000C71 0x40000C71 1 ReadWrite    // ICR49
range      0x40000C72 0x40000C72 1 ReadWrite    // ICR50
range      0x40000C73 0x40000C73 1 ReadWrite    // ICR51
range      0x40000C74 0x40000C74 1 ReadWrite    // ICR52
range      0x40000C75 0x40000C75 1 ReadWrite    // ICR53
range      0x40000C76 0x40000C76 1 ReadWrite    // ICR54
range      0x40000C77 0x40000C77 1 ReadWrite    // ICR55
range      0x40000C78 0x40000C78 1 ReadWrite    // ICR56
range      0x40000C79 0x40000C79 1 ReadWrite    // ICR57
range      0x40000C7A 0x40000C7A 1 ReadWrite    // ICR58
range      0x40000C7B 0x40000C7B 1 ReadWrite    // ICR59
range      0x40000C7C 0x40000C7C 1 ReadWrite    // ICR60
range      0x40000C7D 0x40000C7D 1 ReadWrite    // ICR61
range      0x40000C7E 0x40000C7E 1 ReadWrite    // ICR62
range      0x40000C7F 0x40000C7F 1 ReadWrite    // ICR63
reserved   0x40000C80 0x40000CDF
range      0x40000CE0 0x40000CE0 1 Read         // SWIACK
reserved   0x40000CE1 0x40000CE3
range      0x40000CE4 0x40000CE4 1 Read         // L1IACK
reserved   0x40000CE5 0x40000CE7
range      0x40000CE8 0x40000CE8 1 Read         // L2IACK
reserved   0x40000CE9 0x40000CEB
range      0x40000CEC 0x40000CEC 1 Read         // L3IACK
reserved   0x40000CED 0x40000CEF
range      0x40000CF0 0x40000CF0 1 Read         // L4IACK
reserved   0x40000CF1 0x40000CF3
range      0x40000CF4 0x40000CF4 1 Read         // L5IACK
reserved   0x40000CF5 0x40000CF7
range      0x40000CF8 0x40000CF8 1 Read         // L6IACK
reserved   0x40000CF9 0x40000CFB
range      0x40000CFC 0x40000CFC 1 Read         // L7IACK
reserved   0x40000CFD 0x40000CFF

// Interrupt Controller Registers 1
range      0x40000D00 0x40000D03 4 Read         // IPRH
range      0x40000D04 0x40000D07 4 Read         // IPRL
range      0x40000D08 0x40000D0B 4 ReadWrite    // IMRH
range      0x40000D0C 0x40000D0F 4 ReadWrite    // IMRL
range      0x40000D10 0x40000D13 4 ReadWrite    // INTFRCH
range      0x40000D14 0x40000D17 4 Read         // INTFRCL
range      0x40000D18 0x40000D18 1 Read         // IRLR
range      0x40000D19 0x40000D19 1 Read         // IACKLPR
reserved   0x40000D1A 0x40000D40
range      0x40000D41 0x40000D41 1 Read         // ICR1
range      0x40000D42 0x40000D42 1 Read         // ICR2
range      0x40000D43 0x40000D43 1 Read         // ICR3
range      0x40000D44 0x40000D44 1 Read         // ICR4
range      0x40000D45 0x40000D45 1 Read         // ICR5
range      0x40000D46 0x40000D46 1 Read         // ICR6
range      0x40000D47 0x40000D47 1 Read         // ICR7
range      0x40000D48 0x40000D48 1 ReadWrite    // ICR8
range      0x40000D49 0x40000D49 1 ReadWrite    // ICR9
range      0x40000D4A 0x40000D4A 1 ReadWrite    // ICR10
range      0x40000D4B 0x40000D4B 1 ReadWrite    // ICR11
range      0x40000D4C 0x40000D4C 1 ReadWrite    // ICR12
range      0x40000D4D 0x40000D4D 1 ReadWrite    // ICR13
range      0x40000D4E 0x40000D4E 1 ReadWrite    // ICR14
range      0x40000D4F 0x40000D4F 1 ReadWrite    // ICR15
range      0x40000D50 0x40000D50 1 ReadWrite    // ICR16
range      0x40000D51 0x40000D51 1 ReadWrite    // ICR17
range      0x40000D52 0x40000D52 1 ReadWrite    // ICR18
range      0x40000D53 0x40000D53 1 ReadWrite    // ICR19
range      0x40000D54 0x40000D54 1 ReadWrite    // ICR20
range      0x40000D55 0x40000D55 1 ReadWrite    // ICR21
range      0x40000D56 0x40000D56 1 ReadWrite    // ICR22
range      0x40000D57 0x40000D57 1 ReadWrite    // ICR23
range      0x40000D58 0x40000D58 1 ReadWrite    // ICR24
range      0x40000D59 0x40000D59 1 ReadWrite    // ICR25
range      0x40000D5A 0x40000D5A 1 ReadWrite    // ICR26
range      0x40000D5B 0x40000D5B 1 ReadWrite    // ICR27
range      0x40000D5C 0x40000D5C 1 ReadWrite    // ICR28
range      0x40000D5D 0x40000D5D 1 ReadWrite    // ICR29
range      0x40000D5E 0x40000D5E 1 ReadWrite    // ICR30
range      0x40000D5F 0x40000D5F 1 ReadWrite    // ICR31
range      0x40000D60 0x40000D60 1 ReadWrite    // ICR32
range      0x40000D61 0x40000D61 1 ReadWrite    // ICR33
range      0x40000D62 0x40000D62 1 ReadWrite    // ICR34
range      0x40000D63 0x40000D63 1 ReadWrite    // ICR35
range      0x40000D64 0x40000D64 1 ReadWrite    // ICR36
range      0x40000D65 0x40000D65 1 ReadWrite    // ICR37
range      0x40000D66 0x40000D66 1 ReadWrite    // ICR38
range      0x40000D67 0x40000D67 1 ReadWrite    // ICR39
range      0x40000D68 0x40000D68 1 ReadWrite    // ICR40
range      0x40000D69 0x40000D69 1 ReadWrite    // ICR41
range      0x40000D6A 0x40000D6A 1 ReadWrite    // ICR42
range      0x40000D6B 0x40000D6B 1 ReadWrite    // ICR43
range      0x40000D6C 0x40000D6C 1 ReadWrite    // ICR44
range      0x40000D6D 0x40000D6D 1 ReadWrite    // ICR45
range      0x40000D6E 0x40000D6E 1 ReadWrite    // ICR46
range      0x40000D6F 0x40000D6F 1 ReadWrite    // ICR47
range      0x40000D70 0x40000D70 1 ReadWrite    // ICR48
range      0x40000D71 0x40000D71 1 ReadWrite    // ICR49
range      0x40000D72 0x40000D72 1 ReadWrite    // ICR50
range      0x40000D73 0x40000D73 1 ReadWrite    // ICR51
range      0x40000D74 0x40000D74 1 ReadWrite    // ICR52
range      0x40000D75 0x40000D75 1 ReadWrite    // ICR53
range      0x40000D76 0x40000D76 1 ReadWrite    // ICR54
range      0x40000D77 0x40000D77 1 ReadWrite    // ICR55
range      0x40000D78 0x40000D78 1 ReadWrite    // ICR56
range      0x40000D79 0x40000D79 1 ReadWrite    // ICR57
range      0x40000D7A 0x40000D7A 1 ReadWrite    // ICR58
range      0x40000D7B 0x40000D7B 1 ReadWrite    // ICR59
range      0x40000D7C 0x40000D7C 1 ReadWrite    // ICR60
range      0x40000D7D 0x40000D7D 1 ReadWrite    // ICR61
range      0x40000D7E 0x40000D7E 1 ReadWrite    // ICR62
range      0x40000D7F 0x40000D7F 1 ReadWrite    // ICR63
reserved   0x40000D80 0x40000DDF
range      0x40000DE0 0x40000DE0 1 Read         // SWIACK
reserved   0x40000DE1 0x40000DE3
range      0x40000DE4 0x40000DE4 1 Read         // L1IACK
reserved   0x40000DE5 0x40000DE7
range      0x40000DE8 0x40000DE8 1 Read         // L2IACK
reserved   0x40000DE9 0x40000DEB
range      0x40000DEC 0x40000DEC 1 Read         // L3IACK
reserved   0x40000DED 0x40000DEF
range      0x40000DF0 0x40000DF0 1 Read         // L4IACK
reserved   0x40000DF1 0x40000DF3
range      0x40000DF4 0x40000DF4 1 Read         // L5IACK
reserved   0x40000DF5 0x40000DF7
range      0x40000DF8 0x40000DF8 1 Read         // L6IACK
reserved   0x40000DF9 0x40000DFB
range      0x40000DFC 0x40000DFC 1 Read         // L7IACK
reserved   0x40000DFD 0x40000FE3

// Global Interrupt Acknowledge Cycle Registers
range      0x40000FE4 0x40000FE4 1 ReadWrite    // GL1IACK
reserved   0x40000FE5 0x40000FE7
range      0x40000FE8 0x40000FE8 1 ReadWrite    // GL2IACK
reserved   0x40000FE9 0x40000FEB
range      0x40000FEC 0x40000FEC 1 ReadWrite    // GL3IACK
reserved   0x40000FED 0x40000FEF
range      0x40000FF0 0x40000FF0 1 ReadWrite    // GL4IACK
reserved   0x40000FF1 0x40000FF3
range      0x40000FF4 0x40000FF4 1 ReadWrite    // GL5IACK
reserved   0x40000FF5 0x40000FF7
range      0x40000FF8 0x40000FF8 1 ReadWrite    // GL6IACK
reserved   0x40000FF9 0x40000FFB
range      0x40000FFC 0x40000FFC 1 ReadWrite    // GL7IACK
reserved   0x40000FFD 0x40001003

// Fast Ethernet Controllers Registers
range      0x40001004 0x40001007 4 ReadWrite    // EIR
range      0x40001008 0x4000100B 4 ReadWrite    // EIMR
reserved   0x4000100C 0x4000100F
range      0x40001010 0x40001013 4 ReadWrite    // RDAR
range      0x40001014 0x40001017 4 ReadWrite    // TDAR
reserved   0x40001018 0x40001023
range      0x40001024 0x40001027 4 ReadWrite    // ECR
reserved   0x40001028 0x4000103F
range      0x40001040 0x40001043 4 ReadWrite    // MMFR
range      0x40001044 0x40001047 4 ReadWrite    // MSCR
reserved   0x40001048 0x40001063
range      0x40001064 0x40001067 4 ReadWrite    // MIBC
reserved   0x40001068 0x40001083
range      0x40001084 0x40001087 4 ReadWrite    // RCR
reserved   0x40001088 0x400010C3
range      0x400010C4 0x400010C7 4 ReadWrite    // TCR
reserved   0x400010C8 0x400010E3
range      0x400010E4 0x400010E7 4 ReadWrite    // PALR
range      0x400010E8 0x400010EB 4 ReadWrite    // PAUR
range      0x400010EC 0x400010EF 4 ReadWrite    // OPD
reserved   0x400010F0 0x40001117
range      0x40001118 0x4000111B 4 ReadWrite    // IAUR
range      0x4000111C 0x4000111F 4 ReadWrite    // IALR
range      0x40001120 0x40001123 4 ReadWrite    // GAUR
range      0x40001124 0x40001127 4 ReadWrite    // GALR
reserved   0x40001128 0x40001143
range      0x40001144 0x40001147 4 ReadWrite    // TFWR
reserved   0x40001148 0x4000114B
range      0x4000114C 0x4000114F 4 ReadWrite    // FRBR
range      0x40001150 0x40001153 4 ReadWrite    // FRSR
reserved   0x40001154 0x4000117F
range      0x40001180 0x40001183 4 ReadWrite    // ERDSR
range      0x40001184 0x40001187 4 ReadWrite    // ETDSR
range      0x40001188 0x4000118B 4 ReadWrite    // EMRBR
reserved   0x4000118C 0x400011FF
range      0x40001200 0x40001203 4 ReadWrite    // RMON_T_DROP
range      0x40001204 0x40001207 4 ReadWrite    // RMON_T_PACKETS
range      0x40001208 0x4000120B 4 ReadWrite    // RMON_T_BC_PKT
range      0x4000120C 0x4000120F 4 ReadWrite    // RMON_T_MC_PKT
range      0x40001210 0x40001213 4 ReadWrite    // RMON_T_CRC_ALIGN
range      0x40001214 0x40001217 4 ReadWrite    // RMON_T_UNDERSIZE
range      0x40001218 0x4000121B 4 ReadWrite    // RMON_T_OVERSIZE
range      0x4000121C 0x4000121F 4 ReadWrite    // RMON_T_FRAG
range      0x40001220 0x40001223 4 ReadWrite    // RMON_T_JAB
range      0x40001224 0x40001227 4 ReadWrite    // RMON_T_COL
range      0x40001228 0x4000122B 4 ReadWrite    // RMON_T_P64
range      0x4000122C 0x4000122F 4 ReadWrite    // RMON_T_P65TO127
range      0x40001230 0x40001233 4 ReadWrite    // RMON_T_P128TO255
range      0x40001234 0x40001237 4 ReadWrite    // RMON_T_P256TO511
range      0x40001238 0x4000123B 4 ReadWrite    // RMON_T_P512TO1023
range      0x4000123C 0x4000123F 4 ReadWrite    // RMON_T_P1024TO2047
range      0x40001240 0x40001243 4 ReadWrite    // RMON_T_P_GTE2048
range      0x40001244 0x40001247 4 ReadWrite    // RMON_T_OCTETS
range      0x40001248 0x4000124B 4 ReadWrite    // IEEE_T_DROP
range      0x4000124C 0x4000124F 4 ReadWrite    // IEEE_T_FRAME_OK
range      0x40001250 0x40001253 4 ReadWrite    // IEEE_T_1COL
range      0x40001254 0x40001257 4 ReadWrite    // IEEE_T_MCOL
range      0x40001258 0x4000125B 4 ReadWrite    // IEEE_T_DEF
range      0x4000125C 0x4000125F 4 ReadWrite    // IEEE_T_LCOL
range      0x40001260 0x40001263 4 ReadWrite    // IEEE_T_EXCOL
range      0x40001264 0x40001267 4 ReadWrite    // IEEE_T_MACERR
range      0x40001268 0x4000126B 4 ReadWrite    // IEEE_T_CSERR
range      0x4000126C 0x4000126F 4 ReadWrite    // IEEE_T_SQE
range      0x40001270 0x40001273 4 ReadWrite    // IEEE_T_FDXFC
range      0x40001274 0x40001277 4 ReadWrite    // IEEE_T_OCTETS_OK
reserved   0x40001278 0x40001283
range      0x40001284 0x40001287 4 ReadWrite    // RMON_R_PACKETS
range      0x40001288 0x4000128B 4 ReadWrite    // RMON_R_BC_PKT
range      0x4000128C 0x4000128F 4 ReadWrite    // RMON_R_MC_PKT
range      0x40001290 0x40001293 4 ReadWrite    // RMON_R_CRC_ALIGN
range      0x40001294 0x40001297 4 ReadWrite    // RMON_R_UNDERSIZE
range      0x40001298 0x4000129B 4 ReadWrite    // RMON_R_OVERSIZE
range      0x4000129C 0x4000129F 4 ReadWrite    // RMON_R_FRAG
range      0x400012A0 0x400012A3 4 ReadWrite    // RMON_R_JAB
range      0x400012A4 0x400012A7 4 ReadWrite    // RMON_R_RESVD_0
range      0x400012A8 0x400012AB 4 ReadWrite    // RMON_R_P64
range      0x400012AC 0x400012AF 4 ReadWrite    // RMON_R_P65TO127
range      0x400012B0 0x400012B3 4 ReadWrite    // RMON_R_P128TO255
range      0x400012B4 0x400012B7 4 ReadWrite    // RMON_R_P256TO511
range      0x400012B8 0x400012BB 4 ReadWrite    // RMON_R_512TO1023
range      0x400012BC 0x400012BF 4 ReadWrite    // RMON_R_1024TO2047
range      0x400012C0 0x400012C3 4 ReadWrite    // RMON_R_P_GTE2048
range      0x400012C4 0x400012C7 4 ReadWrite    // RMON_R_OCTETS
range      0x400012C8 0x400012CB 4 ReadWrite    // IEEE_R_DROP
range      0x400012CC 0x400012CF 4 ReadWrite    // IEEE_R_FRAME_OK
range      0x400012D0 0x400012D3 4 ReadWrite    // IEEE_R_CRC
range      0x400012D4 0x400012D7 4 ReadWrite    // IEEE_R_ALIGN
range      0x400012D8 0x400012DB 4 ReadWrite    // IEEE_R_MACERR
range      0x400012DC 0x400012DF 4 ReadWrite    // IEEE_R_FDXFC
range      0x400012E0 0x400012E3 4 ReadWrite    // IEEE_R_OCTETS_OK
reserved   0x400012E4 0x40100007

// General Purpose I/O Module Registers
range      0x40100008 0x40100008 1 ReadWrite    // PORTNQ
reserved   0x40100009 0x40100009
range      0x4010000A 0x4010000A 1 ReadWrite    // PORTAN
range      0x4010000B 0x4010000B 1 ReadWrite    // PORTAS
range      0x4010000C 0x4010000C 1 ReadWrite    // PORTQS
reserved   0x4010000D 0x4010000D
range      0x4010000E 0x4010000E 1 ReadWrite    // PORTTA
range      0x4010000F 0x4010000F 1 ReadWrite    // PORTTC
range      0x40100010 0x40100010 1 ReadWrite    // PORTTD
range      0x40100011 0x40100011 1 ReadWrite    // PORTUA
range      0x40100012 0x40100012 1 ReadWrite    // PORTUB
range      0x40100013 0x40100013 1 ReadWrite    // PORTUC
range      0x40100014 0x40100014 1 ReadWrite    // PORTDD
range      0x40100015 0x40100015 1 ReadWrite    // PORTLD
range      0x40100016 0x40100016 1 ReadWrite    // PORTGP
reserved   0x40100017 0x4010001F
range      0x40100020 0x40100020 1 ReadWrite    // DDRNQ
reserved   0x40100021 0x40100021
range      0x40100022 0x40100022 1 ReadWrite    // DDRAN
range      0x40100023 0x40100023 1 ReadWrite    // DDRAS
range      0x40100024 0x40100024 1 ReadWrite    // DDRQS
reserved   0x40100025 0x40100025
range      0x40100026 0x40100026 1 ReadWrite    // DDRTA
range      0x40100027 0x40100027 1 ReadWrite    // DDRTC
range      0x40100028 0x40100028 1 ReadWrite    // DDRTD
range      0x40100029 0x40100029 1 ReadWrite    // DDRUA
range      0x4010002A 0x4010002A 1 ReadWrite    // DDRUB
range      0x4010002B 0x4010002B 1 ReadWrite    // DDRUC
range      0x4010002C 0x4010002C 1 ReadWrite    // DDRDD
range      0x4010002D 0x4010002D 1 ReadWrite    // DDRLD
range      0x4010002E 0x4010002E 1 ReadWrite    // DDRGP
reserved   0x4010002F 0x40100037
range      0x40100038 0x40100038 1 ReadWrite    // SETNQ
reserved   0x40100039 0x40100039
range      0x4010003A 0x4010003A 1 ReadWrite    // SETAN
range      0x4010003B 0x4010003B 1 ReadWrite    // SETAS
range      0x4010003C 0x4010003C 1 ReadWrite    // SETQS
reserved   0x4010003D 0x4010003D
range      0x4010003E 0x4010003E 1 ReadWrite    // SETTA
range      0x4010003F 0x4010003F 1 ReadWrite    // SETTC
range      0x40100040 0x40100040 1 ReadWrite    // SETTD
range      0x40100041 0x40100041 1 ReadWrite    // SETUA
range      0x40100042 0x40100042 1 ReadWrite    // SETUB
range      0x40100043 0x40100043 1 ReadWrite    // SETUC
range      0x40100044 0x40100044 1 ReadWrite    // SETDD
range      0x40100045 0x40100045 1 ReadWrite    // SETLD
range      0x40100046 0x40100046 1 ReadWrite    // SETGP
reserved   0x40100047 0x4010004F
range      0x40100050 0x40100050 1 ReadWrite    // CLRNQ
reserved   0x40100051 0x40100051
range      0x40100052 0x40100052 1 ReadWrite    // CLRAN
range      0x40100053 0x40100053 1 ReadWrite    // CLRAS
range      0x40100054 0x40100054 1 ReadWrite    // CLRQS
reserved   0x40100055 0x40100055
range      0x40100056 0x40100056 1 ReadWrite    // CLRTA
range      0x40100057 0x40100057 1 ReadWrite    // CLRTC
range      0x40100058 0x40100058 1 ReadWrite    // CLRTD
range      0x40100059 0x40100059 1 ReadWrite    // CLRUA
range      0x4010005A 0x4010005A 1 ReadWrite    // CLRUB
range      0x4010005B 0x4010005B 1 ReadWrite    // CLRUC
range      0x4010005C 0x4010005C 1 ReadWrite    // CLRDD
range      0x4010005D 0x4010005D 1 ReadWrite    // CLRLD
range      0x4010005E 0x4010005E 1 ReadWrite    // CLRGP
reserved   0x4010005F 0x40100067
range      0x40100068 0x40100069 2 ReadWrite    // PNQPAR
range      0x4010006A 0x4010006A 1 ReadWrite    // PANPAR
range      0x4010006B 0x4010006B 1 ReadWrite    // PASPAR
range      0x4010006C 0x4010006D 2 ReadWrite    // PQSPAR
range      0x4010006E 0x4010006E 1 ReadWrite    // PTAPAR
range      0x4010006F 0x4010006F 1 ReadWrite    // PTCPAR
range      0x40100070 0x40100070 1 ReadWrite    // PTDPAR
range      0x40100071 0x40100071 1 ReadWrite    // PUAPAR
range      0x40100072 0x40100072 1 ReadWrite    // PUBPAR
range      0x40100073 0x40100073 1 ReadWrite    // PUCPAR
range      0x40100074 0x40100074 1 ReadWrite    // PDDPAR
range      0x40100075 0x40100075 1 ReadWrite    // PLDPAR
range      0x40100076 0x40100076 1 ReadWrite    // PGPPAR
reserved   0x40100077 0x40100077
range      0x40100078 0x4010007B 4 ReadWrite    // PSRR
range      0x4010007C 0x4010007F 4 ReadWrite    // PDSR
reserved   0x40100080 0x4010FFFF

// Chip Configuration Module Registers
range      0x40110000 0x40110000 1 ReadWrite    // RCR
range      0x40110001 0x40110001 1 ReadWrite    // RSR
reserved   0x40110002 0x40110003
range      0x40110004 0x40110005 2 ReadWrite    // CCR
reserved   0x40110006 0x40110006
range      0x40110007 0x40110007 1 ReadWrite    // LPCR
range      0x40110008 0x40110009 2 ReadWrite    // RCON
range      0x4011000A 0x4011000B 2 ReadWrite    // CIR
reserved   0x4011000C 0x4011FFFF

// Clock Module Registers
range      0x40120000 0x40120001 2 ReadWrite    // SYNCR
range      0x40120002 0x40120002 1 Read         // SYNSR
reserved   0x40120003 0x40120006
range      0x40120007 0x40120007 1 ReadWrite    // LPCR
range      0x40120008 0x40120008 1 ReadWrite    // CCHR
reserved   0x40120009 0x4012000B
range      0x4012000C 0x4012000F 4 ReadWrite    // RTCDR
reserved   0x40120010 0x4012FFFF

// Edge Port 0 Registers
range      0x40130000 0x40130001 2 ReadWrite    // EPPAR
range      0x40130002 0x40130002 1 ReadWrite    // EPDDR
range      0x40130003 0x40130003 1 ReadWrite    // EPIER
range      0x40130004 0x40130004 1 ReadWrite    // EPDR
range      0x40130005 0x40130005 1 Read         // EPPDR
range      0x40130006 0x40130006 1 ReadWrite    // EPFR
reserved   0x40130007 0x4013FFFF

// Edge Port 1 Registers
range      0x40140000 0x40140001 2 ReadWrite    // EPPAR
range      0x40140002 0x40140002 1 ReadWrite    // EPDDR
range      0x40140003 0x40140003 1 ReadWrite    // EPIER
range      0x40140004 0x40140004 1 ReadWrite    // EPDR
range      0x40140005 0x40140005 1 Read         // EPPDR
range      0x40140006 0x40140006 1 ReadWrite    // EPFR
reserved   0x40140007 0x4014FFFF

// Programmable Interrupt Timer 0 Modules Registers
range      0x40150000 0x40150001 2 ReadWrite    // PCSR
range      0x40150002 0x40150003 2 ReadWrite    // PMR
range      0x40150004 0x40150005 2 Read         // PCNTR
reserved   0x40150006 0x4015FFFF

// Programmable Interrupt Timer 1 Modules Registers
range      0x40160000 0x40160001 2 ReadWrite    // PCSR
range      0x40160002 0x40160003 2 ReadWrite    // PMR
range      0x40160004 0x40160005 2 Read         // PCNTR
reserved   0x40160006 0x4018FFFF

// Analog-to-Digital Converter (ADC) Registers
range      0x40190000 0x40190001 2 ReadWrite    // CTRL1
range      0x40190002 0x40190003 2 ReadWrite    // CTRL2
range      0x40190004 0x40190005 2 ReadWrite    // ADZCC
range      0x40190006 0x40190007 2 ReadWrite    // ADLST1
range      0x40190008 0x40190009 2 ReadWrite    // ADLST2
range      0x4019000A 0x4019000B 2 ReadWrite    // ADSDIS
range      0x4019000C 0x4019000D 2 ReadWrite    // ADSTAT
range      0x4019000E 0x4019000F 2 ReadWrite    // ADLSTAT
range      0x40190010 0x40190011 2 ReadWrite    // ADZCSTAT
range      0x40190012 0x40190013 2 ReadWrite    // ADRSLT0
range      0x40190014 0x40190015 2 ReadWrite    // ADRSLT1
range      0x40190016 0x40190017 2 ReadWrite    // ADRSLT2
range      0x40190018 0x40190019 2 ReadWrite    // ADRSLT3
range      0x4019001A 0x4019001B 2 ReadWrite    // ADRSLT4
range      0x4019001C 0x4019001D 2 ReadWrite    // ADRSLT5
range      0x4019001E 0x4019001F 2 ReadWrite    // ADRSLT6
range      0x40190020 0x40190021 2 ReadWrite    // ADRSLT7
range      0x40190022 0x40190023 2 ReadWrite    // ADLLMT0
range      0x40190024 0x40190025 2 ReadWrite    // ADLLMT1
range      0x40190026 0x40190027 2 ReadWrite    // ADLLMT2
range      0x40190028 0x40190029 2 ReadWrite    // ADLLMT3
range      0x4019002A 0x4019002B 2 ReadWrite    // ADLLMT4
range      0x4019002C 0x4019002D 2 ReadWrite    // ADLLMT5
range      0x4019002E 0x4019002F 2 ReadWrite    // ADLLMT6
range      0x40190030 0x40190031 2 ReadWrite    // ADLLMT7
range      0x40190032 0x40190033 2 ReadWrite    // ADHLMT0
range      0x40190034 0x40190035 2 ReadWrite    // ADHLMT1
range      0x40190036 0x40190037 2 ReadWrite    // ADHLMT2
range      0x40190038 0x40190039 2 ReadWrite    // ADHLMT3
range      0x4019003A 0x4019003B 2 ReadWrite    // ADHLMT4
range      0x4019003C 0x4019003D 2 ReadWrite    // ADHLMT5
range      0x4019003E 0x4019003F 2 ReadWrite    // ADHLMT6
range      0x40190040 0x40190041 2 ReadWrite    // ADHLMT7
range      0x40190042 0x40190043 2 ReadWrite    // ADOFS0
range      0x40190044 0x40190045 2 ReadWrite    // ADOFS1
range      0x40190046 0x40190047 2 ReadWrite    // ADOFS2
range      0x40190048 0x40190049 2 ReadWrite    // ADOFS3
range      0x4019004A 0x4019004B 2 ReadWrite    // ADOFS4
range      0x4019004C 0x4019004D 2 ReadWrite    // ADOFS5
range      0x4019004E 0x4019004F 2 ReadWrite    // ADOFS6
range      0x40190050 0x40190051 2 ReadWrite    // ADOFS7
range      0x40190052 0x40190053 2 ReadWrite    // POWER
range      0x40190054 0x40190055 2 ReadWrite    // CAL
reserved   0x40190056 0x4019FFFF

// General Purpose Timer module Registers
range      0x401A0000 0x401A0000 1 ReadWrite    // GPTIOS
range      0x401A0001 0x401A0001 1 ReadWrite    // GPTCFORC
range      0x401A0002 0x401A0002 1 ReadWrite    // GPTOC3M
range      0x401A0003 0x401A0003 1 ReadWrite    // GPTOC3D
range      0x401A0004 0x401A0005 2 Read         // GPTCNT
range      0x401A0006 0x401A0006 1 ReadWrite    // GPTSCR1
reserved   0x401A0007 0x401A0007
range      0x401A0008 0x401A0008 1 ReadWrite    // GPTTOV
range      0x401A0009 0x401A0009 1 ReadWrite    // GPTCTL1
reserved   0x401A000A 0x401A000A
range      0x401A000B 0x401A000B 1 ReadWrite    // GPTCTL2
range      0x401A000C 0x401A000C 1 ReadWrite    // GPTIE
range      0x401A000D 0x401A000D 1 ReadWrite    // GPTSCR2
range      0x401A000E 0x401A000E 1 ReadWrite    // GPTFLG1
range      0x401A000F 0x401A000F 1 ReadWrite    // GPTFLG2
range      0x401A0010 0x401A0011 2 ReadWrite    // GPTC0
range      0x401A0012 0x401A0013 2 ReadWrite    // GPTC1
range      0x401A0014 0x401A0015 2 ReadWrite    // GPTC2
range      0x401A0016 0x401A0017 2 ReadWrite    // GPTC3
range      0x401A0018 0x401A0018 1 ReadWrite    // GPTPACTL
range      0x401A0019 0x401A0019 1 ReadWrite    // GPTPAFLG
range      0x401A001A 0x401A001B 2 ReadWrite    // GPTPACNT
reserved   0x401A001C 0x401A001C
range      0x401A001D 0x401A001D 1 ReadWrite    // GPTPORT
range      0x401A001E 0x401A001E 1 ReadWrite    // GPTDDR
reserved   0x401A001F 0x401AFFFF

// Pulse Width Modulation Registers
range      0x401B0000 0x401B0000 1 ReadWrite    // PWME
range      0x401B0001 0x401B0001 1 ReadWrite    // PWMPOL
range      0x401B0002 0x401B0002 1 ReadWrite    // PWMCLK
range      0x401B0003 0x401B0003 1 ReadWrite    // PWMPRCLK
range      0x401B0004 0x401B0004 1 ReadWrite    // PWMCAE
range      0x401B0005 0x401B0005 1 ReadWrite    // PWMCTL
reserved   0x401B0006 0x401B0007
range      0x401B0008 0x401B0008 1 ReadWrite    // PWMSCLA
range      0x401B0009 0x401B0009 1 ReadWrite    // PWMSCLB
reserved   0x401B000A 0x401B000B
range      0x401B000C 0x401B000C 1 ReadWrite    // PWMCNT0
range      0x401B000D 0x401B000D 1 ReadWrite    // PWMCNT1
range      0x401B000E 0x401B000E 1 ReadWrite    // PWMCNT2
range      0x401B000F 0x401B000F 1 ReadWrite    // PWMCNT3
range      0x401B0010 0x401B0010 1 ReadWrite    // PWMCNT4
range      0x401B0011 0x401B0011 1 ReadWrite    // PWMCNT5
range      0x401B0012 0x401B0012 1 ReadWrite    // PWMCNT6
range      0x401B0013 0x401B0013 1 ReadWrite    // PWMCNT7
range      0x401B0014 0x401B0014 1 ReadWrite    // PWMPER0
range      0x401B0015 0x401B0015 1 ReadWrite    // PWMPER1
range      0x401B0016 0x401B0016 1 ReadWrite    // PWMPER2
range      0x401B0017 0x401B0017 1 ReadWrite    // PWMPER3
range      0x401B0018 0x401B0018 1 ReadWrite    // PWMPER4
range      0x401B0019 0x401B0019 1 ReadWrite    // PWMPER5
range      0x401B001A 0x401B001A 1 ReadWrite    // PWMPER6
range      0x401B001B 0x401B001B 1 ReadWrite    // PWMPER7
range      0x401B001C 0x401B001C 1 ReadWrite    // PWMDTY0
range      0x401B001D 0x401B001D 1 ReadWrite    // PWMDTY1
range      0x401B001E 0x401B001E 1 ReadWrite    // PWMDTY2
range      0x401B001F 0x401B001F 1 ReadWrite    // PWMDTY3
range      0x401B0020 0x401B0020 1 ReadWrite    // PWMDTY4
range      0x401B0021 0x401B0021 1 ReadWrite    // PWMDTY5
range      0x401B0022 0x401B0022 1 ReadWrite    // PWMDTY6
range      0x401B0023 0x401B0023 1 ReadWrite    // PWMDTY7
range      0x401B0024 0x401B0024 1 ReadWrite    // PWMSDN
reserved   0x401B0025 0x401BFFFF

// Flex Controller Area Network Registers
range      0x401C0000 0x401C0003 4 ReadWrite    // CANMCR
range      0x401C0004 0x401C0007 4 ReadWrite    // CANCTRL
range      0x401C0008 0x401C000B 4 ReadWrite    // TIMER
reserved   0x401C000C 0x401C000F
range      0x401C0010 0x401C0013 4 ReadWrite    // RXGMASK
range      0x401C0014 0x401C0017 4 ReadWrite    // RX14MASK
range      0x401C0018 0x401C001B 4 ReadWrite    // RX15MASK
range      0x401C001C 0x401C001F 4 ReadWrite    // ERRCNT
range      0x401C0020 0x401C0023 4 ReadWrite    // ERRSTAT
reserved   0x401C0024 0x401C0027
range      0x401C0028 0x401C002B 4 ReadWrite    // IMASK
reserved   0x401C002C 0x401C002F
range      0x401C0030 0x401C0033 4 ReadWrite    // IFLAG
reserved   0x401C0034 0x401CFFFF

// Coldfire Flash Module Registers
range      0x401D0000 0x401D0001 2 ReadWrite    // CFMMCR
range      0x401D0002 0x401D0002 1 ReadWrite    // CFMCLKD
reserved   0x401D0003 0x401D0007
range      0x401D0008 0x401D000B 4 ReadWrite    // CFMSEC
reserved   0x401D000C 0x401D000F
range      0x401D0010 0x401D0013 4 ReadWrite    // CFMPROT
range      0x401D0014 0x401D0017 4 ReadWrite    // CFMSACC
range      0x401D0018 0x401D001B 4 ReadWrite    // CFMDACC
reserved   0x401D001C 0x401D001F
range      0x401D0020 0x401D0020 1 ReadWrite    // CFMUSTAT
reserved   0x401D0021 0x401D0023
range      0x401D0024 0x401D0024 1 ReadWrite    // CFMCMD
reserved   0x401D0025 0x401DFFFF

// EPHY Registers
range      0x401E0000 0x401E0000 1 ReadWrite    // EPHYCTL0
range      0x401E0001 0x401E0001 1 ReadWrite    // EPHYCTL1
range      0x401E0002 0x401E0002 1 ReadWrite    // EPHYSR
reserved   0x401E0003 0x401EFFFF

// Random Number Generator Registers
range      0x401F0000 0x401F0003 4 ReadWrite    // RNGCR
range      0x401F0004 0x401F0007 4 Read         // RNGSR
range      0x401F0008 0x401F000B 4 Write        // RNGER
range      0x401F000C 0x401F000F 4 Read         // RNGOUT
