NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[292,0,3,"Module","Module"],[293,0,5,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[294,0,3,"Signals","Signals"],[295,0,6,"aresetn","aresetn"],[296,0,6,"out_v","out_v"],[297,0,6,"out","out"],[298,0,6,"out_packed","out_packed"],[299,0,6,"in_v","in_v"],[300,0,6,"weights","weights"],[301,0,6,"in_mat","in_mat"],[302,0,6,"in","in"],[303,0,6,"mvau_beh","mvau_beh"],[304,0,6,"test_count","test_count"],[305,0,6,"do_comp","do_comp"],[306,0,6,"latency","latency"],[307,0,6,"sim_start","sim_start"],[308,0,6,"rready","rready"],[309,0,6,"wready","wready"],[310,0,3,"Initial blocks","Initial_blocks"],[311,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[312,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[313,0,0,"CLK_GEN","CLK_GEN"],[314,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[315,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[316,0,0,"OUT_GEN_BEH","OUT_GEN_BEH"],[317,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[318,0,2,"CALC_LATENCY","CALC_LATENCY"],[319,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[320,0,1,"Input Ready","Input_Ready"],[321,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[322,0,0,"Counters","Counters"],[323,0,0,"INP_GEN","INP_GEN"]]);