Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 11:05:05 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

SUCCESS in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 10:51:44 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

SUCCESS in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 10:13:10 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 10:00:04 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 09:45:28 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

SUCCESS in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 09:28:43 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDR_CT_TEST_OV_DDR_CT_0_0'. These changes may impact your design.


-Upgrade has added port 'DEBUG0'

-Upgrade has added port 'DEBUG1'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 09:05:14 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

SUCCESS in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 16:45:24 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

SUCCESS in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 16:22:59 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDR_CT_TEST_OV_DDR_CT_0_0'. These changes may impact your design.


-Upgrade has removed port 'F0'

-Upgrade has removed port 'F1'

-Upgrade has added port 'FSEL'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 15:39:19 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDR_CT_TEST_OV_DDR_CT_0_0'. These changes may impact your design.


-Upgrade has added port 'F0'

-Upgrade has added port 'F1'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 15:22:42 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDR_CT_TEST_OV_DDR_CT_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDR_CT_TEST_OV_DDR_CT_0_0 (cri.nz:user:DDR_CT:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDR_CT_TEST_OV_DDR_CT_0_0'. These changes may impact your design.


-Upgrade has added port 'INVAL'


