// Seed: 796351652
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  tri  id_3
);
  wire id_5;
  assign id_5 = id_1;
  assign id_2 = -1;
  wire id_6 = id_3, id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output uwire id_3
    , id_10,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri id_7,
    input supply0 id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
