# RISC-V Core Verilog netlist and testbench

### TERMINOLOGY :

#### Verilog netlist 

Verilog netlist represents the hardware description at a gate level,detailing how diffrent gates and flipflops are interconnected to form the processor.

#### Testbench

A testbench in ver
