EESchema Schematic File Version 4
LIBS:PX4FMUv2.4.6-cache
EELAYER 26 0
EELAYER END
$Descr User 11774 9009
encoding utf-8
Sheet 2 13
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	2200 3300 2400 3300
Text GLabel 2400 3300 2    50   BiDi ~ 0
FMU-SWDIO
Wire Wire Line
	2200 4100 3400 4100
Wire Wire Line
	9200 4700 9200 4900
Wire Wire Line
	9200 4900 8600 4900
Wire Wire Line
	8600 4900 8000 4900
Wire Wire Line
	8000 4900 8000 4500
Wire Wire Line
	8000 4500 7800 4500
Wire Wire Line
	8600 4800 8600 4900
Connection ~ 8600 4900
Wire Wire Line
	7800 4300 8000 4300
Wire Wire Line
	8000 4300 8000 3900
Wire Wire Line
	9200 3900 9200 4100
Wire Wire Line
	8000 3900 8600 3900
Wire Wire Line
	8600 3900 9200 3900
Wire Wire Line
	8600 4000 8600 3900
Connection ~ 8600 3900
Wire Wire Line
	8600 4300 8600 4400
Wire Wire Line
	8600 4400 8600 4500
Wire Wire Line
	8300 4600 8300 4400
Wire Wire Line
	8300 4400 8600 4400
Connection ~ 8600 4400
Text GLabel 8600 4300 0    10   BiDi ~ 0
GND
Wire Wire Line
	3900 4300 3900 4100
Wire Wire Line
	3900 4100 3800 4100
Text GLabel 3900 4300 0    10   BiDi ~ 0
GND
Wire Wire Line
	9500 4400 9600 4400
Wire Wire Line
	9600 4400 9600 4500
Wire Wire Line
	9600 4500 9600 4700
Wire Wire Line
	9500 4500 9600 4500
Connection ~ 9600 4500
Text GLabel 9500 4400 0    10   BiDi ~ 0
GND
Wire Wire Line
	8100 6500 7700 6500
Wire Wire Line
	7700 6500 7700 6600
Wire Wire Line
	7700 6500 7700 6300
Connection ~ 7700 6500
Text GLabel 8100 6500 0    10   BiDi ~ 0
GND
Wire Wire Line
	5100 2300 5300 2300
Text GLabel 5300 2300 2    50   BiDi ~ 0
SERIAL_FMU_TO_IO
Wire Wire Line
	5100 2400 5300 2400
Text GLabel 5300 2400 2    50   BiDi ~ 0
SERIAL_IO_TO_FMU
Wire Wire Line
	5100 3900 5300 3900
Text GLabel 5300 3900 2    50   BiDi ~ 0
CAN1_RX
Wire Wire Line
	2200 5400 2400 5400
Text GLabel 2400 5400 2    50   BiDi ~ 0
CAN2_RX
Wire Wire Line
	2200 4500 2400 4500
Text GLabel 2400 4500 2    50   BiDi ~ 0
CAN2_TX
Wire Wire Line
	5100 2800 5300 2800
Text GLabel 5300 2800 2    50   BiDi ~ 0
SDIO_D0
Wire Wire Line
	5100 2900 5300 2900
Text GLabel 5300 2900 2    50   BiDi ~ 0
SDIO_D1
Wire Wire Line
	5100 3000 5300 3000
Text GLabel 5300 3000 2    50   BiDi ~ 0
SDIO_D2
Wire Wire Line
	5100 3100 5300 3100
Text GLabel 5300 3100 2    50   BiDi ~ 0
SDIO_D3
Wire Wire Line
	5100 3200 5300 3200
Text GLabel 5300 3200 2    50   BiDi ~ 0
SDIO_CK
Wire Wire Line
	5100 4100 5300 4100
Text GLabel 5300 4100 2    50   BiDi ~ 0
SDIO_CMD
Wire Wire Line
	7800 1900 8000 1900
Text GLabel 8000 1900 2    50   BiDi ~ 0
SPI_EXT_SCK
Wire Wire Line
	7800 2100 8000 2100
Text GLabel 8000 2100 2    50   BiDi ~ 0
~SPI_EXT_NSS
Wire Wire Line
	7800 2200 8000 2200
Text GLabel 8000 2200 2    50   BiDi ~ 0
SPI_EXT_MISO
Wire Wire Line
	7800 2300 8000 2300
Text GLabel 8000 2300 2    50   BiDi ~ 0
SPI_EXT_MOSI
Wire Wire Line
	2200 2200 2400 2200
Text GLabel 2400 2200 2    50   BiDi ~ 0
SPI_INT_SCK
Wire Wire Line
	2200 2300 2400 2300
Text GLabel 2400 2300 2    50   BiDi ~ 0
SPI_INT_MISO
Wire Wire Line
	2200 2400 2400 2400
Text GLabel 2400 2400 2    50   BiDi ~ 0
SPI_INT_MOSI
Wire Wire Line
	2200 2900 2400 2900
Text GLabel 2400 2900 2    50   BiDi ~ 0
VBUS
Wire Wire Line
	2200 3100 2400 3100
Text GLabel 2400 3100 2    50   BiDi ~ 0
OTG_FS_DM
Wire Wire Line
	2200 3200 2400 3200
Text GLabel 2400 3200 2    50   BiDi ~ 0
OTG_FS_DP
Wire Wire Line
	2200 4200 2400 4200
Text GLabel 2400 4200 2    50   BiDi ~ 0
FMU-SWO
Wire Wire Line
	5100 5500 5300 5500
Text GLabel 5300 5500 2    50   BiDi ~ 0
FMU-CH5
Wire Wire Line
	5100 5600 5300 5600
Text GLabel 5300 5600 2    50   BiDi ~ 0
FMU-CH6
Wire Wire Line
	7800 3400 8000 3400
Text GLabel 8000 3400 2    50   BiDi ~ 0
FMU-CH1
Wire Wire Line
	7800 3300 8000 3300
Text GLabel 8000 3300 2    50   BiDi ~ 0
FMU-CH2
Wire Wire Line
	2200 1900 2400 1900
Text GLabel 2400 1900 2    50   BiDi ~ 0
BATT_VOLTAGE_SENS
Wire Wire Line
	2200 2100 2400 2100
Text GLabel 2400 2100 2    50   BiDi ~ 0
VDD_5V_SENS
Wire Wire Line
	2200 5000 2400 5000
Text GLabel 2400 5000 2    50   BiDi ~ 0
FMU-I2C1_SCL
Wire Wire Line
	2200 5100 2400 5100
Text GLabel 2400 5100 2    50   BiDi ~ 0
FMU-I2C1_SDA
Wire Wire Line
	2200 5300 2400 5300
Text GLabel 2400 5300 2    50   BiDi ~ 0
FMU-I2C2_SDA
Wire Wire Line
	2200 5200 2400 5200
Text GLabel 2400 5200 2    50   BiDi ~ 0
FMU-I2C2_SCL
Wire Wire Line
	5100 4200 5300 4200
Text GLabel 5300 4200 2    50   BiDi ~ 0
FMU-USART2_CTS
Wire Wire Line
	5100 4300 5300 4300
Text GLabel 5300 4300 2    50   BiDi ~ 0
FMU-USART2_RTS
Wire Wire Line
	5100 4400 5300 4400
Text GLabel 5300 4400 2    50   BiDi ~ 0
FMU-USART2_TX
Wire Wire Line
	5100 4500 5300 4500
Text GLabel 5300 4500 2    50   BiDi ~ 0
FMU-USART2_RX
Wire Wire Line
	5100 5000 5300 5000
Text GLabel 5300 5000 2    50   BiDi ~ 0
FMU-USART3_TX
Wire Wire Line
	5100 5100 5300 5100
Text GLabel 5300 5100 2    50   BiDi ~ 0
FMU-USART3_RX
Wire Wire Line
	5100 5300 5300 5300
Text GLabel 5300 5300 2    50   BiDi ~ 0
FMU-USART3_CTS
Wire Wire Line
	5100 5400 5300 5400
Text GLabel 5300 5400 2    50   BiDi ~ 0
FMU-USART3_RTS
Wire Wire Line
	2200 1700 2400 1700
Text GLabel 2400 1700 2    50   BiDi ~ 0
FMU-UART4_TX
Wire Wire Line
	2200 1800 2400 1800
Text GLabel 2400 1800 2    50   BiDi ~ 0
FMU-UART4_RX
Wire Wire Line
	7800 1700 8000 1700
Text GLabel 8000 1700 2    50   BiDi ~ 0
FMU-UART8_RX
Wire Wire Line
	7800 2400 8000 2400
Text GLabel 8000 2400 2    50   BiDi ~ 0
FMU-UART7_RX
Wire Wire Line
	7800 2800 8000 2800
Text GLabel 8000 2800 2    50   BiDi ~ 0
FMU-UART7_TX
Wire Wire Line
	2200 3900 2400 3900
Text GLabel 2400 3900 2    50   BiDi ~ 0
GYRO_DRDY
Wire Wire Line
	2200 4300 2400 4300
Text GLabel 2400 4300 2    50   BiDi ~ 0
ACCEL_DRDY
Wire Wire Line
	2200 4000 2400 4000
Text GLabel 2400 4000 2    50   BiDi ~ 0
MAG_DRDY
Wire Wire Line
	8100 5900 7900 5900
Wire Wire Line
	9300 6500 9400 6500
Wire Wire Line
	9400 6500 9400 6400
Wire Wire Line
	9400 6400 9400 5500
Wire Wire Line
	9400 5500 7900 5500
Wire Wire Line
	7900 5500 7900 5900
Wire Wire Line
	9300 6400 9400 6400
Wire Wire Line
	7600 5900 7700 5900
Wire Wire Line
	7700 5900 7900 5900
Wire Wire Line
	7700 6000 7700 5900
Text GLabel 7600 5900 0    50   BiDi ~ 0
FMU-VDD_3V3
Connection ~ 7900 5900
Connection ~ 9400 6400
Connection ~ 7700 5900
Wire Wire Line
	9300 6300 9600 6300
Text Label 9600 6300 0    50   ~ 0
~FRAM_CS
Wire Wire Line
	5100 5200 5300 5200
Text Label 5300 5200 0    50   ~ 0
~FRAM_CS
Wire Wire Line
	9300 5900 9600 5900
Text Label 9600 5900 0    50   ~ 0
FRAM_SCK
Wire Wire Line
	2200 5500 2400 5500
Text Label 2400 5500 0    50   ~ 0
FRAM_SCK
Wire Wire Line
	9300 6000 9600 6000
Text Label 9600 6000 0    50   ~ 0
FRAM_MOSI
Wire Wire Line
	2200 5700 2400 5700
Text Label 2400 5700 0    50   ~ 0
FRAM_MOSI
Wire Wire Line
	9300 6100 9600 6100
Text Label 9600 6100 0    50   ~ 0
FRAM_MISO
Wire Wire Line
	2200 5600 2400 5600
Text Label 2400 5600 0    50   ~ 0
FRAM_MISO
Wire Wire Line
	5100 3300 5300 3300
Text GLabel 5300 3300 2    50   BiDi ~ 0
~GYRO_CS
Wire Wire Line
	5100 4600 5300 4600
Text GLabel 5300 4600 2    50   BiDi ~ 0
~BARO_CS
Wire Wire Line
	2200 3400 2400 3400
Text GLabel 2400 3400 2    50   BiDi ~ 0
FMU-SWCLK
Wire Wire Line
	5100 3500 5300 3500
Text GLabel 5300 3500 2    50   BiDi ~ 0
~ACCEL_MAG_CS
Wire Wire Line
	5100 2200 5300 2200
Text GLabel 5300 2200 2    50   BiDi ~ 0
PRESSURE_SENS
Wire Wire Line
	7800 1800 8000 1800
Text GLabel 8000 1800 2    50   BiDi ~ 0
FMU-UART8_TX
Wire Wire Line
	2200 3500 2400 3500
Text GLabel 2400 3500 2    50   BiDi ~ 0
ALARM
Wire Wire Line
	7800 3500 8000 3500
Text GLabel 8000 3500 2    50   BiDi ~ 0
~VDD_5V_PERIPH_OC
Wire Wire Line
	7800 2000 8000 2000
Text GLabel 8000 2000 2    50   BiDi ~ 0
VDD_3V3_SENSORS_EN
Wire Wire Line
	2200 3000 3100 3000
Wire Wire Line
	3500 3000 3600 3000
Text GLabel 3600 3000 2    50   BiDi ~ 0
IO-USART1_TX
Wire Wire Line
	2200 2800 2400 2800
Text GLabel 2400 2800 2    50   BiDi ~ 0
~VDD_5V_PERIPH_EN
Wire Wire Line
	5100 2000 5300 2000
Text GLabel 5300 2000 2    50   BiDi ~ 0
FMU_AUX_ADC1
Wire Wire Line
	5100 2100 5300 2100
Text GLabel 5300 2100 2    50   BiDi ~ 0
FMU_AUX_ADC2
Wire Wire Line
	5100 4000 5300 4000
Text GLabel 5300 4000 2    50   BiDi ~ 0
CAN1_TX
Wire Wire Line
	7800 3000 8000 3000
Text GLabel 8000 3000 2    50   BiDi ~ 0
~VDD_5V_HIPOWER_OC
Wire Wire Line
	7800 3200 8000 3200
Text GLabel 8000 3200 2    50   BiDi ~ 0
~FMU-LED_AMBER
Wire Wire Line
	7800 3100 8000 3100
Text GLabel 8000 3100 2    50   BiDi ~ 0
FMU-CH3
Wire Wire Line
	7800 2900 8000 2900
Text GLabel 8000 2900 2    50   BiDi ~ 0
FMU-CH4
Wire Wire Line
	2200 4400 2400 4400
Text GLabel 2400 4400 2    50   BiDi ~ 0
~VDD_BRICK_VALID
Wire Wire Line
	2200 4600 2400 4600
Text GLabel 2400 4600 2    50   BiDi ~ 0
~VDD_SERVO_VALID
Wire Wire Line
	2200 2000 2400 2000
Text GLabel 2400 2000 2    50   BiDi ~ 0
BATT_CURRENT_SENS
Wire Wire Line
	5100 3400 5300 3400
Text GLabel 5300 3400 2    50   BiDi ~ 0
GPIO_EXT_1
Wire Wire Line
	5100 5700 5300 5700
Text GLabel 5300 5700 2    50   BiDi ~ 0
MPU_DRDY
Wire Wire Line
	5100 1900 5300 1900
Text GLabel 5300 1900 2    50   BiDi ~ 0
~MPU_CS
Wire Wire Line
	5100 1700 5300 1700
Text GLabel 5300 1700 2    50   BiDi ~ 0
~VBUS_VALID
$Comp
L PX4FMUv2.4.6-eagle-import:OSCILLATOR-3.2X2.5 X101
U 1 0 6090A86B045A269C
P 9200 4500
AR Path="/6090A86B045A269C" Ref="X101"  Part="1" 
AR Path="/5C108C9C/6090A86B045A269C" Ref="X101"  Part="1" 
F 0 "X101" H 9335 4870 70  0000 L BNN
F 1 "3.2x2.5 mm / 24 MHz / 15 ppm" V 10035 3925 70  0000 L BNN
F 2 "PX4FMUv2.4.6:OSCILLATOR-3.2X2.5" H 9200 4500 50  0001 C CNN
F 3 "" H 9200 4500 50  0001 C CNN
	1    9200 4500
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:CAP0402 C102
U 1 0 F492FF95EF8A08C0
P 8600 4200
AR Path="/F492FF95EF8A08C0" Ref="C102"  Part="1" 
AR Path="/5C108C9C/F492FF95EF8A08C0" Ref="C102"  Part="1" 
F 0 "C102" H 8660 4315 59  0000 L BNN
F 1 "8p" H 8660 4115 59  0000 L BNN
F 2 "PX4FMUv2.4.6:0402-CAP" H 8600 4200 50  0001 C CNN
F 3 "" H 8600 4200 50  0001 C CNN
	1    8600 4200
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:CAP0402 C103
U 1 0 7AACFB8E5A4FCF0A
P 8600 4700
AR Path="/7AACFB8E5A4FCF0A" Ref="C103"  Part="1" 
AR Path="/5C108C9C/7AACFB8E5A4FCF0A" Ref="C103"  Part="1" 
F 0 "C103" H 8660 4815 59  0000 L BNN
F 1 "8p" H 8660 4615 59  0000 L BNN
F 2 "PX4FMUv2.4.6:0402-CAP" H 8600 4700 50  0001 C CNN
F 3 "" H 8600 4700 50  0001 C CNN
	1    8600 4700
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:GND #GND1
U 1 0 6F68935FDB8695AC
P 8300 4700
AR Path="/6F68935FDB8695AC" Ref="#GND1"  Part="1" 
AR Path="/5C108C9C/6F68935FDB8695AC" Ref="#GND01"  Part="1" 
F 0 "#GND01" H 8300 4700 50  0001 C CNN
F 1 "GND" H 8200 4600 59  0000 L BNN
F 2 "" H 8300 4700 50  0001 C CNN
F 3 "" H 8300 4700 50  0001 C CNN
	1    8300 4700
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:RESISTOR0402-RES R102
U 1 0 E3AC7FE58609E8C9
P 3600 4100
AR Path="/E3AC7FE58609E8C9" Ref="R102"  Part="1" 
AR Path="/5C108C9C/E3AC7FE58609E8C9" Ref="R102"  Part="1" 
F 0 "R102" H 3450 4159 59  0000 L BNN
F 1 "10K" H 3450 3970 59  0000 L BNN
F 2 "PX4FMUv2.4.6:0402-RES" H 3600 4100 50  0001 C CNN
F 3 "" H 3600 4100 50  0001 C CNN
	1    3600 4100
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:GND #GND7
U 1 0 C51381239CDE76EF
P 3900 4400
AR Path="/C51381239CDE76EF" Ref="#GND7"  Part="1" 
AR Path="/5C108C9C/C51381239CDE76EF" Ref="#GND07"  Part="1" 
F 0 "#GND07" H 3900 4400 50  0001 C CNN
F 1 "GND" H 3800 4300 59  0000 L BNN
F 2 "" H 3900 4400 50  0001 C CNN
F 3 "" H 3900 4400 50  0001 C CNN
	1    3900 4400
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:GND #GND11
U 1 0 25F2C17319DA8D48
P 9600 4800
AR Path="/25F2C17319DA8D48" Ref="#GND11"  Part="1" 
AR Path="/5C108C9C/25F2C17319DA8D48" Ref="#GND011"  Part="1" 
F 0 "#GND011" H 9600 4800 50  0001 C CNN
F 1 "GND" H 9500 4700 59  0000 L BNN
F 2 "" H 9600 4800 50  0001 C CNN
F 3 "" H 9600 4800 50  0001 C CNN
	1    9600 4800
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:A4L-LOC #FRAME1
U 1 0 AC7AE1DC73DA64CA
P 900 8200
AR Path="/AC7AE1DC73DA64CA" Ref="#FRAME1"  Part="1" 
AR Path="/5C108C9C/AC7AE1DC73DA64CA" Ref="#FRAME1"  Part="1" 
F 0 "#FRAME1" H 900 8200 50  0001 C CNN
F 1 "A4L-LOC" H 900 8200 50  0001 C CNN
F 2 "" H 900 8200 50  0001 C CNN
F 3 "" H 900 8200 50  0001 C CNN
	1    900  8200
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 1 0 1399066251D563F9
P 1900 2000
AR Path="/1399066251D563F9" Ref="U101"  Part="1" 
AR Path="/5C108C9C/1399066251D563F9" Ref="U101"  Part="1" 
F 0 "U101" H 1900 3200 42  0000 L BNN
F 1 "STM32F4X7VX" H 1700 1700 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 1900 2000 50  0001 C CNN
F 3 "" H 1900 2000 50  0001 C CNN
	1    1900 2000
	-1   0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 2 0 1399066251D563F5
P 1900 3200
AR Path="/1399066251D563F5" Ref="U101"  Part="2" 
AR Path="/5C108C9C/1399066251D563F5" Ref="U101"  Part="2" 
F 0 "U101" H 1900 4400 42  0000 L BNN
F 1 "STM32F4X7VX" H 1700 2900 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 1900 3200 50  0001 C CNN
F 3 "" H 1900 3200 50  0001 C CNN
	2    1900 3200
	-1   0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 3 0 1399066251D563F1
P 1800 4300
AR Path="/1399066251D563F1" Ref="U101"  Part="3" 
AR Path="/5C108C9C/1399066251D563F1" Ref="U101"  Part="3" 
F 0 "U101" H 1800 5500 42  0000 L BNN
F 1 "STM32F4X7VX" H 1600 4000 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 1800 4300 50  0001 C CNN
F 3 "" H 1800 4300 50  0001 C CNN
	3    1800 4300
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 4 0 1399066251D563ED
P 1800 5300
AR Path="/1399066251D563ED" Ref="U101"  Part="4" 
AR Path="/5C108C9C/1399066251D563ED" Ref="U101"  Part="4" 
F 0 "U101" H 1800 6500 42  0000 L BNN
F 1 "STM32F4X7VX" H 1600 5000 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 1800 5300 50  0001 C CNN
F 3 "" H 1800 5300 50  0001 C CNN
	4    1800 5300
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 5 0 1399066251D563E9
P 4700 2100
AR Path="/1399066251D563E9" Ref="U101"  Part="5" 
AR Path="/5C108C9C/1399066251D563E9" Ref="U101"  Part="5" 
F 0 "U101" H 4700 3300 42  0000 L BNN
F 1 "STM32F4X7VX" H 4500 1800 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 4700 2100 50  0001 C CNN
F 3 "" H 4700 2100 50  0001 C CNN
	5    4700 2100
	-1   0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 6 0 1399066251D563E5
P 4700 3100
AR Path="/1399066251D563E5" Ref="U101"  Part="6" 
AR Path="/5C108C9C/1399066251D563E5" Ref="U101"  Part="6" 
F 0 "U101" H 4700 4300 42  0000 L BNN
F 1 "STM32F4X7VX" H 4500 2800 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 4700 3100 50  0001 C CNN
F 3 "" H 4700 3100 50  0001 C CNN
	6    4700 3100
	-1   0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 7 0 1399066251D563E1
P 4800 4200
AR Path="/1399066251D563E1" Ref="U101"  Part="7" 
AR Path="/5C108C9C/1399066251D563E1" Ref="U101"  Part="7" 
F 0 "U101" H 4800 5400 42  0000 L BNN
F 1 "STM32F4X7VX" H 4600 3900 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 4800 4200 50  0001 C CNN
F 3 "" H 4800 4200 50  0001 C CNN
	7    4800 4200
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 8 0 1399066251D563DD
P 4800 5300
AR Path="/1399066251D563DD" Ref="U101"  Part="8" 
AR Path="/5C108C9C/1399066251D563DD" Ref="U101"  Part="8" 
F 0 "U101" H 4800 6500 42  0000 L BNN
F 1 "STM32F4X7VX" H 4600 5000 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 4800 5300 50  0001 C CNN
F 3 "" H 4800 5300 50  0001 C CNN
	8    4800 5300
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 9 0 1399066251D563D9
P 7300 2000
AR Path="/1399066251D563D9" Ref="U101"  Part="9" 
AR Path="/5C108C9C/1399066251D563D9" Ref="U101"  Part="9" 
F 0 "U101" H 7300 3200 42  0000 L BNN
F 1 "STM32F4X7VX" H 7100 1700 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 7300 2000 50  0001 C CNN
F 3 "" H 7300 2000 50  0001 C CNN
	9    7300 2000
	-1   0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 10 0 1399066251D563D5
P 7400 3100
AR Path="/1399066251D563D5" Ref="U101"  Part="10" 
AR Path="/5C108C9C/1399066251D563D5" Ref="U101"  Part="10" 
F 0 "U101" H 7400 4300 42  0000 L BNN
F 1 "STM32F4X7VX" H 7200 2800 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 7400 3100 50  0001 C CNN
F 3 "" H 7400 3100 50  0001 C CNN
	10   7400 3100
	-1   0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:STM32F4X7VX U101
U 11 0 1399066251D563D1
P 7400 4400
AR Path="/1399066251D563D1" Ref="U101"  Part="11" 
AR Path="/5C108C9C/1399066251D563D1" Ref="U101"  Part="11" 
F 0 "U101" H 7400 5600 42  0000 L BNN
F 1 "STM32F4X7VX" H 7200 4100 42  0001 L BNN
F 2 "PX4FMUv2.4.6:TQFP100" H 7400 4400 50  0001 C CNN
F 3 "" H 7400 4400 50  0001 C CNN
	11   7400 4400
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:GND #GND15
U 1 0 CBE454F257B06B4
P 7700 6700
AR Path="/CBE454F257B06B4" Ref="#GND15"  Part="1" 
AR Path="/5C108C9C/CBE454F257B06B4" Ref="#GND015"  Part="1" 
F 0 "#GND015" H 7700 6700 50  0001 C CNN
F 1 "GND" H 7600 6600 59  0000 L BNN
F 2 "" H 7700 6700 50  0001 C CNN
F 3 "" H 7700 6700 50  0001 C CNN
	1    7700 6700
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:FM25V01 U102
U 1 0 3E945757CD3C204C
P 8700 6200
AR Path="/3E945757CD3C204C" Ref="U102"  Part="1" 
AR Path="/5C108C9C/3E945757CD3C204C" Ref="U102"  Part="1" 
F 0 "U102" H 8300 6700 59  0000 L BNN
F 1 "FM25V01" H 8300 5700 59  0000 L TNN
F 2 "PX4FMUv2.4.6:SO08" H 8700 6200 50  0001 C CNN
F 3 "" H 8700 6200 50  0001 C CNN
	1    8700 6200
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:CAP0402 C101
U 1 0 B9AE38EB3FB0A279
P 7700 6200
AR Path="/B9AE38EB3FB0A279" Ref="C101"  Part="1" 
AR Path="/5C108C9C/B9AE38EB3FB0A279" Ref="C101"  Part="1" 
F 0 "C101" H 7760 6315 59  0000 L BNN
F 1 "0u1" H 7760 6115 59  0000 L BNN
F 2 "PX4FMUv2.4.6:0402-CAP" H 7700 6200 50  0001 C CNN
F 3 "" H 7700 6200 50  0001 C CNN
	1    7700 6200
	1    0    0    -1  
$EndComp
$Comp
L PX4FMUv2.4.6-eagle-import:RESISTOR0402-RES R101
U 1 0 448EE27F607B9DAD
P 3300 3000
AR Path="/448EE27F607B9DAD" Ref="R101"  Part="1" 
AR Path="/5C108C9C/448EE27F607B9DAD" Ref="R101"  Part="1" 
F 0 "R101" H 3150 3059 59  0000 L BNN
F 1 "470R" H 3150 2870 59  0000 L BNN
F 2 "PX4FMUv2.4.6:0402-RES" H 3300 3000 50  0001 C CNN
F 3 "" H 3300 3000 50  0001 C CNN
	1    3300 3000
	1    0    0    -1  
$EndComp
Text Notes 7300 7600 0    86   ~ 0
FMU SoC Ports\nFRAM
Text Notes 1200 8000 0    42   ~ 0
Note: MAG/ACCEL/GYRO_DRDY pins chosen\nfor both timer capture and separate\nEXTI operaton.\n\nEXTI0 - TIM3_CH3 - GYRO1\nEXTI1 - <free>\nEXTI2 - <free>\nEXTI3 - <free>\nEXTI4 - TIM3_CH1 - ACCEL\nEXTI5-9 - TIM3_CH2 - MAG\n
Text Notes 1200 6900 0    42   ~ 0
Timer allocation:\nPE9: TIM1_CH1: FMU-CH4\nPE11: TIM1_CH2: FMU-CH3\nPE13: TIM1_CH3: FMU-CH2\nPE14: TIM1_CH4: FMU-CH1\nPA15: TIM2_CH1: ALARM\nPB0: TIM3_CH3: GYRO1_DRDY\nPB1: TIM3_CH4: GYRO2_DRDY\nPB4: TIM3_CH1: ACCEL_DRDY\nPB5: TIM3_CH2: MAG_DRDY\nPD13: TIM4_CH2: FMU-CH5\nPD14: TIM4_CH3: FMU-CH6\nPD15: TIM4_CH4: spare\n
Text Notes 3600 2900 0    42   ~ 0
IO debug console
Text Notes 5310 1820 0    42   ~ 0
Spare ADC
Text Notes 4900 8000 0    100  ~ 0
ALL SHEETS SAME REVISION
$EndSCHEMATC
