---
source: fud2/tests/tests.rs
description: emit calyx -> verilog-refmem through firrtl
---
build-tool = fud2
rule get-rsrc
  command = $build-tool get-rsrc $out

# Calyx compiler
calyx-base = /test/calyx
calyx-exe = $calyx-base/target/debug/calyx
args = 
rule calyx
  command = $calyx-exe -l $calyx-base -b $backend $args $in > $out
rule calyx-pass
  command = $calyx-exe -l $calyx-base -p $pass $args $in > $out

# Custom Testbench Setup
rule ref-to-external
  command = sed 's/ref /@external /g' $in > $out
gen-testbench-script = $calyx-base/tools/firrtl/generate-testbench.py
build memories.sv: get-rsrc
rule generate-refmem-testbench
  command = python3 $gen-testbench-script $in > $out
rule dummy
  command = sh -c 'cat $$0' $in > $out

# Firrtl to Verilog compiler
firrtl-exe = /test/bin/firtool
rule firrtl
  command = $firrtl-exe $in -o $out --disable-all-randomization
build primitives-for-firrtl.sv: get-rsrc
rule add-verilog-primitives
  command = cat primitives-for-firrtl.sv $in > $out

# build targets
build external.futil: ref-to-external stdin
build memory-info.json: calyx external.futil
  backend = yxi
build tb.sv: generate-refmem-testbench memory-info.json
build tmp-out.fir: calyx stdin
  backend = firrtl
  args = -p external-to-ref -p all --emit-primitive-extmodules
build stdin.fir: dummy tmp-out.fir tb.sv
build partial.sv: firrtl stdin.fir
build stdin.sv: add-verilog-primitives partial.sv | primitives-for-firrtl.sv

default stdin.sv
