# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 85
attribute \dynports 1
attribute \src "dut.sv:1.2-51.10"
module \fsm
  parameter \SIZE 3
  parameter \IDLE 3'001
  parameter \GNT0 3'010
  parameter \GNT1 3'100
  parameter \GNT2 3'101
  wire $auto$process.cpp:32:create_temp_wire$11
  wire $auto$process.cpp:32:create_temp_wire$13
  wire $auto$process.cpp:32:create_temp_wire$41
  wire $auto$process.cpp:32:create_temp_wire$43
  wire $auto$process.cpp:32:create_temp_wire$59
  wire $auto$process.cpp:32:create_temp_wire$61
  wire $auto$process.cpp:32:create_temp_wire$71
  wire $auto$process.cpp:32:create_temp_wire$73
  wire $auto$rtlil.cc:2959:Not$10
  wire $auto$rtlil.cc:2959:Not$24
  wire $auto$rtlil.cc:2959:Not$36
  wire $auto$rtlil.cc:2959:Not$52
  wire $auto$rtlil.cc:3006:And$18
  wire $auto$rtlil.cc:3006:And$26
  wire $auto$rtlil.cc:3006:And$30
  wire $auto$rtlil.cc:3006:And$38
  wire $auto$rtlil.cc:3006:And$48
  wire $auto$rtlil.cc:3006:And$54
  wire $auto$rtlil.cc:3006:And$66
  wire $auto$rtlil.cc:3006:And$78
  wire $auto$rtlil.cc:3013:Eq$16
  wire $auto$rtlil.cc:3013:Eq$2
  wire $auto$rtlil.cc:3013:Eq$28
  wire $auto$rtlil.cc:3013:Eq$46
  wire $auto$rtlil.cc:3013:Eq$64
  wire $auto$rtlil.cc:3013:Eq$76
  wire width 3 $auto$rtlil.cc:3094:Mux$20
  wire $auto$rtlil.cc:3094:Mux$22
  wire $auto$rtlil.cc:3094:Mux$32
  wire width 3 $auto$rtlil.cc:3094:Mux$34
  wire width 3 $auto$rtlil.cc:3094:Mux$4
  wire width 3 $auto$rtlil.cc:3094:Mux$40
  wire width 3 $auto$rtlil.cc:3094:Mux$50
  wire $auto$rtlil.cc:3094:Mux$56
  wire width 3 $auto$rtlil.cc:3094:Mux$58
  wire $auto$rtlil.cc:3094:Mux$6
  wire width 3 $auto$rtlil.cc:3094:Mux$68
  wire $auto$rtlil.cc:3094:Mux$70
  wire $auto$rtlil.cc:3094:Mux$8
  wire width 3 $auto$rtlil.cc:3094:Mux$80
  wire $auto$rtlil.cc:3094:Mux$82
  wire width 3 $auto$rtlil.cc:3094:Mux$84
  attribute \src "dut.sv:1.15-1.20"
  wire input 1 \clock
  attribute \src "dut.sv:1.43-1.48"
  wire output 5 \gnt_0
  attribute \src "dut.sv:1.50-1.55"
  wire output 6 \gnt_1
  attribute \reg 1
  attribute \src "dut.sv:14.20-14.30"
  wire width 3 \next_state
  attribute \src "dut.sv:1.29-1.34"
  wire input 3 \req_0
  attribute \src "dut.sv:1.36-1.41"
  wire input 4 \req_1
  attribute \src "dut.sv:1.22-1.27"
  wire input 2 \reset
  attribute \reg 1
  attribute \src "dut.sv:13.20-13.25"
  wire width 3 \state
  cell $eq $auto$expression.cpp:666:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$2
  end
  cell $eq $auto$expression.cpp:666:import_operation$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$16
  end
  cell $eq $auto$expression.cpp:666:import_operation$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$28
  end
  cell $eq $auto$expression.cpp:666:import_operation$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$46
  end
  cell $eq $auto$expression.cpp:666:import_operation$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$64
  end
  cell $eq $auto$expression.cpp:666:import_operation$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $auto$rtlil.cc:3013:Eq$76
  end
  cell $and $auto$process.cpp:2995:import_statement_sync$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$13
    connect \B $auto$rtlil.cc:3013:Eq$16
    connect \Y $auto$rtlil.cc:3006:And$18
  end
  cell $and $auto$process.cpp:2995:import_statement_sync$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3006:And$26
    connect \B $auto$rtlil.cc:3013:Eq$28
    connect \Y $auto$rtlil.cc:3006:And$30
  end
  cell $and $auto$process.cpp:2995:import_statement_sync$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$43
    connect \B $auto$rtlil.cc:3013:Eq$46
    connect \Y $auto$rtlil.cc:3006:And$48
  end
  cell $not $auto$process.cpp:3016:import_statement_sync$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3013:Eq$16
    connect \Y $auto$rtlil.cc:2959:Not$24
  end
  cell $and $auto$process.cpp:3016:import_statement_sync$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$13
    connect \B $auto$rtlil.cc:2959:Not$24
    connect \Y $auto$rtlil.cc:3006:And$26
  end
  cell $not $auto$process.cpp:3016:import_statement_sync$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3013:Eq$28
    connect \Y $auto$rtlil.cc:2959:Not$36
  end
  cell $and $auto$process.cpp:3016:import_statement_sync$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3006:And$26
    connect \B $auto$rtlil.cc:2959:Not$36
    connect \Y $auto$rtlil.cc:3006:And$38
  end
  cell $not $auto$process.cpp:3016:import_statement_sync$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3013:Eq$46
    connect \Y $auto$rtlil.cc:2959:Not$52
  end
  cell $and $auto$process.cpp:3016:import_statement_sync$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$43
    connect \B $auto$rtlil.cc:2959:Not$52
    connect \Y $auto$rtlil.cc:3006:And$54
  end
  cell $not $auto$process.cpp:3018:import_statement_sync$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3013:Eq$2
    connect \Y $auto$rtlil.cc:2959:Not$10
  end
  attribute \src "dut.sv:25.15-33.26"
  cell $eq $auto$process.cpp:38:create_eq_cell$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $auto$process.cpp:32:create_temp_wire$11
  end
  attribute \src "dut.sv:34.15-39.26"
  cell $eq $auto$process.cpp:38:create_eq_cell$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $auto$process.cpp:32:create_temp_wire$41
  end
  attribute \src "dut.sv:40.15-43.26"
  cell $eq $auto$process.cpp:38:create_eq_cell$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $auto$process.cpp:32:create_temp_wire$59
  end
  attribute \src "dut.sv:44.15-47.26"
  cell $eq $auto$process.cpp:38:create_eq_cell$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'101
    connect \Y $auto$process.cpp:32:create_temp_wire$71
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$19
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$4
    connect \B 3'010
    connect \S $auto$rtlil.cc:3006:And$18
    connect \Y $auto$rtlil.cc:3094:Mux$20
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$21
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$6
    connect \B 1'1
    connect \S $auto$rtlil.cc:3006:And$18
    connect \Y $auto$rtlil.cc:3094:Mux$22
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$3
    parameter \WIDTH 3
    connect \A \state
    connect \B 3'001
    connect \S $auto$rtlil.cc:3013:Eq$2
    connect \Y $auto$rtlil.cc:3094:Mux$4
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$31
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$8
    connect \B 1'1
    connect \S $auto$rtlil.cc:3006:And$30
    connect \Y $auto$rtlil.cc:3094:Mux$32
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$33
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$20
    connect \B 3'010
    connect \S $auto$rtlil.cc:3006:And$30
    connect \Y $auto$rtlil.cc:3094:Mux$34
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$39
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$34
    connect \B 3'001
    connect \S $auto$rtlil.cc:3006:And$38
    connect \Y $auto$rtlil.cc:3094:Mux$40
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$49
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$40
    connect \B 3'010
    connect \S $auto$rtlil.cc:3006:And$48
    connect \Y $auto$rtlil.cc:3094:Mux$50
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$5
    parameter \WIDTH 1
    connect \A \gnt_0
    connect \B 1'0
    connect \S $auto$rtlil.cc:3013:Eq$2
    connect \Y $auto$rtlil.cc:3094:Mux$6
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$55
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$22
    connect \B 1'0
    connect \S $auto$rtlil.cc:3006:And$54
    connect \Y $auto$rtlil.cc:3094:Mux$56
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$57
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$50
    connect \B 3'001
    connect \S $auto$rtlil.cc:3006:And$54
    connect \Y $auto$rtlil.cc:3094:Mux$58
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$67
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$58
    connect \B 3'101
    connect \S $auto$rtlil.cc:3006:And$66
    connect \Y $auto$rtlil.cc:3094:Mux$68
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$69
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$32
    connect \B \req_0
    connect \S $auto$rtlil.cc:3006:And$66
    connect \Y $auto$rtlil.cc:3094:Mux$70
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$7
    parameter \WIDTH 1
    connect \A \gnt_1
    connect \B 1'0
    connect \S $auto$rtlil.cc:3013:Eq$2
    connect \Y $auto$rtlil.cc:3094:Mux$8
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$79
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$68
    connect \B 3'100
    connect \S $auto$rtlil.cc:3006:And$78
    connect \Y $auto$rtlil.cc:3094:Mux$80
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$81
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$70
    connect \B \req_1
    connect \S $auto$rtlil.cc:3006:And$78
    connect \Y $auto$rtlil.cc:3094:Mux$82
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$83
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$80
    connect \B 3'001
    connect \S $auto$rtlil.cc:2959:Not$10
    connect \Y $auto$rtlil.cc:3094:Mux$84
  end
  cell $and $auto$process.cpp:4350:import_if_stmt_sync$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$61
    connect \B $auto$rtlil.cc:3013:Eq$64
    connect \Y $auto$rtlil.cc:3006:And$66
  end
  cell $and $auto$process.cpp:4350:import_if_stmt_sync$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$73
    connect \B $auto$rtlil.cc:3013:Eq$76
    connect \Y $auto$rtlil.cc:3006:And$78
  end
  cell $and $auto$process.cpp:46:create_and_cell$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$10
    connect \B $auto$process.cpp:32:create_temp_wire$11
    connect \Y $auto$process.cpp:32:create_temp_wire$13
  end
  cell $and $auto$process.cpp:46:create_and_cell$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$10
    connect \B $auto$process.cpp:32:create_temp_wire$41
    connect \Y $auto$process.cpp:32:create_temp_wire$43
  end
  cell $and $auto$process.cpp:46:create_and_cell$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$10
    connect \B $auto$process.cpp:32:create_temp_wire$59
    connect \Y $auto$process.cpp:32:create_temp_wire$61
  end
  cell $and $auto$process.cpp:46:create_and_cell$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$10
    connect \B $auto$process.cpp:32:create_temp_wire$71
    connect \Y $auto$process.cpp:32:create_temp_wire$73
  end
  attribute \always_ff 1
  attribute \src "dut.sv:16.5-50.12"
  process $proc$dut.sv:16$1
    sync posedge \clock
      update \gnt_0 $auto$rtlil.cc:3094:Mux$56
      update \gnt_1 $auto$rtlil.cc:3094:Mux$82
      update \state $auto$rtlil.cc:3094:Mux$84
  end
end
