{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1378517905591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1378517905592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 22:38:25 2013 " "Processing started: Fri Sep 06 22:38:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1378517905592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1378517905592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off controle -c controle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off controle -c controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1378517905592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1378517905772 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "controle EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"controle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1378517905818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1378517905896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1378517905897 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1378517906043 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1378517906065 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1378517907113 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1378517907113 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1378517907113 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 224 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1378517907116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 225 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1378517907116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 226 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1378517907116 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1378517907116 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[0\] " "Pin DEBUG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { DEBUG[0] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[1\] " "Pin DEBUG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { DEBUG[1] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[2\] " "Pin DEBUG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { DEBUG[2] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 8 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[3\] " "Pin DEBUG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { DEBUG[3] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[4\] " "Pin DEBUG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { DEBUG[4] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[5\] " "Pin DEBUG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { DEBUG[5] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[6\] " "Pin DEBUG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { DEBUG[6] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[7\] " "Pin DEBUG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { DEBUG[7] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_ctrl\[0\] " "Pin ULA_ctrl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ULA_ctrl[0] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_ctrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_ctrl\[1\] " "Pin ULA_ctrl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ULA_ctrl[1] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_ctrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_ctrl\[2\] " "Pin ULA_ctrl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ULA_ctrl[2] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_ctrl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_ctrl\[3\] " "Pin ULA_ctrl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ULA_ctrl[3] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_ctrl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { Z } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 12 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 38 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { N } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 12 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mRom_en " "Pin mRom_en not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { mRom_en } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 13 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mRom_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mRam_en " "Pin mRam_en not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { mRam_en } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 13 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mRam_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_en " "Pin PC_en not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { PC_en } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 14 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_en " "Pin IR_en not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR_en } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 14 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_en " "Pin A_en not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { A_en } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 15 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_en " "Pin B_en not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { B_en } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 15 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 32 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_sel\[0\] " "Pin A_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { A_sel[0] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_sel\[1\] " "Pin A_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { A_sel[1] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 49 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_en " "Pin ULA_en not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ULA_en } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 19 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Buss_C_ctrl " "Pin Buss_C_ctrl not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { Buss_C_ctrl } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 20 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buss_C_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 33 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Buss_D_ctrl " "Pin Buss_D_ctrl not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { Buss_D_ctrl } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 21 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buss_D_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 34 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 17 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR[4] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR[5] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR[6] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR[0] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR[2] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR[1] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR[3] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { IR[7] } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 9 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { reset } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 18 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378517907194 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1378517907194 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1378517907299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "controle.sdc " "Synopsys Design Constraints File file not found: 'controle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1378517907300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1378517907301 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1378517907305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1378517907326 ""}  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 17 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1378517907326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proximo_estado.S1  " "Automatically promoted node proximo_estado.S1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1378517907327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr6~0 " "Destination node WideOr6~0" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 119 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1378517907327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector30~1 " "Destination node Selector30~1" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector30~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 120 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1378517907327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr3~0 " "Destination node WideOr3~0" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 147 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1378517907327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector6~0 " "Destination node Selector6~0" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 160 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1378517907327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector11~0 " "Destination node Selector11~0" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 181 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1378517907327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector12~2 " "Destination node Selector12~2" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector12~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 188 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1378517907327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector13~6 " "Destination node Selector13~6" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector13~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 199 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1378517907327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector10~2 " "Destination node Selector10~2" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 50 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector10~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 204 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1378517907327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1378517907327 ""}  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 28 -1 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { proximo_estado.S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 98 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1378517907327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1378517907328 ""}  } { { "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { reset } } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 18 0 0 } } { "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1378517907328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1378517907447 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1378517907448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1378517907448 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1378517907449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1378517907450 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1378517907450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1378517907464 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1378517907464 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1378517907464 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 10 23 0 " "Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 10 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1378517907465 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1378517907465 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1378517907465 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378517907467 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378517907467 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378517907467 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378517907467 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378517907467 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378517907467 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378517907467 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378517907467 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1378517907467 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1378517907467 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378517907489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1378517910833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378517911040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1378517911043 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1378517912639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378517912639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1378517913438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1378517915096 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1378517915096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378517916092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1378517916098 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1378517916098 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1378517916127 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[0\] 0 " "Pin \"DEBUG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[1\] 0 " "Pin \"DEBUG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[2\] 0 " "Pin \"DEBUG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[3\] 0 " "Pin \"DEBUG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[4\] 0 " "Pin \"DEBUG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[5\] 0 " "Pin \"DEBUG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[6\] 0 " "Pin \"DEBUG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[7\] 0 " "Pin \"DEBUG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_ctrl\[0\] 0 " "Pin \"ULA_ctrl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_ctrl\[1\] 0 " "Pin \"ULA_ctrl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_ctrl\[2\] 0 " "Pin \"ULA_ctrl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_ctrl\[3\] 0 " "Pin \"ULA_ctrl\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mRom_en 0 " "Pin \"mRom_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mRam_en 0 " "Pin \"mRam_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_en 0 " "Pin \"PC_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_en 0 " "Pin \"IR_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_en 0 " "Pin \"A_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_en 0 " "Pin \"B_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_sel\[0\] 0 " "Pin \"A_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_sel\[1\] 0 " "Pin \"A_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_en 0 " "Pin \"ULA_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Buss_C_ctrl 0 " "Pin \"Buss_C_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Buss_D_ctrl 0 " "Pin \"Buss_D_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378517916145 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1378517916145 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1378517916379 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1378517916400 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1378517916643 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1378517917380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1378517917731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 22:38:37 2013 " "Processing ended: Fri Sep 06 22:38:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1378517917731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1378517917731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1378517917731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378517917731 ""}
