[bridge]
name = "bridge_1x5_wr"
description = "1 master x 5 slave write-only bridge with AXI4-Lite slave"

# Clock configuration for testing
[bridge.clock]
name = "aclk"
frequency_mhz = 100  # 100 MHz (10ns period)

# Master Configuration
[[bridge.masters]]
name = "cpu_wr"
prefix = "cpu_wr_axi_"
protocol = "axi4"
channels = "wr"  # WRITE ONLY
id_width = 4
addr_width = 32
data_width = 64
user_width = 1

# Slave Configurations
[[bridge.slaves]]
name = "periph_wr"
prefix = "periph_wr_axi_"
protocol = "axi4"
channels = "wr"
id_width = 4
addr_width = 32
data_width = 32
user_width = 1
base_addr = "0x00000000"
addr_range = "0x10000000"  # 256MB

[[bridge.slaves]]
name = "ddr_wr"
prefix = "ddr_wr_axi_"
protocol = "axi4"
channels = "wr"
id_width = 4
addr_width = 32
data_width = 64
user_width = 1
base_addr = "0x10000000"
addr_range = "0x40000000"  # 1GB

[[bridge.slaves]]
name = "hbm_wr"
prefix = "hbm_wr_axi_"
protocol = "axi4"
channels = "wr"
id_width = 4
addr_width = 32
data_width = 128
user_width = 1
base_addr = "0x50000000"
addr_range = "0x30000000"  # 768MB

[[bridge.slaves]]
name = "apb_periph"
prefix = "apb_periph_"
protocol = "apb"
channels = "rw"
id_width = 0  # APB has no transaction IDs
addr_width = 32
data_width = 32
user_width = 0
base_addr = "0x80000000"
addr_range = "0x00010000"  # 64KB

[[bridge.slaves]]
name = "axil_periph"
prefix = "axil_periph_axi_"
protocol = "axil"
channels = "wr"
id_width = 0  # AXI4-Lite has no transaction IDs
addr_width = 32
data_width = 32
user_width = 1
base_addr = "0x90000000"
addr_range = "0x00010000"  # 64KB
