[ CacheGeometry si-geo-l1-scalar ]
Sets = 128
Assoc = 4
BlockSize = 64
Latency = 1

; L1 cache is 32KB (1 per 2 compute units)
[ CacheGeometry si-geo-l1-vector ]
Sets = 128
Assoc = 4
BlockSize = 64
Latency = 1

; L2 cache is 128KB (6 for entire GPU)
[ CacheGeometry si-geo-l2 ]
Sets = 128
Assoc = 16
BlockSize = 64
Latency = 10

; ---- Main Memory ----
[ Module mm-0 ]
Type = MainMemory
BlockSize = 64
Latency = 100
HighNetwork = net-si-l2-0-to-mm-0
AddressRange = ADDR DIV 64 MOD 6 EQ 0

[ Module mm-1 ]
Type = MainMemory
BlockSize = 64
Latency = 100
HighNetwork = net-si-l2-1-to-mm-1
AddressRange = ADDR DIV 64 MOD 6 EQ 1

[ Module mm-2 ]
Type = MainMemory
BlockSize = 64
Latency = 100
HighNetwork = net-si-l2-2-to-mm-2
AddressRange = ADDR DIV 64 MOD 6 EQ 2

[ Module mm-3 ]
Type = MainMemory
BlockSize = 64
Latency = 100
HighNetwork = net-si-l2-3-to-mm-3
AddressRange = ADDR DIV 64 MOD 6 EQ 3

[ Module mm-4 ]
Type = MainMemory
BlockSize = 64
Latency = 100
HighNetwork = net-si-l2-4-to-mm-4
AddressRange = ADDR DIV 64 MOD 6 EQ 4

[ Module mm-5 ]
Type = MainMemory
BlockSize = 64
Latency = 100
HighNetwork = net-si-l2-5-to-mm-5
AddressRange = ADDR DIV 64 MOD 6 EQ 5


; ---- L2 Caches ----

[ Module si-l2-0 ]
Type = Cache
Geometry = si-geo-l2
AddressRange = ADDR DIV 64 MOD 6 EQ 0
LowNetwork = net-si-l2-0-to-mm-0
HighNetwork = net-l1-all-to-si-l2-all
LowModules = mm-0 

[ Module si-l2-1 ]
Type = Cache
Geometry = si-geo-l2
AddressRange = ADDR DIV 64 MOD 6 EQ 1
LowNetwork = net-si-l2-1-to-mm-1
HighNetwork = net-l1-all-to-si-l2-all
LowModules = mm-1

[ Module si-l2-2 ]
Type = Cache
Geometry = si-geo-l2
AddressRange = ADDR DIV 64 MOD 6 EQ 2
LowNetwork = net-si-l2-2-to-mm-2
HighNetwork = net-l1-all-to-si-l2-all
LowModules = mm-2

[ Module si-l2-3 ]
Type = Cache
Geometry = si-geo-l2
AddressRange = ADDR DIV 64 MOD 6 EQ 3
LowNetwork = net-si-l2-3-to-mm-3
HighNetwork = net-l1-all-to-si-l2-all
LowModules = mm-3

[ Module si-l2-4 ]
Type = Cache
Geometry = si-geo-l2
AddressRange = ADDR DIV 64 MOD 6 EQ 4
LowNetwork = net-si-l2-4-to-mm-4
HighNetwork = net-l1-all-to-si-l2-all
LowModules = mm-4

[ Module si-l2-5 ]
Type = Cache
Geometry = si-geo-l2
AddressRange = ADDR DIV 64 MOD 6 EQ 5
LowNetwork = net-si-l2-5-to-mm-5
HighNetwork = net-l1-all-to-si-l2-all
LowModules = mm-5


; ---- L1 Caches ----

[ Module si-vector-l1-00 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-01 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-02 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-03 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-04 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-05 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-06 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-07 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-08 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-09 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-10 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-11 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-12 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-13 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-14 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-15 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-16 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-17 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-18 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-19 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-20 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-21 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-22 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-23 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-24 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-25 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-26 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-27 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-28 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-29 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-30 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-vector-l1-31 ]
Type = Cache
Geometry = si-geo-l1-vector
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-scalar-l1-0 ]
Type = Cache
Geometry = si-geo-l1-scalar
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-scalar-l1-1 ]
Type = Cache
Geometry = si-geo-l1-scalar
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-scalar-l1-2 ]
Type = Cache
Geometry = si-geo-l1-scalar
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-scalar-l1-3 ]
Type = Cache
Geometry = si-geo-l1-scalar
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-scalar-l1-4 ]
Type = Cache
Geometry = si-geo-l1-scalar
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-scalar-l1-5 ]
Type = Cache
Geometry = si-geo-l1-scalar
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-scalar-l1-6 ]
Type = Cache
Geometry = si-geo-l1-scalar
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

[ Module si-scalar-l1-7 ]
Type = Cache
Geometry = si-geo-l1-scalar
LowNetwork = net-l1-all-to-si-l2-all
LowModules = si-l2-0 si-l2-1 si-l2-2 si-l2-3 si-l2-4 si-l2-5

; ---- Networks ----

[ Network net-l1-all-to-si-l2-all ]
DefaultInputBufferSize = 528
DefaultOutputBufferSize = 528
DefaultBandwidth = 264

[ Network net-si-l2-0-to-mm-0 ]
DefaultInputBufferSize = 528
DefaultOutputBufferSize = 528
DefaultBandwidth = 264

[ Network net-si-l2-1-to-mm-1 ]
DefaultInputBufferSize = 528
DefaultOutputBufferSize = 528
DefaultBandwidth = 264

[ Network net-si-l2-2-to-mm-2 ]
DefaultInputBufferSize = 528
DefaultOutputBufferSize = 528
DefaultBandwidth = 264

[ Network net-si-l2-3-to-mm-3 ]
DefaultInputBufferSize = 528
DefaultOutputBufferSize = 528
DefaultBandwidth = 264

[ Network net-si-l2-4-to-mm-4 ]
DefaultInputBufferSize = 528
DefaultOutputBufferSize = 528
DefaultBandwidth = 264

[ Network net-si-l2-5-to-mm-5 ]
DefaultInputBufferSize = 528
DefaultOutputBufferSize = 528
DefaultBandwidth = 264


; ---- Associating CUs with L1s ----

[ Entry gpu-cu-0 ]
Arch = SouthernIslands
ComputeUnit = 0
DataModule = si-vector-l1-00
ConstantDataModule = si-scalar-l1-0

[ Entry gpu-cu-1 ]
Arch = SouthernIslands
ComputeUnit = 1
DataModule = si-vector-l1-01
ConstantDataModule = si-scalar-l1-0

[ Entry gpu-cu-2 ]
Arch = SouthernIslands
ComputeUnit = 2
DataModule = si-vector-l1-02
ConstantDataModule = si-scalar-l1-0

[ Entry gpu-cu-3 ]
Arch = SouthernIslands
ComputeUnit = 3
DataModule = si-vector-l1-03
ConstantDataModule = si-scalar-l1-0

[ Entry gpu-cu-4 ]
Arch = SouthernIslands
ComputeUnit = 4
DataModule = si-vector-l1-04
ConstantDataModule = si-scalar-l1-1

[ Entry gpu-cu-5 ]
Arch = SouthernIslands
ComputeUnit = 5
DataModule = si-vector-l1-05
ConstantDataModule = si-scalar-l1-1

[ Entry gpu-cu-6 ]
Arch = SouthernIslands
ComputeUnit = 6
DataModule = si-vector-l1-06
ConstantDataModule = si-scalar-l1-1

[ Entry gpu-cu-7 ]
Arch = SouthernIslands
ComputeUnit = 7
DataModule = si-vector-l1-07
ConstantDataModule = si-scalar-l1-1

[ Entry gpu-cu-8 ]
Arch = SouthernIslands
ComputeUnit = 8
DataModule = si-vector-l1-08
ConstantDataModule = si-scalar-l1-2

[ Entry gpu-cu-9 ]
Arch = SouthernIslands
ComputeUnit = 9
DataModule = si-vector-l1-09
ConstantDataModule = si-scalar-l1-2

[ Entry gpu-cu-10 ]
Arch = SouthernIslands
ComputeUnit = 10
DataModule = si-vector-l1-10
ConstantDataModule = si-scalar-l1-2

[ Entry gpu-cu-11 ]
Arch = SouthernIslands
ComputeUnit = 11
DataModule = si-vector-l1-11
ConstantDataModule = si-scalar-l1-2

[ Entry gpu-cu-12 ]
Arch = SouthernIslands
ComputeUnit = 12
DataModule = si-vector-l1-12
ConstantDataModule = si-scalar-l1-3

[ Entry gpu-cu-13 ]
Arch = SouthernIslands
ComputeUnit = 13
DataModule = si-vector-l1-13
ConstantDataModule = si-scalar-l1-3

[ Entry gpu-cu-14 ]
Arch = SouthernIslands
ComputeUnit = 14
DataModule = si-vector-l1-14
ConstantDataModule = si-scalar-l1-3

[ Entry gpu-cu-15 ]
Arch = SouthernIslands
ComputeUnit = 15
DataModule = si-vector-l1-15
ConstantDataModule = si-scalar-l1-3

[ Entry gpu-cu-16 ]
Arch = SouthernIslands
ComputeUnit = 16
DataModule = si-vector-l1-16
ConstantDataModule = si-scalar-l1-4

[ Entry gpu-cu-17 ]
Arch = SouthernIslands
ComputeUnit = 17
DataModule = si-vector-l1-17
ConstantDataModule = si-scalar-l1-4

[ Entry gpu-cu-18 ]
Arch = SouthernIslands
ComputeUnit = 18
DataModule = si-vector-l1-18
ConstantDataModule = si-scalar-l1-4

[ Entry gpu-cu-19 ]
Arch = SouthernIslands
ComputeUnit = 19
DataModule = si-vector-l1-19
ConstantDataModule = si-scalar-l1-4

[ Entry gpu-cu-20 ]
Arch = SouthernIslands
ComputeUnit = 20
DataModule = si-vector-l1-20
ConstantDataModule = si-scalar-l1-5

[ Entry gpu-cu-21 ]
Arch = SouthernIslands
ComputeUnit = 21
DataModule = si-vector-l1-21
ConstantDataModule = si-scalar-l1-5

[ Entry gpu-cu-22 ]
Arch = SouthernIslands
ComputeUnit = 22
DataModule = si-vector-l1-22
ConstantDataModule = si-scalar-l1-5

[ Entry gpu-cu-23 ]
Arch = SouthernIslands
ComputeUnit = 23
DataModule = si-vector-l1-23
ConstantDataModule = si-scalar-l1-5

[ Entry gpu-cu-24 ]
Arch = SouthernIslands
ComputeUnit = 24
DataModule = si-vector-l1-24
ConstantDataModule = si-scalar-l1-6

[ Entry gpu-cu-25 ]
Arch = SouthernIslands
ComputeUnit = 25
DataModule = si-vector-l1-25
ConstantDataModule = si-scalar-l1-6

[ Entry gpu-cu-26 ]
Arch = SouthernIslands
ComputeUnit = 26
DataModule = si-vector-l1-26
ConstantDataModule = si-scalar-l1-6

[ Entry gpu-cu-27 ]
Arch = SouthernIslands
ComputeUnit = 27
DataModule = si-vector-l1-27
ConstantDataModule = si-scalar-l1-6

[ Entry gpu-cu-28 ]
Arch = SouthernIslands
ComputeUnit = 28
DataModule = si-vector-l1-28
ConstantDataModule = si-scalar-l1-7

[ Entry gpu-cu-29 ]
Arch = SouthernIslands
ComputeUnit = 29
DataModule = si-vector-l1-29
ConstantDataModule = si-scalar-l1-7

[ Entry gpu-cu-30 ]
Arch = SouthernIslands
ComputeUnit = 30
DataModule = si-vector-l1-30
ConstantDataModule = si-scalar-l1-7

[ Entry gpu-cu-31 ]
Arch = SouthernIslands
ComputeUnit = 31
DataModule = si-vector-l1-31
ConstantDataModule = si-scalar-l1-7
