<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmhalDpll Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">pmhalDpll Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Each PLL in the Soc has to be instantiated with the below data.  
 <a href="structpmhal_dpll.html#details">More...</a></p>

<p><code>#include &lt;hw_pmhal_data.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a831ccf5c5f2bc58de98b4848e969f5ef"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a831ccf5c5f2bc58de98b4848e969f5ef">pllClkModeRegAddr</a></td></tr>
<tr class="separator:a831ccf5c5f2bc58de98b4848e969f5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa693d2a7d1aa46273b0bf17a2531205a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#aa693d2a7d1aa46273b0bf17a2531205a">pllIdleStatusRegAddr</a></td></tr>
<tr class="separator:aa693d2a7d1aa46273b0bf17a2531205a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4c798c3cc958c8eb10e5e39747531f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#acb4c798c3cc958c8eb10e5e39747531f">pllAutoIdleRegAddr</a></td></tr>
<tr class="separator:acb4c798c3cc958c8eb10e5e39747531f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9da614bed2596f7638f3d806eb6809"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a9a9da614bed2596f7638f3d806eb6809">pllClkSelRegAddr</a></td></tr>
<tr class="separator:a9a9da614bed2596f7638f3d806eb6809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31000cb5e73164c16a3d1052bfd418e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a31000cb5e73164c16a3d1052bfd418e5">pllClkSel2RegAddr</a></td></tr>
<tr class="separator:a31000cb5e73164c16a3d1052bfd418e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9342a255e21943823f805ade79f9d1bb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a9342a255e21943823f805ade79f9d1bb">pllSscDeltaMstepRegAddr</a></td></tr>
<tr class="separator:a9342a255e21943823f805ade79f9d1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63b2259eb91a75820e90102f0b28c93"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#ae63b2259eb91a75820e90102f0b28c93">pllSscModfreqDivRegAddr</a></td></tr>
<tr class="separator:ae63b2259eb91a75820e90102f0b28c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4061d08ddd55d2ec44238a0bb7e3b6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#acf4061d08ddd55d2ec44238a0bb7e3b6">pllClkDcoLdoRegAddr</a></td></tr>
<tr class="separator:acf4061d08ddd55d2ec44238a0bb7e3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3bc8531c035782e8a85e538385ea043"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#ad3bc8531c035782e8a85e538385ea043">pllDivElemMask</a></td></tr>
<tr class="separator:ad3bc8531c035782e8a85e538385ea043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480606ed6b706dabb00566233df73f21"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a480606ed6b706dabb00566233df73f21">pllMulElemMask</a></td></tr>
<tr class="separator:a480606ed6b706dabb00566233df73f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90aa2fc68be13673c31dace3af1cb029"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a90aa2fc68be13673c31dace3af1cb029">pllAutoIdleMask</a></td></tr>
<tr class="separator:a90aa2fc68be13673c31dace3af1cb029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318b38c3ca59ab51a5559c1288703f6e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a318b38c3ca59ab51a5559c1288703f6e">pllModesSupportedMask</a></td></tr>
<tr class="separator:a318b38c3ca59ab51a5559c1288703f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7eaa0561af2035f575db79c43f67fac"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#ab7eaa0561af2035f575db79c43f67fac">pllModesSupportedModes</a></td></tr>
<tr class="separator:ab7eaa0561af2035f575db79c43f67fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4b81354039001baa0992e3a5b4f7f4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a2a4b81354039001baa0992e3a5b4f7f4">dpllType</a></td></tr>
<tr class="separator:a2a4b81354039001baa0992e3a5b4f7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a9b7166e4282b7fe097945c45297b2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#ad6a9b7166e4282b7fe097945c45297b2">postDividersMax</a></td></tr>
<tr class="separator:ad6a9b7166e4282b7fe097945c45297b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff608ddce9144994c4bd8f3242136409"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hw__pmhal__data_8h.html#aeb6c80f10b75a72d5c52267cdf08863f">pmhalDpllPostDiv_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#aff608ddce9144994c4bd8f3242136409">postDividers</a></td></tr>
<tr class="separator:aff608ddce9144994c4bd8f3242136409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052e0ba0724a6b0873e0f52305866c27"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a052e0ba0724a6b0873e0f52305866c27">edgePropertyEnum</a></td></tr>
<tr class="separator:a052e0ba0724a6b0873e0f52305866c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e60b9dc5ffa703616fd7cb0d4372ef3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_dpll.html#a7e60b9dc5ffa703616fd7cb0d4372ef3">fracMDivRegAddr</a></td></tr>
<tr class="separator:a7e60b9dc5ffa703616fd7cb0d4372ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Each PLL in the Soc has to be instantiated with the below data. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a2a4b81354039001baa0992e3a5b4f7f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t pmhalDpll::dpllType</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Indicates DPLL type - ADPLLS or ADPLLLJ. </p>

</div>
</div>
<a class="anchor" id="a052e0ba0724a6b0873e0f52305866c27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t pmhalDpll::edgePropertyEnum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>points to the edge Property of this DPLL </p>

</div>
</div>
<a class="anchor" id="a7e60b9dc5ffa703616fd7cb0d4372ef3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::fracMDivRegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register address for the fractional M divider </p>

</div>
</div>
<a class="anchor" id="a90aa2fc68be13673c31dace3af1cb029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllAutoIdleMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pll AutoIdle register Mask address. </p>

</div>
</div>
<a class="anchor" id="acb4c798c3cc958c8eb10e5e39747531f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllAutoIdleRegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pll AutoIdle register address. </p>

</div>
</div>
<a class="anchor" id="acf4061d08ddd55d2ec44238a0bb7e3b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllClkDcoLdoRegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDCOLOD register address. It includes control and status for CLKDCOLDO configuration. </p>

</div>
</div>
<a class="anchor" id="a831ccf5c5f2bc58de98b4848e969f5ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllClkModeRegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock mode register address. It has configurations for bypass mode, clock ramp, auto-recalibration, low power mode, spread spectrum configuration etc... </p>

</div>
</div>
<a class="anchor" id="a31000cb5e73164c16a3d1052bfd418e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllClkSel2RegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock select2 register. This register provides DPLL fractional multiplier factor control and BandWidth Control for PER DPLL. </p>

</div>
</div>
<a class="anchor" id="a9a9da614bed2596f7638f3d806eb6809"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllClkSelRegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock select register. It has configurations for DPLL multiplier, divider, duty cycle correction and bypass clock selection configurations. </p>

</div>
</div>
<a class="anchor" id="ad3bc8531c035782e8a85e538385ea043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllDivElemMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pll Div Elem register Mask address. </p>

</div>
</div>
<a class="anchor" id="aa693d2a7d1aa46273b0bf17a2531205a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllIdleStatusRegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Idle state register address. It indicates the DPLL lock/unlock(bypass) status. </p>

</div>
</div>
<a class="anchor" id="a318b38c3ca59ab51a5559c1288703f6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t pmhalDpll::pllModesSupportedMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pll Supported modes register Mask address. </p>

</div>
</div>
<a class="anchor" id="ab7eaa0561af2035f575db79c43f67fac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t pmhalDpll::pllModesSupportedModes</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power Modes - bypass (including type) and lock mode. </p>

</div>
</div>
<a class="anchor" id="a480606ed6b706dabb00566233df73f21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllMulElemMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pll Div Elem register Mask address. </p>

</div>
</div>
<a class="anchor" id="a9342a255e21943823f805ade79f9d1bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllSscDeltaMstepRegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delta MStep register. It controls the DeltaMStep parameter which is used for Spread Spectrum Clocking technique. </p>

</div>
</div>
<a class="anchor" id="ae63b2259eb91a75820e90102f0b28c93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pmhalDpll::pllSscModfreqDivRegAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modulation frequency divide register. It controls the Modulation Frequency (FM) for Spread Spectrum Clocking technique . </p>

</div>
</div>
<a class="anchor" id="aff608ddce9144994c4bd8f3242136409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hw__pmhal__data_8h.html#aeb6c80f10b75a72d5c52267cdf08863f">pmhalDpllPostDiv_t</a>* pmhalDpll::postDividers</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List of post dividers available in this DPLL. </p>

</div>
</div>
<a class="anchor" id="ad6a9b7166e4282b7fe097945c45297b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t pmhalDpll::postDividersMax</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of post dividers in this DPLL. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="hw__pmhal__data_8h.html">hw_pmhal_data.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
