
---------- Begin Simulation Statistics ----------
final_tick                               126509811500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 489669                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709620                       # Number of bytes of host memory used
host_op_rate                                   749067                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.55                       # Real time elapsed on the host
host_tick_rate                              976526614                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436889                       # Number of instructions simulated
sim_ops                                      97042227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.126510                       # Number of seconds simulated
sim_ticks                                126509811500                       # Number of ticks simulated
system.cpu.Branches                           7714395                       # Number of branches fetched
system.cpu.committedInsts                    63436889                       # Number of instructions committed
system.cpu.committedOps                      97042227                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        253019623                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               253019622.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902197                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168385                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234785                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088684                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088684                       # number of integer instructions
system.cpu.num_int_register_reads           214307243                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409640                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073752                       # Number of load instructions
system.cpu.num_mem_refs                      36099176                       # number of memory refs
system.cpu.num_store_insts                   10025424                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879206     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056915     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011986     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043167                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        49671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        101807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        56573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        52715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       115099                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          52715                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     36049525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36049525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36049525                       # number of overall hits
system.cpu.dcache.overall_hits::total        36049525                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        57024                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57024                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        57024                       # number of overall misses
system.cpu.dcache.overall_misses::total         57024                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4748295000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4748295000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4748295000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4748295000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36106549                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36106549                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36106549                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36106549                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001579                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001579                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83268.360690                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83268.360690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83268.360690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83268.360690                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        44640                       # number of writebacks
system.cpu.dcache.writebacks::total             44640                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        57024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57024                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4691271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4691271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4691271000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4691271000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001579                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82268.360690                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82268.360690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82268.360690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82268.360690                       # average overall mshr miss latency
system.cpu.dcache.replacements                  56000                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26045036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26045036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2208046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2208046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77442.708333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77442.708333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2179534500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2179534500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76442.708333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76442.708333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10004489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10004489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2540248500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2540248500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10033001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10033001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89094.013047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89094.013047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2511736500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2511736500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88094.013047                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88094.013047                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.362071                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36106549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            633.181625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.362071                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          705                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72270122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72270122                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26073768                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10033749                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1985                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85587005                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85587005                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85587005                       # number of overall hits
system.cpu.icache.overall_hits::total        85587005                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1502                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1502                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1502                       # number of overall misses
system.cpu.icache.overall_misses::total          1502                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    131080500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131080500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131080500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131080500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588507                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87270.639148                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87270.639148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87270.639148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87270.639148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          573                       # number of writebacks
system.cpu.icache.writebacks::total               573                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1502                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1502                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1502                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1502                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    129578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    129578500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129578500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86270.639148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86270.639148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86270.639148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86270.639148                       # average overall mshr miss latency
system.cpu.icache.replacements                    573                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85587005                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85587005                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1502                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1502                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131080500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131080500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87270.639148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87270.639148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1502                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1502                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    129578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86270.639148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86270.639148                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           856.593095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588507                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1502                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          56983.027297                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   856.593095                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          929                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          684                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.907227                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171178516                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171178516                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588636                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 126509811500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6363                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6390                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  27                       # number of overall hits
system.l2.overall_hits::.cpu.data                6363                       # number of overall hits
system.l2.overall_hits::total                    6390                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1475                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              50661                       # number of demand (read+write) misses
system.l2.demand_misses::total                  52136                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1475                       # number of overall misses
system.l2.overall_misses::.cpu.data             50661                       # number of overall misses
system.l2.overall_misses::total                 52136                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4538847000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4665866000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127019000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4538847000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4665866000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57024                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58526                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57024                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58526                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.982024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.888415                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890818                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.888415                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890818                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86114.576271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89592.526796                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89494.130735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86114.576271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89592.526796                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89494.130735                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               38189                       # number of writebacks
system.l2.writebacks::total                     38189                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         50661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             52136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        50661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            52136                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    112269000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4032237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4144506000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    112269000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4032237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4144506000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.888415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.888415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890818                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76114.576271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79592.526796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79494.130735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76114.576271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79592.526796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79494.130735                       # average overall mshr miss latency
system.l2.replacements                          92198                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        44640                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44640                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        44640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          573                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               716                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   716                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27796                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2461444000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2461444000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         28512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             28512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.974888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88553.892646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88553.892646                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2183484000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2183484000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.974888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.974888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78553.892646                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78553.892646                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127019000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127019000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86114.576271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86114.576271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    112269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76114.576271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76114.576271                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2077403000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2077403000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.801943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.801943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90855.149792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90855.149792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1848753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1848753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.801943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.801943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80855.149792                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80855.149792                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.933886                       # Cycle average of tags in use
system.l2.tags.total_refs                      104911                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93222                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.125389                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     487.672600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.806910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       527.454375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.515092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    323420                       # Number of tag accesses
system.l2.tags.data_accesses                   323420                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     74914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     96720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032584891250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              219289                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              70704                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       52136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38189                       # Number of write requests accepted
system.mem_ctrls.readBursts                    104272                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    76378                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4602                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1464                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                104272                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                76378                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.509318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.808669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.925769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4169     98.35%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           50      1.18%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.31%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.665723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.648917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              710     16.75%     16.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.21%     16.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3510     82.80%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.19%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  294528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6673408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4888192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     52.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  126509692500                       # Total gap between requests
system.mem_ctrls.avgGap                    1400605.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       188800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6190080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4792640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1492374.368133494398                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 48929643.690125957131                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 37883543.917856514454                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2950                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       101322                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        76378                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     96267500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3715692500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3195033327000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32633.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36672.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  41831853.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       188800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6484608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6673408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       188800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       188800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4888192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4888192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1475                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        50661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          52136                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        38189                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         38189                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1492374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     51257748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         52750122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1492374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1492374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     38638837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        38638837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     38638837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1492374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     51257748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        91388959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                99670                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               74885                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4544                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1943147500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             498350000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3811960000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19495.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38245.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               71888                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              65592                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        37061                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   301.337579                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   219.675775                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   279.591577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          294      0.79%      0.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21216     57.25%     58.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5990     16.16%     74.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1560      4.21%     78.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2488      6.71%     85.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1059      2.86%     87.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          902      2.43%     90.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          575      1.55%     91.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2977      8.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        37061                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6378880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4792640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               50.422018                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               37.883544                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       132746880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        70533870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      354957960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     194700780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9986056080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17169663120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34121104320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   62029763010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.315828                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  88500858750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4224220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33784732750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       131968620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        70112625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      356685840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     196198920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9986056080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17483325000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33856968000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   62081315085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.723323                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  87803718000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4224220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  34481873500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38189                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11482                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27796                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27796                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       153943                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       153943                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 153943                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     11561600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     11561600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                11561600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52136                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52136    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               52136                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           407355500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          490159000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             30014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        82829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           65369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            28512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           28512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1502                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28512                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3577                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       170048                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                173625                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       265600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13012992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13278592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           92198                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4888192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           150724                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.349745                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.476891                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98009     65.03%     65.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  52715     34.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             150724                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 126509811500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          147975500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3755000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         142560000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
