blezl_op	,	V_44
swc2_op	,	V_53
preempt_enable	,	F_5
cop1_op	,	V_47
bit	,	V_5
opcode	,	V_12
__get_user	,	F_10
mips_instruction	,	V_3
sigill	,	V_34
bgtz_op	,	V_45
blez_op	,	V_43
"%s: unaligned epc - sending SIGBUS.\n"	,	L_2
epc	,	V_8
bltzal_op	,	V_28
simmediate	,	V_24
bcond_op	,	V_20
ret	,	V_10
jal_op	,	V_35
bgezal_op	,	V_30
comm	,	V_55
"%s: DSP branch but not DSP ASE - sending SIGBUS.\n"	,	L_1
__user	,	T_1
pt_regs	,	V_1
i_format	,	V_11
bgezall_op	,	V_31
bgez_op	,	V_26
ldc2_op	,	V_52
spec_op	,	V_13
unaligned	,	V_59
bgtzl_op	,	V_46
__compute_return_epc	,	F_9
rd	,	V_17
jr_op	,	V_18
bnel_op	,	V_42
SIGSEGV	,	V_61
bltz_op	,	V_22
rddsp	,	F_2
word	,	V_60
fcr31	,	V_6
bne_op	,	V_41
rs	,	V_19
is_fpu_owner	,	F_4
rt	,	V_21
preempt_disable	,	F_3
cp0_epc	,	V_9
beql_op	,	V_40
SIGBUS	,	V_56
printk	,	F_7
beq_op	,	V_39
bposge32_op	,	V_32
current	,	V_48
bltzl_op	,	V_23
dspcontrol	,	V_7
bgezl_op	,	V_27
BRANCH_LIKELY_TAKEN	,	V_25
sdc2_op	,	V_54
addr	,	V_58
__compute_return_epc_for_insn	,	F_1
j_format	,	V_37
jalr_op	,	V_16
force_sig	,	F_8
j_op	,	V_36
bltzall_op	,	V_29
regs	,	V_2
fpu	,	V_50
EFAULT	,	V_57
thread	,	V_49
target	,	V_38
insn	,	V_4
r_format	,	V_14
func	,	V_15
lwc2_op	,	V_51
cpu_has_dsp	,	V_33
CONFIG_CPU_CAVIUM_OCTEON	,	F_6
