/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  reg [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [24:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [23:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  reg [23:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  reg [12:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = in_data[85] ? celloutsig_0_17z : celloutsig_0_6z[3];
  assign celloutsig_0_15z = !(celloutsig_0_8z ? celloutsig_0_11z[3] : in_data[54]);
  assign celloutsig_0_46z = ~(celloutsig_0_42z | celloutsig_0_12z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z[12] | celloutsig_0_1z[2]) & celloutsig_0_0z);
  assign celloutsig_0_29z = ~((celloutsig_0_24z | celloutsig_0_7z[15]) & celloutsig_0_7z[15]);
  assign celloutsig_0_47z = ~((celloutsig_0_36z[2] | celloutsig_0_44z[8]) & (celloutsig_0_9z | celloutsig_0_30z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_0z[2]) & (celloutsig_1_0z[1] | in_data[191]));
  assign celloutsig_1_7z = ~((in_data[188] | celloutsig_1_2z) & (celloutsig_1_4z | celloutsig_1_6z));
  assign celloutsig_0_17z = ~((in_data[20] | celloutsig_0_9z) & (celloutsig_0_15z | celloutsig_0_7z[4]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z | in_data[60]) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_0_33z = celloutsig_0_14z[3] | celloutsig_0_32z;
  assign celloutsig_0_25z = celloutsig_0_9z | celloutsig_0_6z[3];
  assign celloutsig_0_13z = { celloutsig_0_6z[3:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z } + celloutsig_0_7z[11:6];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_1z[8:2], celloutsig_0_8z };
  assign celloutsig_1_19z = { in_data[115], celloutsig_1_6z, celloutsig_1_7z } / { 1'h1, celloutsig_1_18z, celloutsig_1_13z };
  assign celloutsig_0_34z = { celloutsig_0_31z[13:7], celloutsig_0_11z } > celloutsig_0_1z[12:2];
  assign celloutsig_0_35z = { celloutsig_0_1z[9:3], celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_0z, _00_, celloutsig_0_5z } && { in_data[64:53], celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_33z };
  assign celloutsig_1_13z = { in_data[170:151], celloutsig_1_7z } && { in_data[163:155], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_6z[3:2], celloutsig_0_3z, celloutsig_0_3z } && { celloutsig_0_7z[16:15], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_1z = ! { in_data[137:129], celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } < in_data[133:130];
  assign celloutsig_1_8z = { in_data[129:127], celloutsig_1_6z } < { in_data[191:189], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_3z & ~(celloutsig_1_9z[1]);
  assign celloutsig_0_26z = celloutsig_0_8z & ~(celloutsig_0_16z[2]);
  assign celloutsig_0_28z = in_data[44] & ~(_00_[5]);
  assign celloutsig_0_7z = { in_data[15:5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z } % { 1'h1, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z[4:1], in_data[0] };
  assign celloutsig_0_20z = { celloutsig_0_13z[5], celloutsig_0_15z, celloutsig_0_15z } % { 1'h1, _00_[5:4] };
  assign celloutsig_1_0z = in_data[148:146] * in_data[129:127];
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } * { celloutsig_1_0z[0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } * { in_data[37:34], celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[26:16], celloutsig_0_0z, celloutsig_0_0z } * in_data[93:81];
  assign celloutsig_0_11z = { celloutsig_0_6z[4:3], celloutsig_0_9z, celloutsig_0_2z } * { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_1z[12:10], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_20z } * celloutsig_0_1z[10:1];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } != { in_data[166:164], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[63:60], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } !== { in_data[81:61], celloutsig_0_3z };
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[134:126] };
  assign celloutsig_0_32z = | { celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, in_data[16:10], celloutsig_0_0z };
  assign celloutsig_0_42z = | { celloutsig_0_17z, celloutsig_0_14z[2:1] };
  assign celloutsig_0_12z = | { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~^ { in_data[142:137], celloutsig_1_2z };
  assign celloutsig_0_8z = ~^ celloutsig_0_7z[17:9];
  assign celloutsig_0_2z = ~^ { in_data[68:36], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = ^ in_data[49:44];
  assign celloutsig_0_21z = ^ { celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_24z = ^ { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_16z = celloutsig_0_14z >> { in_data[89:82], celloutsig_0_5z };
  assign celloutsig_0_36z = { celloutsig_0_31z[16], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_34z } <<< { _00_[2:1], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_10z, _00_, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_12z };
  assign celloutsig_1_11z = { celloutsig_1_10z[11:8], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z } <<< { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_31z = { celloutsig_0_7z[17:0], celloutsig_0_28z, celloutsig_0_13z } ^ { celloutsig_0_16z[1:0], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_30z, _00_ };
  always_latch
    if (!clkin_data[64]) celloutsig_0_44z = 24'h000000;
    else if (!clkin_data[0]) celloutsig_0_44z = { celloutsig_0_36z[20:7], _00_, celloutsig_0_2z, celloutsig_0_17z };
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_10z = { in_data[142:133], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_14z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_13z[5:1], celloutsig_0_11z };
  assign celloutsig_0_9z = ~((celloutsig_0_0z & in_data[19]) | (celloutsig_0_4z & celloutsig_0_7z[4]));
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
