// Seed: 2237969596
module module_0 ();
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_1 = 32'd1,
    parameter id_5 = 32'd11
) (
    input supply0 id_0,
    input wand _id_1,
    input wand id_2,
    input wand id_3,
    input tri id_4,
    output supply1 _id_5
    , id_7
);
  logic [{  id_5  {  1  }  } : id_1] id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input wand id_1,
    output supply0 id_2,
    output wand id_3,
    input wire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri1 id_10,
    input tri1 id_11
);
  always @(posedge id_11 > id_10 or 1 != id_4) begin : LABEL_0
    id_13(id_4);
  end
  module_0 modCall_1 ();
endmodule
