$date
	Wed Feb 17 02:17:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 1 " clk $end
$var reg 1 # data $end
$scope module clock $end
$var reg 1 " clk $end
$upscope $end
$scope module dflipflop $end
$var wire 1 # data $end
$var wire 1 " enable $end
$var wire 1 ! q $end
$var wire 1 $ nq $end
$var wire 1 % inner_q $end
$scope module master $end
$var wire 1 # data $end
$var wire 1 & enable $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$var wire 1 % q $end
$var wire 1 ) nq $end
$scope module srlatch $end
$var wire 1 ' R $end
$var wire 1 ( S $end
$var wire 1 ) Qn $end
$var wire 1 % Q $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % data $end
$var wire 1 " enable $end
$var wire 1 * r $end
$var wire 1 + s $end
$var wire 1 ! q $end
$var wire 1 $ nq $end
$scope module srlatch $end
$var wire 1 * R $end
$var wire 1 + S $end
$var wire 1 $ Qn $end
$var wire 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
0'
1&
1%
x$
1#
0"
x!
$end
#500
1)
0%
0(
1'
0#
#800
1$
0'
0!
0&
1*
1"
#1000
1'
1&
0*
0"
#1800
0'
0&
1*
1"
#2000
1%
0)
1(
1&
0*
0"
1#
#2800
1!
0(
0$
0&
1+
1"
#3000
1(
1&
0+
0"
#3200
1)
0%
0(
1'
0#
#3800
1$
0'
0!
0&
1*
1"
#4000
1'
1&
0*
0"
#4800
0'
0&
1*
1"
#4900
1#
#5000
1%
0)
1(
1&
0*
0"
#5800
1!
0(
0$
0&
1+
1"
#6000
1(
1&
0+
0"
#6800
0(
0&
1+
1"
#7000
1(
1&
0+
0"
#7200
1)
0%
0(
1'
0#
#7800
1$
0'
0!
0&
1*
1"
#8000
1'
1&
0*
0"
#8700
1%
0)
1(
0'
1#
#8800
1!
0(
0$
0&
1+
1"
#9000
1(
1&
0+
0"
#9800
0(
0&
1+
1"
#10000
1(
1&
0+
0"
#10800
0(
0&
1+
1"
#11000
1(
1&
0+
0"
#11800
1$
0!
1*
1)
0%
0&
0+
0(
0'
1"
0#
#12000
1'
1&
0*
0"
#12800
0'
0&
1*
1"
#13000
1'
1&
0*
0"
#13800
0'
0&
1*
1"
#14000
1'
1&
0*
0"
#14800
1!
0$
1+
1%
0)
0&
0*
0(
0'
1"
1#
