# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE10_LITE_Default_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/DE10_LITE_Proj2 {C:/AlteraPrj/DE10_LITE_Proj2/TopLevel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:41 on Oct 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/DE10_LITE_Proj2" C:/AlteraPrj/DE10_LITE_Proj2/TopLevel.v 
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 22:49:41 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AlteraPrj/DE10_LITE_Proj2 {C:/AlteraPrj/DE10_LITE_Proj2/project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:41 on Oct 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AlteraPrj/DE10_LITE_Proj2" C:/AlteraPrj/DE10_LITE_Proj2/project2.v 
# -- Compiling module project2
# 
# Top level modules:
# 	project2
# End time: 22:49:41 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.TopLevel
# vsim rtl_work.TopLevel 
# Start time: 22:49:50 on Oct 26,2023
# Loading rtl_work.TopLevel
# Loading rtl_work.project2
add wave -position end  sim:/TopLevel/SW
add wave -position end  sim:/TopLevel/MAX10_CLK1_50
add wave -position end  sim:/TopLevel/LEDR
add wave -position end  sim:/TopLevel/final_count
add wave -position end  sim:/TopLevel/reset
add wave -position end  sim:/TopLevel/tc_signals
add wave -position end  sim:/TopLevel/counter_arr
add wave -position end  sim:/TopLevel/endtc
force -freeze sim:/TopLevel/MAX10_CLK1_50 1 0, 0 {50 ps} -r 100
force -freeze {sim:/TopLevel/SW[1]} 0 0
force -freeze {sim:/TopLevel/SW[0]} 1 0
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 22:52:36 on Oct 26,2023, Elapsed time: 0:02:46
# Errors: 0, Warnings: 0
