################################################################################
# Copyright (c) 2024 by Cadence Design Systems Inc. ALL RIGHTS RESERVED.       #
# These coded instructions, statements, and computer programs are the          #
# copyrighted works and confidential proprietary information of Cadence Design #
# Systems Inc. They may not be modified, copied, reproduced, distributed, or   #
# disclosed to third parties in any manner, medium, or form, in whole or in    #
# part, without the prior written consent of Cadence Design Systems Inc.       #
################################################################################

#########################################################
# This file is used if running the hierarchical SDC	#
# validation flow to map the top-level clocks to the	#
# block-level clocks. Litmus will attempt to infer this	#
# mapping via the top/block SDC files, but if it needs	#
# help using the following command:			#
# set_hierarchical_clock_mapping.			#
#########################################################
