
<h1 align="center">Hi 👋, I'm Lijin Wilson</h1>
<h3 align="center">A passionate VLSI Engineer from India, highly motivated and growth-oriented with a strong drive for continuous learning and innovation in semiconductor design. Possessing proven ability to quickly grasp advanced VLSI concepts and EDA tools through self-study and hands-on projects, with a mindset dedicated to technical and professional growth. Skilled in managing complex design tasks, fostering collaboration, and coordinating effectively within teams to ensure project success. Known for excellent analytical and problem-solving skills, adaptability to new challenges, and applying innovative solutions in digital, analog, and mixed-signal design. Adept at using industry-standard tools such as Cadence Virtuoso, Xilinx Vivado, Visual TCAD, and Verilog/SystemVerilog for design and verification. Committed to achieving excellence in both individual contributions and team dynamics, with a relentless focus on delivering efficient, high-quality, and reliable VLSI solutions.</h3>

<p align="left"> <img src="https://komarev.com/ghpvc/?username=lijinwilson&label=Profile%20views&color=0e75b6&style=flat" alt="lijinwilson" /> </p>

- 🔭 I’m currently learning **Verilog, Perl, C, Python**

- 🌱 I'm having hand on experience in Cadence (Virtuoso, Assura), Xilinx Vivado, Visual TCAD**

- 👨‍💻 All of my projects are available at [GitHub](GitHub)

- 💬 Ask me about **(Virtuoso, Assura), Xilinx Vivado, Visual TCAD**

- 📫 How to reach me **lijinwilson2018@gmail.com**

- 📄 Know about my experiences [https://personalportfolio-blaze.vercel.app/](https://personalportfolio-blaze.vercel.app/)

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://linkedin.com/in/https://www.linkedin.com/in/lijinwilson/" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="https://www.linkedin.com/in/lijinwilson/" height="30" width="40" /></a>
</p>

<h3 align="left">Languages and Tools:</h3>
<p align="left">
  <a href="https://angular.io" target="_blank" rel="noreferrer"> <img src="https://angular.io/assets/images/logos/angular/angular.svg" alt="angular" width="40" height="40"/> </a><a href="https://angular.io" target="_blank" rel="noreferrer"> <img src="https://www.svgrepo.com/show/374163/verilog.svg" alt="verilog" width="40" height="40"/> </a><a href="https://angular.io" target="_blank" rel="noreferrer"> <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/1/18/ISO_C%2B%2B_Logo.svg/459px-ISO_C%2B%2B_Logo.svg.png?20170928190710" alt="angular" width="40" height="40"/> </a><a href="https://angular.io" target="_blank" rel="noreferrer"> <img src="https://img.favpng.com/24/0/9/tcl-programming-language-tk-scripting-language-png-favpng-3yEigDeGi77xN1qp648dqWJ4j.jpg" alt="angular" width="40" height="40"/> </a><a href="https://angular.io" target="_blank" rel="noreferrer"> <img src="https://img.favpng.com/16/9/19/python-computer-icons-programmer-javascript-programming-language-png-favpng-NZhcBZrHdLmGYx2BZdwDSxGay.jpg" alt="angular" width="40" height="40"/> </a><a href="https://angular.io" target="_blank" rel="noreferrer"> <img src="https://www.edge-ai-vision.com/wp-content/uploads/2020/01/logo_cadence-1536x768.png" alt="cadence" width="40" height="40"/> </a><a href="https://angular.io" target="_blank" rel="noreferrer"> <img src="https://dl.flathub.org/media/com/github/corna.Vivado/07ad2cd5a0a53383dce2081f799f9726/icons/128x128@2/com.github.corna.Vivado.png" alt="cadence" width="40" height="40"/> </a> <a href="https://angular.io" target="_blank" rel="noreferrer"> <img src="https://d3njjcbhbojbot.cloudfront.net/api/utilities/v1/imageproxy/https://coursera-course-photos.s3.amazonaws.com/5c/a885e0771b11e7bbe2d932d1701172/FPGAs-Icon_4x.png" alt="cadence" width="40" height="40"/> </a>
</p>



