// Seed: 1296751165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1'b0) id_3 = 1'd0;
  module_2();
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri   id_3
    , id_5#(
        .id_6("")
    )
);
  always #1 disable id_7;
  module_0(
      id_5, id_5, id_7, id_5
  );
endmodule
module module_2 ();
  realtime id_1;
  wire id_2;
endmodule
