// Seed: 1309771846
macromodule module_0 ();
  assign id_1 = 1 & (1);
  assign id_1 = 1;
endmodule
module module_1;
  initial id_1 = id_1;
  wire id_2;
  assign id_2 = id_1;
  wire id_3;
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
  assign id_6 = id_2;
endmodule
module module_2;
  for (id_1 = 1; 1; id_1 = id_1)
  always begin : LABEL_0
    id_1 <= 1;
    assign id_1 = 1;
    id_1 <= id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  reg  id_3 = id_2;
  wire id_5;
  timeunit 1ps;
  assign id_3 = 1;
  assign id_2 = id_1;
  reg id_6 = 1;
  assign id_6 = id_2;
endmodule
