{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716826401934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716826401934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:13:21 2024 " "Processing started: Mon May 27 18:13:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716826401934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716826401934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_hdr -c top_hdr " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_hdr -c top_hdr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716826401934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1716826402451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_Controller-I2C_Controller_arch " "Found design unit 1: I2C_Controller-I2C_Controller_arch" {  } { { "I2C_Controller.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402819 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_cmos_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_cmos_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_CMOS_Config-I2C_CMOS_Config_arch " "Found design unit 1: I2C_CMOS_Config-I2C_CMOS_Config_arch" {  } { { "I2C_CMOS_Config.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_CMOS_Config.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_CMOS_Config " "Found entity 1: I2C_CMOS_Config" {  } { { "I2C_CMOS_Config.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_CMOS_Config.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_interface-rtl " "Found design unit 1: vga_interface-rtl" {  } { { "vga_interface.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/vga_interface.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/vga_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_hdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_hdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_hdr-rtl " "Found design unit 1: top_hdr-rtl" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_hdr " "Found entity 1: top_hdr" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_lut_doubleport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_lut_doubleport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_lut_doubleport-SYN " "Found design unit 1: ram_lut_doubleport-SYN" {  } { { "ram_lut_doubleport.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402851 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_lut_doubleport " "Found entity 1: ram_lut_doubleport" {  } { { "ram_lut_doubleport.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_lut-SYN " "Found design unit 1: ram_lut-SYN" {  } { { "ram_lut.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_lut " "Found entity 1: ram_lut" {  } { { "ram_lut.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_image-SYN " "Found design unit 1: ram_image-SYN" {  } { { "ram_image.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_image.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_image " "Found entity 1: ram_image" {  } { { "ram_image.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_image.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdr_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdr_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdr_datapath-rtl " "Found design unit 1: hdr_datapath-rtl" {  } { { "hdr_datapath.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402869 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdr_datapath " "Found entity 1: hdr_datapath" {  } { { "hdr_datapath.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdr_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdr_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdr_control_unit-rtl " "Found design unit 1: hdr_control_unit-rtl" {  } { { "hdr_control_unit.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402871 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdr_control_unit " "Found entity 1: hdr_control_unit" {  } { { "hdr_control_unit.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camera_interface-rtl " "Found design unit 1: camera_interface-rtl" {  } { { "camera_interface.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/camera_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402871 ""} { "Info" "ISGN_ENTITY_NAME" "1 camera_interface " "Found entity 1: camera_interface" {  } { { "camera_interface.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/camera_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826402871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826402871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_hdr " "Elaborating entity \"top_hdr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716826403107 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG top_hdr.vhd(35) " "VHDL Signal Declaration warning at top_hdr.vhd(35): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR top_hdr.vhd(42) " "VHDL Signal Declaration warning at top_hdr.vhd(42): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N top_hdr.vhd(44) " "VHDL Signal Declaration warning at top_hdr.vhd(44): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N top_hdr.vhd(45) " "VHDL Signal Declaration warning at top_hdr.vhd(45): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N top_hdr.vhd(46) " "VHDL Signal Declaration warning at top_hdr.vhd(46): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N top_hdr.vhd(47) " "VHDL Signal Declaration warning at top_hdr.vhd(47): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK top_hdr.vhd(48) " "VHDL Signal Declaration warning at top_hdr.vhd(48): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM top_hdr.vhd(49) " "VHDL Signal Declaration warning at top_hdr.vhd(49): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM top_hdr.vhd(50) " "VHDL Signal Declaration warning at top_hdr.vhd(50): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA top_hdr.vhd(51) " "VHDL Signal Declaration warning at top_hdr.vhd(51): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403109 "|top_hdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdr_control_unit hdr_control_unit:G0 " "Elaborating entity \"hdr_control_unit\" for hierarchy \"hdr_control_unit:G0\"" {  } { { "top_hdr.vhd" "G0" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403112 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lut_offset_normal hdr_control_unit.vhd(56) " "VHDL Process Statement warning at hdr_control_unit.vhd(56): signal \"lut_offset_normal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdr_control_unit.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_control_unit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1716826403113 "|top_hdr|hdr_control_unit:G0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lut_offset_inverse hdr_control_unit.vhd(57) " "VHDL Process Statement warning at hdr_control_unit.vhd(57): signal \"lut_offset_inverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdr_control_unit.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_control_unit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1716826403113 "|top_hdr|hdr_control_unit:G0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdr_datapath hdr_datapath:G1 " "Elaborating entity \"hdr_datapath\" for hierarchy \"hdr_datapath:G1\"" {  } { { "top_hdr.vhd" "G1" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_done hdr_datapath.vhd(129) " "Verilog HDL or VHDL warning at hdr_datapath.vhd(129): object \"config_done\" assigned a value but never read" {  } { { "hdr_datapath.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1716826403116 "|top_hdr|hdr_datapath:G1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "exposition_internal hdr_datapath.vhd(140) " "VHDL Signal Declaration warning at hdr_datapath.vhd(140): used implicit default value for signal \"exposition_internal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdr_datapath.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403116 "|top_hdr|hdr_datapath:G1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_captured_camera hdr_datapath.vhd(149) " "Verilog HDL or VHDL warning at hdr_datapath.vhd(149): object \"pixel_captured_camera\" assigned a value but never read" {  } { { "hdr_datapath.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1716826403116 "|top_hdr|hdr_datapath:G1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "good_pixel_camera hdr_datapath.vhd(161) " "Verilog HDL or VHDL warning at hdr_datapath.vhd(161): object \"good_pixel_camera\" assigned a value but never read" {  } { { "hdr_datapath.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1716826403116 "|top_hdr|hdr_datapath:G1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_lut_doubleport hdr_datapath:G1\|ram_lut_doubleport:G1 " "Elaborating entity \"ram_lut_doubleport\" for hierarchy \"hdr_datapath:G1\|ram_lut_doubleport:G1\"" {  } { { "hdr_datapath.vhd" "G1" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hdr_datapath:G1\|ram_lut_doubleport:G1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hdr_datapath:G1\|ram_lut_doubleport:G1\|altsyncram:altsyncram_component\"" {  } { { "ram_lut_doubleport.vhd" "altsyncram_component" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdr_datapath:G1\|ram_lut_doubleport:G1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hdr_datapath:G1\|ram_lut_doubleport:G1\|altsyncram:altsyncram_component\"" {  } { { "ram_lut_doubleport.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.vhd" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdr_datapath:G1\|ram_lut_doubleport:G1\|altsyncram:altsyncram_component " "Instantiated megafunction \"hdr_datapath:G1\|ram_lut_doubleport:G1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file all_luts.mif " "Parameter \"init_file\" = \"all_luts.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403171 ""}  } { { "ram_lut_doubleport.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.vhd" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716826403171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40g2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40g2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40g2 " "Found entity 1: altsyncram_40g2" {  } { { "db/altsyncram_40g2.tdf" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/altsyncram_40g2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826403218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826403218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40g2 hdr_datapath:G1\|ram_lut_doubleport:G1\|altsyncram:altsyncram_component\|altsyncram_40g2:auto_generated " "Elaborating entity \"altsyncram_40g2\" for hierarchy \"hdr_datapath:G1\|ram_lut_doubleport:G1\|altsyncram:altsyncram_component\|altsyncram_40g2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_image hdr_datapath:G1\|ram_image:G0 " "Elaborating entity \"ram_image\" for hierarchy \"hdr_datapath:G1\|ram_image:G0\"" {  } { { "hdr_datapath.vhd" "G0" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\"" {  } { { "ram_image.vhd" "altsyncram_component" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_image.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\"" {  } { { "ram_image.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_image.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component " "Instantiated megafunction \"hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403250 ""}  } { { "ram_image.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_image.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716826403250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5n3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5n3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5n3 " "Found entity 1: altsyncram_a5n3" {  } { { "db/altsyncram_a5n3.tdf" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/altsyncram_a5n3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826403312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826403312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5n3 hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated " "Elaborating entity \"altsyncram_a5n3\" for hierarchy \"hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826403359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826403359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_a5n3.tdf" "decode2" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/altsyncram_a5n3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716826403421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716826403421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\|mux_bnb:mux4 " "Elaborating entity \"mux_bnb\" for hierarchy \"hdr_datapath:G1\|ram_image:G0\|altsyncram:altsyncram_component\|altsyncram_a5n3:auto_generated\|mux_bnb:mux4\"" {  } { { "db/altsyncram_a5n3.tdf" "mux4" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/altsyncram_a5n3.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface hdr_datapath:G1\|vga_interface:G2 " "Elaborating entity \"vga_interface\" for hierarchy \"hdr_datapath:G1\|vga_interface:G2\"" {  } { { "hdr_datapath.vhd" "G2" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_interface hdr_datapath:G1\|camera_interface:G3 " "Elaborating entity \"camera_interface\" for hierarchy \"hdr_datapath:G1\|camera_interface:G3\"" {  } { { "hdr_datapath.vhd" "G3" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403437 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "config_done camera_interface.vhd(26) " "VHDL Signal Declaration warning at camera_interface.vhd(26): used implicit default value for signal \"config_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "camera_interface.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/camera_interface.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1716826403437 "|top_hdr|hdr_datapath:G1|camera_interface:G3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CMOS_Config hdr_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0 " "Elaborating entity \"I2C_CMOS_Config\" for hierarchy \"hdr_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\"" {  } { { "camera_interface.vhd" "G0" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/camera_interface.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403437 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exposition_padded I2C_CMOS_Config.vhd(78) " "VHDL Process Statement warning at I2C_CMOS_Config.vhd(78): signal \"exposition_padded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_CMOS_Config.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_CMOS_Config.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1716826403437 "|top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exposition_padded I2C_CMOS_Config.vhd(79) " "VHDL Process Statement warning at I2C_CMOS_Config.vhd(79): signal \"exposition_padded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_CMOS_Config.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_CMOS_Config.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1716826403437 "|top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller hdr_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|I2C_Controller:I2C_Controller_inst " "Elaborating entity \"I2C_Controller\" for hierarchy \"hdr_datapath:G1\|camera_interface:G3\|I2C_CMOS_Config:G0\|I2C_Controller:I2C_Controller_inst\"" {  } { { "I2C_CMOS_Config.vhd" "I2C_Controller_inst" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_CMOS_Config.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716826403437 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VGA_HS " "Inserted always-enabled tri-state buffer between \"VGA_HS\" and its non-tri-state driver." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VGA_VS " "Inserted always-enabled tri-state buffer between \"VGA_VS\" and its non-tri-state driver." {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1716826404204 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1716826404204 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1716826404204 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1716826404204 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "VGA_HS " "Fan-out of permanently enabled tri-state buffer feeding bidir \"VGA_HS\" is moved to its source" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1716826404204 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "VGA_VS " "Fan-out of permanently enabled tri-state buffer feeding bidir \"VGA_VS\" is moved to its source" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1716826404204 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1716826404204 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_Controller.vhd" 28 -1 0 } } { "I2C_Controller.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_Controller.vhd" 35 -1 0 } } { "I2C_Controller.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_Controller.vhd" 16 -1 0 } } { "I2C_Controller.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_Controller.vhd" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716826404204 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716826404204 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "VGA_HS~synth " "Node \"VGA_HS~synth\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826404287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "VGA_VS~synth " "Node \"VGA_VS~synth\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826404287 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1716826404287 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM\[0\] GND " "Pin \"DRAM_UDQM\[0\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_UDQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM\[1\] GND " "Pin \"DRAM_UDQM\[1\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_UDQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM\[0\] GND " "Pin \"DRAM_LDQM\[0\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_LDQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM\[1\] GND " "Pin \"DRAM_LDQM\[1\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_LDQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716826404287 "|top_hdr|DRAM_BA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716826404287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716826404386 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716826404839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716826405173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405173 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMOS_DATA\[0\] " "No output dependent on input pin \"CMOS_DATA\[0\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|CMOS_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMOS_DATA\[1\] " "No output dependent on input pin \"CMOS_DATA\[1\]\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|CMOS_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMOS_PIXCLK " "No output dependent on input pin \"CMOS_PIXCLK\"" {  } { { "top_hdr.vhd" "" { Text "C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716826405277 "|top_hdr|CMOS_PIXCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1716826405277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "500 " "Implemented 500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716826405278 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716826405278 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1716826405278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716826405278 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716826405278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716826405278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716826405307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:13:25 2024 " "Processing ended: Mon May 27 18:13:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716826405307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716826405307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716826405307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716826405307 ""}
