# compile vhdl design source files
vhdl xil_defaultlib  "../../../xor_gate_bh.srcs/sources_1/new/XOR_GATE.vhd"
vhdl xil_defaultlib  "../../../xor_gate_bh.srcs/sim_1/new/nor_gate_flow.vhd"

# Do not sort compile order
nosort
