<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p65" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_65{left:110px;bottom:946px;letter-spacing:-0.24px;word-spacing:3.95px;}
#t2_65{left:110px;bottom:852px;letter-spacing:-0.12px;word-spacing:4.83px;}
#t3_65{left:110px;bottom:806px;letter-spacing:-0.24px;word-spacing:5.09px;}
#t4_65{left:110px;bottom:719px;letter-spacing:-0.16px;word-spacing:5.05px;}
#t5_65{left:110px;bottom:698px;letter-spacing:-0.17px;word-spacing:3.75px;}
#t6_65{left:110px;bottom:678px;letter-spacing:-0.18px;word-spacing:1.49px;}
#t7_65{left:110px;bottom:657px;letter-spacing:-0.16px;word-spacing:2.86px;}
#t8_65{left:110px;bottom:636px;letter-spacing:-0.15px;word-spacing:1.17px;}
#t9_65{left:110px;bottom:616px;letter-spacing:-0.18px;word-spacing:2.12px;}
#ta_65{left:110px;bottom:595px;letter-spacing:-0.12px;word-spacing:1.32px;}
#tb_65{left:252px;bottom:595px;}
#tc_65{left:260px;bottom:595px;letter-spacing:-0.09px;}
#td_65{left:152px;bottom:550px;letter-spacing:0.02px;word-spacing:1.9px;}
#te_65{left:152px;bottom:532px;letter-spacing:0.01px;word-spacing:3.13px;}
#tf_65{left:152px;bottom:514px;letter-spacing:0.02px;word-spacing:1.8px;}
#tg_65{left:110px;bottom:443px;letter-spacing:-0.04px;}
#th_65{left:166px;bottom:443px;letter-spacing:-0.04px;word-spacing:2.74px;}
#ti_65{left:110px;bottom:393px;letter-spacing:-0.14px;word-spacing:1.58px;}
#tj_65{left:110px;bottom:372px;letter-spacing:-0.18px;word-spacing:2.83px;}
#tk_65{left:110px;bottom:352px;letter-spacing:-0.16px;word-spacing:2.03px;}
#tl_65{left:110px;bottom:331px;letter-spacing:-0.17px;word-spacing:1.43px;}
#tm_65{left:110px;bottom:295px;letter-spacing:-0.19px;word-spacing:1.63px;}
#tn_65{left:532px;bottom:295px;}
#to_65{left:540px;bottom:295px;letter-spacing:-0.19px;word-spacing:1.64px;}
#tp_65{left:110px;bottom:274px;letter-spacing:-0.16px;}
#tq_65{left:131px;bottom:274px;letter-spacing:-0.18px;}
#tr_65{left:162px;bottom:274px;letter-spacing:-0.11px;}
#ts_65{left:173px;bottom:274px;letter-spacing:-0.16px;word-spacing:0.42px;}
#tt_65{left:110px;bottom:254px;letter-spacing:-0.17px;word-spacing:2.28px;}
#tu_65{left:110px;bottom:233px;letter-spacing:-0.15px;word-spacing:2.25px;}
#tv_65{left:110px;bottom:212px;letter-spacing:-0.14px;word-spacing:1.35px;}
#tw_65{left:110px;bottom:176px;letter-spacing:-0.14px;word-spacing:2.33px;}
#tx_65{left:110px;bottom:155px;letter-spacing:-0.14px;}
#ty_65{left:178px;bottom:155px;letter-spacing:-0.14px;word-spacing:2.95px;}
#tz_65{left:264px;bottom:155px;letter-spacing:-0.16px;}
#t10_65{left:288px;bottom:155px;letter-spacing:-0.14px;word-spacing:2.96px;}
#t11_65{left:719px;bottom:155px;letter-spacing:-0.43px;}
#t12_65{left:777px;bottom:155px;letter-spacing:-0.14px;}
#t13_65{left:110px;bottom:135px;letter-spacing:-0.15px;word-spacing:1.09px;}
#t14_65{left:110px;bottom:114px;letter-spacing:-0.14px;word-spacing:2.75px;}
#t15_65{left:401px;bottom:114px;letter-spacing:-0.11px;}
#t16_65{left:419px;bottom:114px;letter-spacing:-0.13px;word-spacing:2.12px;}
#t17_65{left:459px;bottom:67px;letter-spacing:-0.17px;}

.s1_65{font-size:32px;font-family:CMBX12_26j;color:#000;}
.s2_65{font-size:38px;font-family:CMBX12_26j;color:#000;}
.s3_65{font-size:17px;font-family:CMR10_270;color:#000;}
.s4_65{font-size:17px;font-family:CMR10_270;color:#000080;}
.s5_65{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s6_65{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s7_65{font-size:17px;font-family:CMTI10_27t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts65" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg65Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg65" style="-webkit-user-select: none;"><object width="935" height="1210" data="65/65.svg" type="image/svg+xml" id="pdf65" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_65" class="t s1_65">Chapter 8 </span>
<span id="t2_65" class="t s2_65">“A” Standard Extension for Atomic </span>
<span id="t3_65" class="t s2_65">Instructions, Version 2.1 </span>
<span id="t4_65" class="t s3_65">The standard atomic-instruction extension, named “A”, contains instructions that atomically </span>
<span id="t5_65" class="t s3_65">read-modify-write memory to support synchronization between multiple RISC-V harts running </span>
<span id="t6_65" class="t s3_65">in the same memory space. The two forms of atomic instruction provided are load-reserved/store- </span>
<span id="t7_65" class="t s3_65">conditional instructions and atomic fetch-and-op memory instructions. Both types of atomic in- </span>
<span id="t8_65" class="t s3_65">struction support various memory consistency orderings including unordered, acquire, release, and </span>
<span id="t9_65" class="t s3_65">sequentially consistent semantics. These instructions allow RISC-V to support the RCsc memory </span>
<span id="ta_65" class="t s3_65">consistency model [</span><span id="tb_65" class="t s4_65">5</span><span id="tc_65" class="t s3_65">]. </span>
<span id="td_65" class="t s5_65" data-mappings='[[84,"fi"]]'>After much debate, the language community and architecture community appear to have ﬁnally </span>
<span id="te_65" class="t s5_65">settled on release consistency as the standard memory consistency model and so the RISC-V </span>
<span id="tf_65" class="t s5_65">atomic support is built around this model. </span>
<span id="tg_65" class="t s6_65">8.1 </span><span id="th_65" class="t s6_65">Specifying Ordering of Atomic Instructions </span>
<span id="ti_65" class="t s3_65">The base RISC-V ISA has a relaxed memory model, with the FENCE instruction used to impose </span>
<span id="tj_65" class="t s3_65">additional ordering constraints. The address space is divided by the execution environment into </span>
<span id="tk_65" class="t s3_65">memory and I/O domains, and the FENCE instruction provides options to order accesses to one </span>
<span id="tl_65" class="t s3_65">or both of these two address domains. </span>
<span id="tm_65" class="t s3_65" data-mappings='[[17,"ffi"]]'>To provide more eﬃcient support for release consistency [</span><span id="tn_65" class="t s4_65">5</span><span id="to_65" class="t s3_65">], each atomic instruction has two bits, </span>
<span id="tp_65" class="t s7_65">aq </span><span id="tq_65" class="t s3_65">and </span><span id="tr_65" class="t s7_65">rl</span><span id="ts_65" class="t s3_65">, used to specify additional memory ordering constraints as viewed by other RISC-V harts. </span>
<span id="tt_65" class="t s3_65">The bits order accesses to one of the two address domains, memory or I/O, depending on which </span>
<span id="tu_65" class="t s3_65">address domain the atomic instruction is accessing. No ordering constraint is implied to accesses </span>
<span id="tv_65" class="t s3_65">to the other domain, and a FENCE instruction should be used to order across both domains. </span>
<span id="tw_65" class="t s3_65">If both bits are clear, no additional ordering constraints are imposed on the atomic memory op- </span>
<span id="tx_65" class="t s3_65">eration. </span><span id="ty_65" class="t s3_65">If only the </span><span id="tz_65" class="t s7_65">aq </span><span id="t10_65" class="t s3_65">bit is set, the atomic memory operation is treated as an </span><span id="t11_65" class="t s7_65">acquire </span><span id="t12_65" class="t s3_65">access, </span>
<span id="t13_65" class="t s3_65">i.e., no following memory operations on this RISC-V hart can be observed to take place before the </span>
<span id="t14_65" class="t s3_65">acquire memory operation. If only the </span><span id="t15_65" class="t s7_65">rl </span><span id="t16_65" class="t s3_65">bit is set, the atomic memory operation is treated as a </span>
<span id="t17_65" class="t s3_65">47 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
