<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Fetch the cache line that contains address `p` using the given `STRATEGY`."><title>_mm_prefetch in aero_kernel::prelude::rust_2021::_core::arch::x86_64 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../../../../static.files/rustdoc-dd39b87e5fcfba68.css"><meta name="rustdoc-vars" data-root-path="../../../../../../" data-static-root-path="../../../../../../static.files/" data-current-crate="aero_kernel" data-themes="" data-resource-suffix="" data-rustdoc-version="1.81.0-nightly (fcaa6fdfb 2024-07-13)" data-channel="nightly" data-search-js="search-d234aafac6c221dd.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../../../../static.files/main-20a3ad099b048cf2.js"></script><noscript><link rel="stylesheet" href="../../../../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc fn"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../../../aero_kernel/index.html">aero_kernel</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><h2><a href="index.html">In aero_kernel::prelude::rust_2021::_core::arch::x86_64</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Function <a href="../../../../../index.html">aero_kernel</a>::<wbr><a href="../../../../index.html">prelude</a>::<wbr><a href="../../../index.html">rust_2021</a>::<wbr><a href="../../index.html">_core</a>::<wbr><a href="../index.html">arch</a>::<wbr><a href="index.html">x86_64</a>::<wbr><a class="fn" href="#">_mm_prefetch</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><span class="since" title="Stable since Rust version 1.27.0">1.27.0</span> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub unsafe fn _mm_prefetch&lt;const STRATEGY: i32&gt;(p: *const i8)</code></pre><span class="item-info"><div class="stab portability">Available on <strong>x86-64</strong> only.</div></span><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Fetch the cache line that contains address <code>p</code> using the given <code>STRATEGY</code>.</p>
<p>The <code>STRATEGY</code> must be one of:</p>
<ul>
<li>
<p><a href="constant._MM_HINT_T0.html"><code>_MM_HINT_T0</code></a>: Fetch into all levels of the
cache hierarchy.</p>
</li>
<li>
<p><a href="constant._MM_HINT_T1.html"><code>_MM_HINT_T1</code></a>: Fetch into L2 and higher.</p>
</li>
<li>
<p><a href="constant._MM_HINT_T2.html"><code>_MM_HINT_T2</code></a>: Fetch into L3 and higher or
an   implementation-specific choice (e.g., L2 if there is no L3).</p>
</li>
<li>
<p><a href="constant._MM_HINT_NTA.html"><code>_MM_HINT_NTA</code></a>: Fetch data using the
non-temporal access (NTA) hint. It may be a place closer than main memory
but outside of the cache hierarchy. This is used to reduce access latency
without polluting the cache.</p>
</li>
<li>
<p><a href="constant._MM_HINT_ET0.html"><code>_MM_HINT_ET0</code></a> and
<a href="constant._MM_HINT_ET1.html"><code>_MM_HINT_ET1</code></a> are similar to <code>_MM_HINT_T0</code>
and <code>_MM_HINT_T1</code> but indicate an anticipation to write to the address.</p>
</li>
</ul>
<p>The actual implementation depends on the particular CPU. This instruction
is considered a hint, so the CPU is also free to simply ignore the request.</p>
<p>The amount of prefetched data depends on the cache line size of the
specific CPU, but it will be at least 32 bytes.</p>
<p>Common caveats:</p>
<ul>
<li>
<p>Most modern CPUs already automatically prefetch data based on predicted
access patterns.</p>
</li>
<li>
<p>Data is usually not fetched if this would cause a TLB miss or a page
fault.</p>
</li>
<li>
<p>Too much prefetching can cause unnecessary cache evictions.</p>
</li>
<li>
<p>Prefetching may also fail if there are not enough memory-subsystem
resources (e.g., request buffers).</p>
</li>
</ul>
<p><a href="https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_prefetch">Intel’s documentation</a></p>
</div></details></section></div></main></body></html>