Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Nov 13 04:38:05 2023
| Host         : H370HD3 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_zedboard_timing_summary_routed.rpt -pb top_zedboard_timing_summary_routed.pb -rpx top_zedboard_timing_summary_routed.rpx -warn_on_violation
| Design       : top_zedboard
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.480        0.000                      0                10556        0.027        0.000                      0                10556        3.000        0.000                       0                  2490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_main_clk       {0.000 10.000}     20.000          50.000          
  clkfbout_main_clk  {0.000 10.000}     20.000          50.000          
  pixelclk_main_clk  {0.000 21.053}     42.105          23.750          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     2  
  clk_main_clk             4.480        0.000                      0                 6857        0.027        0.000                      0                 6857        9.020        0.000                       0                  2327  
  clkfbout_main_clk                                                                                                                                                   17.845        0.000                       0                     3  
  pixelclk_main_clk       24.922        0.000                      0                 1544        0.081        0.000                      0                 1544       20.553        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_main_clk       clk_main_clk            11.127        0.000                      0                 2155        0.791        0.000                      0                 2155  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   U_main_clk/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_main_clk
  To Clock:  clk_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x8/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        15.050ns  (logic 4.259ns (28.300%)  route 10.791ns (71.700%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          0.982    17.395    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  u_top_core/u_top_execute/data[10]_i_2/O
                         net (fo=1, routed)           1.151    18.671    u_top_core/u_top_memoryaccess/data_reg[10]
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    18.795 r  u_top_core/u_top_memoryaccess/data[10]_i_1/O
                         net (fo=31, routed)          1.965    20.760    u_top_core/u_register_file/x8/rddata_wr[10]
    SLICE_X90Y44         FDCE                                         r  u_top_core/u_register_file/x8/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.619    25.102    u_top_core/u_register_file/x8/CLK
    SLICE_X90Y44         FDCE                                         r  u_top_core/u_register_file/x8/data_reg[10]/C
                         clock pessimism              0.280    25.382    
                         clock uncertainty           -0.097    25.285    
    SLICE_X90Y44         FDCE (Setup_fdce_C_D)       -0.045    25.240    u_top_core/u_register_file/x8/data_reg[10]
  -------------------------------------------------------------------
                         required time                         25.240    
                         arrival time                         -20.760    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.431ns  (logic 0.670ns (4.643%)  route 13.761ns (95.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 25.171 - 20.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.726     5.488    u_top_core/u_top_execute/CLK
    SLICE_X58Y46         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDCE (Prop_fdce_C_Q)         0.518     6.006 f  u_top_core/u_top_execute/latch_execute_reg[65]/Q
                         net (fo=94, routed)          1.729     7.735    u_top_core/u_top_execute/D[16]
    SLICE_X65Y56         LUT4 (Prop_lut4_I3_O)        0.152     7.887 r  u_top_core/u_top_execute/U_ram_i_25/O
                         net (fo=83, routed)         12.032    19.919    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.689    25.171    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    25.451    
                         clock uncertainty           -0.097    25.354    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.939    24.415    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.415    
                         arrival time                         -19.919    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x11/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.943ns  (logic 4.259ns (28.503%)  route 10.684ns (71.497%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          0.982    17.395    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  u_top_core/u_top_execute/data[10]_i_2/O
                         net (fo=1, routed)           1.151    18.671    u_top_core/u_top_memoryaccess/data_reg[10]
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    18.795 r  u_top_core/u_top_memoryaccess/data[10]_i_1/O
                         net (fo=31, routed)          1.858    20.652    u_top_core/u_register_file/x11/rddata_wr[10]
    SLICE_X93Y44         FDCE                                         r  u_top_core/u_register_file/x11/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.619    25.102    u_top_core/u_register_file/x11/CLK
    SLICE_X93Y44         FDCE                                         r  u_top_core/u_register_file/x11/data_reg[10]/C
                         clock pessimism              0.280    25.382    
                         clock uncertainty           -0.097    25.285    
    SLICE_X93Y44         FDCE (Setup_fdce_C_D)       -0.067    25.218    u_top_core/u_register_file/x11/data_reg[10]
  -------------------------------------------------------------------
                         required time                         25.218    
                         arrival time                         -20.652    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x12/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.852ns  (logic 4.259ns (28.676%)  route 10.593ns (71.324%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 25.042 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          1.054    17.467    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.591 r  u_top_core/u_top_execute/data[11]_i_2/O
                         net (fo=1, routed)           1.175    18.766    u_top_core/u_top_memoryaccess/data_reg[11]
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124    18.890 r  u_top_core/u_top_memoryaccess/data[11]_i_1/O
                         net (fo=31, routed)          1.672    20.562    u_top_core/u_register_file/x12/rddata_wr[11]
    SLICE_X84Y43         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.559    25.042    u_top_core/u_register_file/x12/CLK
    SLICE_X84Y43         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[11]/C
                         clock pessimism              0.280    25.322    
                         clock uncertainty           -0.097    25.225    
    SLICE_X84Y43         FDCE (Setup_fdce_C_D)       -0.081    25.144    u_top_core/u_register_file/x12/data_reg[11]
  -------------------------------------------------------------------
                         required time                         25.144    
                         arrival time                         -20.562    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x12/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.943ns  (logic 4.259ns (28.503%)  route 10.684ns (71.497%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          0.982    17.395    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  u_top_core/u_top_execute/data[10]_i_2/O
                         net (fo=1, routed)           1.151    18.671    u_top_core/u_top_memoryaccess/data_reg[10]
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    18.795 r  u_top_core/u_top_memoryaccess/data[10]_i_1/O
                         net (fo=31, routed)          1.858    20.652    u_top_core/u_register_file/x12/rddata_wr[10]
    SLICE_X92Y44         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.619    25.102    u_top_core/u_register_file/x12/CLK
    SLICE_X92Y44         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[10]/C
                         clock pessimism              0.280    25.382    
                         clock uncertainty           -0.097    25.285    
    SLICE_X92Y44         FDCE (Setup_fdce_C_D)       -0.031    25.254    u_top_core/u_register_file/x12/data_reg[10]
  -------------------------------------------------------------------
                         required time                         25.254    
                         arrival time                         -20.652    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x16/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.910ns  (logic 4.259ns (28.565%)  route 10.651ns (71.435%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          0.982    17.395    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  u_top_core/u_top_execute/data[10]_i_2/O
                         net (fo=1, routed)           1.151    18.671    u_top_core/u_top_memoryaccess/data_reg[10]
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    18.795 r  u_top_core/u_top_memoryaccess/data[10]_i_1/O
                         net (fo=31, routed)          1.825    20.620    u_top_core/u_register_file/x16/rddata_wr[10]
    SLICE_X90Y45         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.619    25.102    u_top_core/u_register_file/x16/CLK
    SLICE_X90Y45         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[10]/C
                         clock pessimism              0.280    25.382    
                         clock uncertainty           -0.097    25.285    
    SLICE_X90Y45         FDCE (Setup_fdce_C_D)       -0.045    25.240    u_top_core/u_register_file/x16/data_reg[10]
  -------------------------------------------------------------------
                         required time                         25.240    
                         arrival time                         -20.620    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x25/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.885ns  (logic 4.259ns (28.612%)  route 10.626ns (71.388%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          0.982    17.395    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  u_top_core/u_top_execute/data[10]_i_2/O
                         net (fo=1, routed)           1.151    18.671    u_top_core/u_top_memoryaccess/data_reg[10]
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    18.795 r  u_top_core/u_top_memoryaccess/data[10]_i_1/O
                         net (fo=31, routed)          1.800    20.595    u_top_core/u_register_file/x25/rddata_wr[10]
    SLICE_X91Y46         FDCE                                         r  u_top_core/u_register_file/x25/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.619    25.102    u_top_core/u_register_file/x25/CLK
    SLICE_X91Y46         FDCE                                         r  u_top_core/u_register_file/x25/data_reg[10]/C
                         clock pessimism              0.280    25.382    
                         clock uncertainty           -0.097    25.285    
    SLICE_X91Y46         FDCE (Setup_fdce_C_D)       -0.067    25.218    u_top_core/u_register_file/x25/data_reg[10]
  -------------------------------------------------------------------
                         required time                         25.218    
                         arrival time                         -20.595    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x28/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.882ns  (logic 4.259ns (28.619%)  route 10.623ns (71.381%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 25.103 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          0.982    17.395    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  u_top_core/u_top_execute/data[10]_i_2/O
                         net (fo=1, routed)           1.151    18.671    u_top_core/u_top_memoryaccess/data_reg[10]
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    18.795 r  u_top_core/u_top_memoryaccess/data[10]_i_1/O
                         net (fo=31, routed)          1.797    20.591    u_top_core/u_register_file/x28/rddata_wr[10]
    SLICE_X93Y47         FDCE                                         r  u_top_core/u_register_file/x28/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.620    25.103    u_top_core/u_register_file/x28/CLK
    SLICE_X93Y47         FDCE                                         r  u_top_core/u_register_file/x28/data_reg[10]/C
                         clock pessimism              0.280    25.383    
                         clock uncertainty           -0.097    25.286    
    SLICE_X93Y47         FDCE (Setup_fdce_C_D)       -0.067    25.219    u_top_core/u_register_file/x28/data_reg[10]
  -------------------------------------------------------------------
                         required time                         25.219    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x23/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.807ns  (logic 4.259ns (28.764%)  route 10.548ns (71.236%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 25.043 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          0.982    17.395    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  u_top_core/u_top_execute/data[10]_i_2/O
                         net (fo=1, routed)           1.151    18.671    u_top_core/u_top_memoryaccess/data_reg[10]
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.124    18.795 r  u_top_core/u_top_memoryaccess/data[10]_i_1/O
                         net (fo=31, routed)          1.722    20.516    u_top_core/u_register_file/x23/rddata_wr[10]
    SLICE_X88Y45         FDCE                                         r  u_top_core/u_register_file/x23/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.560    25.043    u_top_core/u_register_file/x23/CLK
    SLICE_X88Y45         FDCE                                         r  u_top_core/u_register_file/x23/data_reg[10]/C
                         clock pessimism              0.280    25.323    
                         clock uncertainty           -0.097    25.226    
    SLICE_X88Y45         FDCE (Setup_fdce_C_D)       -0.081    25.145    u_top_core/u_register_file/x23/data_reg[10]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                         -20.516    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x21/data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        14.793ns  (logic 4.259ns (28.790%)  route 10.534ns (71.210%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 25.031 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.947     5.710    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.164 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.692     9.855    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[88].ram.ram_douta[4]
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     9.979    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_18_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    10.226 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.325    12.552    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.298    12.850 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.850    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.067 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.263    14.330    u_top_core/u_top_execute/data[3]_i_4_0[7]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.299    14.629 r  u_top_core/u_top_execute/data[7]_i_27/O
                         net (fo=1, routed)           0.638    15.266    u_top_core/u_top_execute/data[7]_i_27_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.390 r  u_top_core/u_top_execute/data[7]_i_22/O
                         net (fo=1, routed)           0.623    16.014    u_top_core/u_top_execute/data[7]_i_22_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.138 r  u_top_core/u_top_execute/data[7]_i_7/O
                         net (fo=1, routed)           0.151    16.289    u_top_core/u_top_execute/data_mem_out[7]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  u_top_core/u_top_execute/data[7]_i_2/O
                         net (fo=25, routed)          0.978    17.391    u_top_core/u_top_execute/func_mem_out_return[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.515 r  u_top_core/u_top_execute/data[16]_i_2/O
                         net (fo=1, routed)           1.158    18.673    u_top_core/u_top_memoryaccess/data_reg[16]
    SLICE_X46Y50         LUT5 (Prop_lut5_I2_O)        0.124    18.797 r  u_top_core/u_top_memoryaccess/data[16]_i_1/O
                         net (fo=31, routed)          1.706    20.503    u_top_core/u_register_file/x21/rddata_wr[16]
    SLICE_X84Y53         FDCE                                         r  u_top_core/u_register_file/x21/data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.549    25.031    u_top_core/u_register_file/x21/CLK
    SLICE_X84Y53         FDCE                                         r  u_top_core/u_register_file/x21/data_reg[16]/C
                         clock pessimism              0.294    25.325    
                         clock uncertainty           -0.097    25.228    
    SLICE_X84Y53         FDCE (Setup_fdce_C_D)       -0.093    25.135    u_top_core/u_register_file/x21/data_reg[16]
  -------------------------------------------------------------------
                         required time                         25.135    
                         arrival time                         -20.503    
  -------------------------------------------------------------------
                         slack                                  4.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_top_core/u_top_fetch/program_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_fetch/latch_fetch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.559     1.506    u_top_core/u_top_fetch/CLK
    SLICE_X49Y45         FDCE                                         r  u_top_core/u_top_fetch/program_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  u_top_core/u_top_fetch/program_counter_reg[0]/Q
                         net (fo=1, routed)           0.215     1.862    u_top_core/u_top_fetch/program_counter[0]
    SLICE_X53Y45         FDCE                                         r  u_top_core/u_top_fetch/latch_fetch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.823     2.017    u_top_core/u_top_fetch/CLK
    SLICE_X53Y45         FDCE                                         r  u_top_core/u_top_fetch/latch_fetch_reg[0]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X53Y45         FDCE (Hold_fdce_C_D)         0.070     1.835    u_top_core/u_top_fetch/latch_fetch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[85]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.082%)  route 0.229ns (61.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.554     1.501    u_top_core/u_top_execute/CLK
    SLICE_X53Y56         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  u_top_core/u_top_execute/latch_execute_reg[85]/Q
                         net (fo=2, routed)           0.229     1.871    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[127]_0[64]
    SLICE_X47Y57         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.825     2.019    u_top_core/u_top_memoryaccess/CLK
    SLICE_X47Y57         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[85]/C
                         clock pessimism             -0.252     1.767    
    SLICE_X47Y57         FDCE (Hold_fdce_C_D)         0.075     1.842    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.145%)  route 0.249ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.554     1.501    u_top_core/u_instruction_decode/u_o3/CLK
    SLICE_X51Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[25]/Q
                         net (fo=7, routed)           0.249     1.891    u_top_core/u_top_execute/latch_execute_reg[127]_0[86]
    SLICE_X49Y55         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.826     2.020    u_top_core/u_top_execute/CLK
    SLICE_X49Y55         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[121]/C
                         clock pessimism             -0.252     1.768    
    SLICE_X49Y55         FDCE (Hold_fdce_C_D)         0.060     1.828    u_top_core/u_top_execute/latch_execute_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.841%)  route 0.252ns (64.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.584     1.531    u_top_core/u_top_execute/CLK
    SLICE_X61Y49         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  u_top_core/u_top_execute/latch_execute_reg[41]/Q
                         net (fo=1, routed)           0.252     1.924    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[127]_0[39]
    SLICE_X54Y51         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.848     2.042    u_top_core/u_top_memoryaccess/CLK
    SLICE_X54Y51         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[41]/C
                         clock pessimism             -0.247     1.795    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.059     1.854    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.940%)  route 0.263ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.555     1.502    u_top_core/u_top_execute/CLK
    SLICE_X53Y51         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_top_core/u_top_execute/latch_execute_reg[78]/Q
                         net (fo=148, routed)         0.263     1.905    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[127]_0[57]
    SLICE_X47Y52         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.827     2.021    u_top_core/u_top_memoryaccess/CLK
    SLICE_X47Y52         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[78]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X47Y52         FDCE (Hold_fdce_C_D)         0.066     1.835    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_csr/U_reg341/register_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.432%)  route 0.252ns (57.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.556     1.503    u_top_core/u_top_memoryaccess/CLK
    SLICE_X51Y46         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[65]/Q
                         net (fo=3, routed)           0.252     1.896    u_top_core/u_top_memoryaccess/alu_out_mw[1]
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.941 r  u_top_core/u_top_memoryaccess/register[1]_i_1/O
                         net (fo=1, routed)           0.000     1.941    u_top_core/u_top_csr/U_reg341/register_reg[31]_1[1]
    SLICE_X49Y44         FDCE                                         r  u_top_core/u_top_csr/U_reg341/register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.827     2.021    u_top_core/u_top_csr/U_reg341/CLK
    SLICE_X49Y44         FDCE                                         r  u_top_core/u_top_csr/U_reg341/register_reg[1]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X49Y44         FDCE (Hold_fdce_C_D)         0.092     1.861    u_top_core/u_top_csr/U_reg341/register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.121%)  route 0.245ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.557     1.504    u_top_core/u_instruction_decode/u_o3/CLK
    SLICE_X50Y47         FDCE                                         r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[1]/Q
                         net (fo=9, routed)           0.245     1.913    u_top_core/u_top_execute/latch_execute_reg[127]_0[62]
    SLICE_X50Y50         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.823     2.017    u_top_core/u_top_execute/CLK
    SLICE_X50Y50         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[97]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDCE (Hold_fdce_C_D)         0.052     1.822    u_top_core/u_top_execute/latch_execute_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.795%)  route 0.259ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.555     1.502    u_top_core/u_top_execute/CLK
    SLICE_X50Y50         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  u_top_core/u_top_execute/latch_execute_reg[99]/Q
                         net (fo=1, routed)           0.259     1.925    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[127]_0[78]
    SLICE_X50Y49         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.824     2.018    u_top_core/u_top_memoryaccess/CLK
    SLICE_X50Y49         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[99]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.052     1.823    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.897%)  route 0.301ns (68.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.554     1.501    u_top_core/u_top_execute/CLK
    SLICE_X53Y55         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  u_top_core/u_top_execute/latch_execute_reg[84]/Q
                         net (fo=21, routed)          0.301     1.943    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[127]_0[63]
    SLICE_X47Y57         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.825     2.019    u_top_core/u_top_memoryaccess/CLK
    SLICE_X47Y57         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[84]/C
                         clock pessimism             -0.252     1.767    
    SLICE_X47Y57         FDCE (Hold_fdce_C_D)         0.072     1.839    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_top_core/u_top_fetch/program_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_fetch/latch_fetch_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.468%)  route 0.322ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.560     1.507    u_top_core/u_top_fetch/CLK
    SLICE_X49Y47         FDCE                                         r  u_top_core/u_top_fetch/program_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  u_top_core/u_top_fetch/program_counter_reg[11]/Q
                         net (fo=5, routed)           0.322     1.970    u_top_core/u_top_fetch/program_counter_reg[13]_0[9]
    SLICE_X59Y46         FDCE                                         r  u_top_core/u_top_fetch/latch_fetch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.850     2.044    u_top_core/u_top_fetch/CLK
    SLICE_X59Y46         FDCE                                         r  u_top_core/u_top_fetch/latch_fetch_reg[11]/C
                         clock pessimism             -0.252     1.792    
    SLICE_X59Y46         FDCE (Hold_fdce_C_D)         0.070     1.862    u_top_core/u_top_fetch/latch_fetch_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_main_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y7     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y8     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y10    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y11    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y19    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y20    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y10    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y11    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y14    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y15    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y64    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y64    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X64Y64    cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X64Y64    cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y64    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y64    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X64Y64    cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X64Y64    cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X65Y64    cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk
  To Clock:  clkfbout_main_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   U_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelclk_main_clk
  To Clock:  pixelclk_main_clk

Setup :            0  Failing Endpoints,  Worst Slack       24.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.922ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        16.460ns  (logic 1.098ns (6.671%)  route 15.362ns (93.329%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 47.288 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          3.512    20.782    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    SLICE_X38Y97         LUT4 (Prop_lut4_I3_O)        0.354    21.136 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.753    21.889    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/enb_array[70]
    RAMB36_X2Y20         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.700    47.288    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.567    
                         clock uncertainty           -0.109    47.458    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    46.811    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.811    
                         arrival time                         -21.889    
  -------------------------------------------------------------------
                         slack                                 24.922    

Slack (MET) :             24.975ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        16.404ns  (logic 1.094ns (6.669%)  route 15.310ns (93.331%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 47.284 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          3.523    20.793    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    SLICE_X38Y112        LUT4 (Prop_lut4_I0_O)        0.350    21.143 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.690    21.832    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/enb_array[65]
    RAMB36_X2Y22         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.696    47.284    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.563    
                         clock uncertainty           -0.109    47.454    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    46.807    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.807    
                         arrival time                         -21.832    
  -------------------------------------------------------------------
                         slack                                 24.975    

Slack (MET) :             25.036ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        16.376ns  (logic 1.072ns (6.546%)  route 15.304ns (93.454%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 47.112 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          3.512    20.782    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    SLICE_X38Y97         LUT4 (Prop_lut4_I3_O)        0.328    21.110 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.694    21.804    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/enb_array[67]
    RAMB36_X2Y19         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.524    47.112    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.392    
                         clock uncertainty           -0.109    47.283    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.840    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.840    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 25.036    

Slack (MET) :             25.045ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        16.534ns  (logic 1.072ns (6.484%)  route 15.462ns (93.516%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 47.280 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          3.523    20.793    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    SLICE_X38Y112        LUT4 (Prop_lut4_I0_O)        0.328    21.121 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.842    21.963    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/enb_array[64]
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.692    47.280    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.559    
                         clock uncertainty           -0.109    47.450    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    47.007    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.007    
                         arrival time                         -21.963    
  -------------------------------------------------------------------
                         slack                                 25.045    

Slack (MET) :             25.909ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        15.677ns  (logic 1.072ns (6.838%)  route 14.605ns (93.162%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 47.287 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          2.842    20.113    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    SLICE_X38Y107        LUT4 (Prop_lut4_I3_O)        0.328    20.441 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__35/O
                         net (fo=1, routed)           0.665    21.105    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X2Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.699    47.287    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.566    
                         clock uncertainty           -0.109    47.457    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    47.014    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.014    
                         arrival time                         -21.105    
  -------------------------------------------------------------------
                         slack                                 25.909    

Slack (MET) :             25.976ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        15.666ns  (logic 1.072ns (6.843%)  route 14.594ns (93.157%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 47.344 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          3.006    20.277    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    SLICE_X54Y107        LUT4 (Prop_lut4_I3_O)        0.328    20.605 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.490    21.095    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/enb_array[71]
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.756    47.344    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.623    
                         clock uncertainty           -0.109    47.514    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    47.071    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.071    
                         arrival time                         -21.095    
  -------------------------------------------------------------------
                         slack                                 25.976    

Slack (MET) :             26.494ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        14.946ns  (logic 1.064ns (7.119%)  route 13.882ns (92.881%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 47.345 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          2.086    19.356    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    SLICE_X54Y97         LUT4 (Prop_lut4_I3_O)        0.320    19.676 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.698    20.374    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X3Y20         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.757    47.345    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.624    
                         clock uncertainty           -0.109    47.515    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    46.868    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.868    
                         arrival time                         -20.374    
  -------------------------------------------------------------------
                         slack                                 26.494    

Slack (MET) :             26.870ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        14.599ns  (logic 1.072ns (7.343%)  route 13.527ns (92.657%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 47.169 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          2.086    19.356    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.328    19.684 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           0.343    20.027    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/enb_array[66]
    RAMB36_X3Y19         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.581    47.169    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.449    
                         clock uncertainty           -0.109    47.340    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.897    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.897    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 26.870    

Slack (MET) :             27.582ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        13.914ns  (logic 0.744ns (5.347%)  route 13.170ns (94.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 47.401 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        11.098    16.945    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y77         LUT4 (Prop_lut4_I3_O)        0.325    17.270 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          2.072    19.342    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    RAMB36_X4Y24         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.813    47.401    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X4Y24         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    47.680    
                         clock uncertainty           -0.109    47.571    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    46.924    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.924    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 27.582    

Slack (MET) :             27.704ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_main_clk rise@42.105ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        13.751ns  (logic 0.419ns (3.047%)  route 13.332ns (96.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 47.403 - 42.105 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.666     5.428    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.419     5.847 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)        13.332    19.180    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X4Y26         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                     42.105    42.105 r  
    Y9                                                0.000    42.105 r  clk_in (IN)
                         net (fo=0)                   0.000    42.105    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.525 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.497    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    47.219    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    43.777 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    45.497    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    45.588 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         1.815    47.403    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y26         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.280    47.682    
                         clock uncertainty           -0.109    47.573    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.690    46.883    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         46.883    
                         arrival time                         -19.180    
  -------------------------------------------------------------------
                         slack                                 27.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.509%)  route 0.434ns (75.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.560     1.507    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y46         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/Q
                         net (fo=105, routed)         0.434     2.082    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.870     2.065    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.818    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.001    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.484%)  route 0.435ns (75.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.560     1.507    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y46         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/Q
                         net (fo=105, routed)         0.435     2.083    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.870     2.065    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.818    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.001    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.752%)  route 0.453ns (76.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.560     1.507    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y46         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/Q
                         net (fo=105, routed)         0.453     2.100    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.870     2.065    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.818    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.001    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.128ns (23.600%)  route 0.414ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.561     1.508    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y48         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.128     1.636 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/Q
                         net (fo=105, routed)         0.414     2.050    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[10]
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.870     2.065    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.818    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129     1.947    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.598%)  route 0.456ns (76.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.560     1.507    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y46         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/Q
                         net (fo=105, routed)         0.456     2.104    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.870     2.065    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.818    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.001    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.387%)  route 0.294ns (67.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.561     1.508    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X41Y49         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/Q
                         net (fo=47, routed)          0.294     1.943    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X38Y52         FDRE                                         r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.827     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y52         FDRE                                         r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.059     1.833    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.817%)  route 0.448ns (73.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.560     1.507    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X42Y46         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/Q
                         net (fo=105, routed)         0.448     2.118    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.870     2.065    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.818    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.001    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.798%)  route 0.448ns (73.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.561     1.508    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X42Y47         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[8]/Q
                         net (fo=105, routed)         0.448     2.120    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[8]
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.870     2.065    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.818    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.001    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.441%)  route 0.487ns (77.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.560     1.507    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X40Y46         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/Q
                         net (fo=105, routed)         0.487     2.135    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.870     2.065    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.818    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.001    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_main_clk  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_main_clk rise@0.000ns - pixelclk_main_clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.164ns (24.250%)  route 0.512ns (75.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.560     1.507    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_reg_0
    SLICE_X42Y46         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/Q
                         net (fo=105, routed)         0.512     2.183    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/addrb[11]
    RAMB36_X3Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/pixelclk_main_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout2_buf/O
                         net (fo=156, routed)         0.890     2.085    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.247     1.838    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.021    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk_main_clk
Waveform(ns):       { 0.000 21.053 }
Period(ns):         42.105
Sources:            { U_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y7     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y8     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X4Y10    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X4Y11    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y19    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y20    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y10    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y11    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y14    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y15    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       42.105      117.895    PLLE2_ADV_X1Y0  U_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X42Y47    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X42Y47    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y48    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y48    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X42Y46    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X42Y46    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y48    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y48    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y49    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y49    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X42Y47    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X42Y47    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y48    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y48    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X42Y46    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X42Y46    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y48    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y48    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y49    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X41Y49    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_main_clk
  To Clock:  clk_main_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.127ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x7/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.773ns (9.404%)  route 7.447ns (90.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 25.044 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.601    13.695    u_top_core/u_register_file/x7/data_reg[31]_2
    SLICE_X88Y47         FDCE                                         f  u_top_core/u_register_file/x7/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.561    25.044    u_top_core/u_register_file/x7/CLK
    SLICE_X88Y47         FDCE                                         r  u_top_core/u_register_file/x7/data_reg[10]/C
                         clock pessimism              0.280    25.324    
                         clock uncertainty           -0.097    25.227    
    SLICE_X88Y47         FDCE (Recov_fdce_C_CLR)     -0.405    24.822    u_top_core/u_register_file/x7/data_reg[10]
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                 11.127    

Slack (MET) :             11.127ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x7/data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 0.773ns (9.404%)  route 7.447ns (90.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 25.044 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.601    13.695    u_top_core/u_register_file/x7/data_reg[31]_2
    SLICE_X88Y47         FDCE                                         f  u_top_core/u_register_file/x7/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.561    25.044    u_top_core/u_register_file/x7/CLK
    SLICE_X88Y47         FDCE                                         r  u_top_core/u_register_file/x7/data_reg[13]/C
                         clock pessimism              0.280    25.324    
                         clock uncertainty           -0.097    25.227    
    SLICE_X88Y47         FDCE (Recov_fdce_C_CLR)     -0.405    24.822    u_top_core/u_register_file/x7/data_reg[13]
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                 11.127    

Slack (MET) :             11.131ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x17/data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 0.773ns (9.409%)  route 7.442ns (90.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 25.044 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.597    13.691    u_top_core/u_register_file/x17/data_reg[31]_1
    SLICE_X89Y47         FDCE                                         f  u_top_core/u_register_file/x17/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.561    25.044    u_top_core/u_register_file/x17/CLK
    SLICE_X89Y47         FDCE                                         r  u_top_core/u_register_file/x17/data_reg[8]/C
                         clock pessimism              0.280    25.324    
                         clock uncertainty           -0.097    25.227    
    SLICE_X89Y47         FDCE (Recov_fdce_C_CLR)     -0.405    24.822    u_top_core/u_register_file/x17/data_reg[8]
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                 11.131    

Slack (MET) :             11.131ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x17/data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 0.773ns (9.409%)  route 7.442ns (90.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 25.044 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.597    13.691    u_top_core/u_register_file/x17/data_reg[31]_1
    SLICE_X89Y47         FDCE                                         f  u_top_core/u_register_file/x17/data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.561    25.044    u_top_core/u_register_file/x17/CLK
    SLICE_X89Y47         FDCE                                         r  u_top_core/u_register_file/x17/data_reg[9]/C
                         clock pessimism              0.280    25.324    
                         clock uncertainty           -0.097    25.227    
    SLICE_X89Y47         FDCE (Recov_fdce_C_CLR)     -0.405    24.822    u_top_core/u_register_file/x17/data_reg[9]
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                 11.131    

Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x22/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 0.773ns (9.569%)  route 7.305ns (90.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 25.043 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.459    13.553    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X88Y46         FDCE                                         f  u_top_core/u_register_file/x22/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.560    25.043    u_top_core/u_register_file/x22/CLK
    SLICE_X88Y46         FDCE                                         r  u_top_core/u_register_file/x22/data_reg[10]/C
                         clock pessimism              0.280    25.323    
                         clock uncertainty           -0.097    25.226    
    SLICE_X88Y46         FDCE (Recov_fdce_C_CLR)     -0.405    24.821    u_top_core/u_register_file/x22/data_reg[10]
  -------------------------------------------------------------------
                         required time                         24.821    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x22/data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 0.773ns (9.569%)  route 7.305ns (90.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 25.043 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.459    13.553    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X88Y46         FDCE                                         f  u_top_core/u_register_file/x22/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.560    25.043    u_top_core/u_register_file/x22/CLK
    SLICE_X88Y46         FDCE                                         r  u_top_core/u_register_file/x22/data_reg[7]/C
                         clock pessimism              0.280    25.323    
                         clock uncertainty           -0.097    25.226    
    SLICE_X88Y46         FDCE (Recov_fdce_C_CLR)     -0.405    24.821    u_top_core/u_register_file/x22/data_reg[7]
  -------------------------------------------------------------------
                         required time                         24.821    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.272ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x27/data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 0.773ns (9.575%)  route 7.301ns (90.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 25.043 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.455    13.549    u_top_core/u_register_file/x27/data_reg[31]_0
    SLICE_X89Y46         FDCE                                         f  u_top_core/u_register_file/x27/data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.560    25.043    u_top_core/u_register_file/x27/CLK
    SLICE_X89Y46         FDCE                                         r  u_top_core/u_register_file/x27/data_reg[9]/C
                         clock pessimism              0.280    25.323    
                         clock uncertainty           -0.097    25.226    
    SLICE_X89Y46         FDCE (Recov_fdce_C_CLR)     -0.405    24.821    u_top_core/u_register_file/x27/data_reg[9]
  -------------------------------------------------------------------
                         required time                         24.821    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                 11.272    

Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x26/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 0.773ns (9.701%)  route 7.195ns (90.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 25.103 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.350    13.444    u_top_core/u_register_file/x26/data_reg[31]_0
    SLICE_X92Y48         FDCE                                         f  u_top_core/u_register_file/x26/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.620    25.103    u_top_core/u_register_file/x26/CLK
    SLICE_X92Y48         FDCE                                         r  u_top_core/u_register_file/x26/data_reg[10]/C
                         clock pessimism              0.280    25.383    
                         clock uncertainty           -0.097    25.286    
    SLICE_X92Y48         FDCE (Recov_fdce_C_CLR)     -0.319    24.967    u_top_core/u_register_file/x26/data_reg[10]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.576ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x28/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 0.773ns (9.872%)  route 7.057ns (90.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 25.103 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.211    13.305    u_top_core/u_register_file/x28/data_reg[31]_0
    SLICE_X93Y47         FDCE                                         f  u_top_core/u_register_file/x28/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.620    25.103    u_top_core/u_register_file/x28/CLK
    SLICE_X93Y47         FDCE                                         r  u_top_core/u_register_file/x28/data_reg[10]/C
                         clock pessimism              0.280    25.383    
                         clock uncertainty           -0.097    25.286    
    SLICE_X93Y47         FDCE (Recov_fdce_C_CLR)     -0.405    24.881    u_top_core/u_register_file/x28/data_reg[10]
  -------------------------------------------------------------------
                         required time                         24.881    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 11.576    

Slack (MET) :             11.579ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_main_clk rise@20.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 0.773ns (9.877%)  route 7.053ns (90.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.828     5.590    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812     1.778 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     3.661    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.713     5.475    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.478     5.953 r  rst_n_reg/Q
                         net (fo=2, routed)           0.845     6.799    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.295     7.094 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        6.207    13.301    u_top_core/u_register_file/x10/data_reg[31]_0
    SLICE_X91Y45         FDCE                                         f  u_top_core/u_register_file/x10/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.631    25.114    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    21.672 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    23.392    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.619    25.102    u_top_core/u_register_file/x10/CLK
    SLICE_X91Y45         FDCE                                         r  u_top_core/u_register_file/x10/data_reg[10]/C
                         clock pessimism              0.280    25.382    
                         clock uncertainty           -0.097    25.285    
    SLICE_X91Y45         FDCE (Recov_fdce_C_CLR)     -0.405    24.880    u_top_core/u_register_file/x10/data_reg[10]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                         -13.301    
  -------------------------------------------------------------------
                         slack                                 11.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x28/data_reg[31]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.246ns (33.262%)  route 0.494ns (66.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.209     2.264    u_top_core/u_register_file/x28/data_reg[31]_0
    SLICE_X66Y62         FDCE                                         f  u_top_core/u_register_file/x28/data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.846     2.040    u_top_core/u_register_file/x28/CLK
    SLICE_X66Y62         FDCE                                         r  u_top_core/u_register_file/x28/data_reg[31]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X66Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    u_top_core/u_register_file/x28/data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[42]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.246ns (34.159%)  route 0.474ns (65.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.190     2.244    u_top_core/u_top_execute/latch_execute_reg[0]_0
    SLICE_X65Y63         FDCE                                         f  u_top_core/u_top_execute/latch_execute_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X65Y63         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[42]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X65Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    u_top_core/u_top_execute/latch_execute_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_register_file/x12/data_reg[31]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.246ns (33.262%)  route 0.494ns (66.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.209     2.264    u_top_core/u_register_file/x12/data_reg[31]_0
    SLICE_X67Y62         FDCE                                         f  u_top_core/u_register_file/x12/data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.846     2.040    u_top_core/u_register_file/x12/CLK
    SLICE_X67Y62         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[31]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X67Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    u_top_core/u_register_file/x12/data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[12]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.199%)  route 0.542ns (68.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.258     2.312    u_top_core/u_top_execute/latch_execute_reg[0]_0
    SLICE_X62Y63         FDCE                                         f  u_top_core/u_top_execute/latch_execute_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X62Y63         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[12]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X62Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.491    u_top_core/u_top_execute/latch_execute_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[20]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.199%)  route 0.542ns (68.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.258     2.312    u_top_core/u_top_execute/latch_execute_reg[0]_0
    SLICE_X62Y63         FDCE                                         f  u_top_core/u_top_execute/latch_execute_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X62Y63         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[20]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X62Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.491    u_top_core/u_top_execute/latch_execute_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[28]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.199%)  route 0.542ns (68.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.258     2.312    u_top_core/u_top_execute/latch_execute_reg[0]_0
    SLICE_X62Y63         FDCE                                         f  u_top_core/u_top_execute/latch_execute_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X62Y63         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[28]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X62Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.491    u_top_core/u_top_execute/latch_execute_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[36]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.199%)  route 0.542ns (68.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.258     2.312    u_top_core/u_top_execute/latch_execute_reg[0]_0
    SLICE_X62Y63         FDCE                                         f  u_top_core/u_top_execute/latch_execute_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X62Y63         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[36]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X62Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.491    u_top_core/u_top_execute/latch_execute_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[13]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.199%)  route 0.542ns (68.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.258     2.312    u_top_core/u_top_execute/latch_execute_reg[0]_0
    SLICE_X63Y63         FDCE                                         f  u_top_core/u_top_execute/latch_execute_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X63Y63         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[13]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X63Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.466    u_top_core/u_top_execute/latch_execute_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[21]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.199%)  route 0.542ns (68.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.258     2.312    u_top_core/u_top_execute/latch_execute_reg[0]_0
    SLICE_X63Y63         FDCE                                         f  u_top_core/u_top_execute/latch_execute_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X63Y63         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[21]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X63Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.466    u_top_core/u_top_execute/latch_execute_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[29]/CLR
                            (removal check against rising-edge clock clk_main_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_clk rise@0.000ns - clk_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.199%)  route 0.542ns (68.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.600     1.547    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.377 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.921    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.577     1.524    clk
    SLICE_X66Y63         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  rst_n_reg/Q
                         net (fo=2, routed)           0.284     1.956    u_top_core/u_register_file/x1/data_reg[0]_0
    SLICE_X66Y63         LUT1 (Prop_lut1_I0_O)        0.098     2.054 f  u_top_core/u_register_file/x1/FSM_onehot_current[5]_i_1/O
                         net (fo=2196, routed)        0.258     2.312    u_top_core/u_top_execute/latch_execute_reg[0]_0
    SLICE_X63Y63         FDCE                                         f  u_top_core/u_top_execute/latch_execute_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    U_main_clk/inst/clk_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.867     2.061    U_main_clk/inst/clk_in_main_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.573 r  U_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     1.165    U_main_clk/inst/clk_main_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  U_main_clk/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.845     2.039    u_top_core/u_top_execute/CLK
    SLICE_X63Y63         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[29]/C
                         clock pessimism             -0.481     1.558    
    SLICE_X63Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.466    u_top_core/u_top_execute/latch_execute_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.846    





