0.7
2020.1
May 27 2020
20:09:33
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.sim/sim_1/synth/func/xsim/oc8051_fpga_top_tb_func_synth.v,1662669656,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v,,clock_divider;disp;glbl;oc8051_decoder;oc8051_fpga_top;oc8051_memory_interface;oc8051_top,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v,1662669272,verilog,,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_fpga_top_tb,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,1659737944,verilog,,,,,,,,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,1657332304,verilog,,,,,,,,,,,,
