
//------> ./rtl.v 
// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2023.1/1033555 Production Release
//  HLS Date:       Mon Feb 13 11:32:25 PST 2023
// 
//  Generated by:   gdg@kona-ubuntu
//  Generated date: Fri Mar 24 13:00:33 2023
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    myproject
// ------------------------------------------------------------------


module myproject (
  input1, layer6_out, w2, b2, w5, b5
);
  input [77:0] input1;
  output [47:0] layer6_out;
  input [3119:0] w2;
  input [239:0] b2;
  input [719:0] w5;
  input [11:0] b5;


  // Interconnect Declarations
  wire [17:0] Accum2_1_acc_psp_1;
  wire [23:0] nl_Accum2_1_acc_psp_1;
  wire [17:0] Accum2_1_acc_4_psp_1;
  wire [23:0] nl_Accum2_1_acc_4_psp_1;
  wire [17:0] Accum2_1_acc_3_psp_1;
  wire [23:0] nl_Accum2_1_acc_3_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_118_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_118_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_117_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_117_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_116_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_116_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_115_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_115_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_114_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_114_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_113_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_113_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_112_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_112_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_111_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_111_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_110_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_110_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_109_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_109_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_108_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_108_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_107_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_107_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_106_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_106_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_105_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_105_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_104_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_104_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_103_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_103_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_102_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_102_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_101_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_101_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_100_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_100_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_99_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_99_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_98_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_98_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_97_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_97_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_96_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_96_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_95_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_95_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_94_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_94_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_93_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_93_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_92_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_92_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_91_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_91_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_90_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_90_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_89_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_89_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_88_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_88_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_87_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_87_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_86_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_86_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_85_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_85_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_84_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_84_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_83_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_83_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_82_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_82_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_81_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_81_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_80_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_80_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_79_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_79_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_78_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_78_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_77_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_77_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_76_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_76_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_75_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_75_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_74_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_74_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_73_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_73_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_72_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_72_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_71_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_71_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_70_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_70_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_69_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_69_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_68_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_68_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_67_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_67_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_66_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_66_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_65_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_65_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_64_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_64_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_63_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_63_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_62_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_62_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_61_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_61_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_60_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_60_psp_1;
  wire [8:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_psp_1;
  wire [9:0] nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_psp_1;
  wire [16:0] nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1;
  wire [17:0] nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1;
  wire [16:0] nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1;
  wire [17:0] nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1;
  wire [16:0] nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1;
  wire [17:0] nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1;
  wire [13:0] layer2_out_59_1;
  wire [17:0] nl_layer2_out_59_1;
  wire [13:0] layer2_out_58_1;
  wire [17:0] nl_layer2_out_58_1;
  wire [13:0] layer2_out_57_1;
  wire [17:0] nl_layer2_out_57_1;
  wire [13:0] layer2_out_56_1;
  wire [17:0] nl_layer2_out_56_1;
  wire [13:0] layer2_out_55_1;
  wire [17:0] nl_layer2_out_55_1;
  wire [13:0] layer2_out_54_1;
  wire [17:0] nl_layer2_out_54_1;
  wire [13:0] layer2_out_53_1;
  wire [17:0] nl_layer2_out_53_1;
  wire [13:0] layer2_out_52_1;
  wire [17:0] nl_layer2_out_52_1;
  wire [13:0] layer2_out_51_1;
  wire [17:0] nl_layer2_out_51_1;
  wire [13:0] layer2_out_50_1;
  wire [17:0] nl_layer2_out_50_1;
  wire [13:0] layer2_out_49_1;
  wire [17:0] nl_layer2_out_49_1;
  wire [13:0] layer2_out_48_1;
  wire [17:0] nl_layer2_out_48_1;
  wire [13:0] layer2_out_47_1;
  wire [17:0] nl_layer2_out_47_1;
  wire [13:0] layer2_out_46_1;
  wire [17:0] nl_layer2_out_46_1;
  wire [13:0] layer2_out_45_1;
  wire [17:0] nl_layer2_out_45_1;
  wire [13:0] layer2_out_44_1;
  wire [17:0] nl_layer2_out_44_1;
  wire [13:0] layer2_out_43_1;
  wire [17:0] nl_layer2_out_43_1;
  wire [13:0] layer2_out_42_1;
  wire [17:0] nl_layer2_out_42_1;
  wire [13:0] layer2_out_41_1;
  wire [17:0] nl_layer2_out_41_1;
  wire [13:0] layer2_out_40_1;
  wire [17:0] nl_layer2_out_40_1;
  wire [13:0] layer2_out_39_1;
  wire [17:0] nl_layer2_out_39_1;
  wire [13:0] layer2_out_38_1;
  wire [17:0] nl_layer2_out_38_1;
  wire [13:0] layer2_out_37_1;
  wire [17:0] nl_layer2_out_37_1;
  wire [13:0] layer2_out_36_1;
  wire [17:0] nl_layer2_out_36_1;
  wire [13:0] layer2_out_35_1;
  wire [17:0] nl_layer2_out_35_1;
  wire [13:0] layer2_out_34_1;
  wire [17:0] nl_layer2_out_34_1;
  wire [13:0] layer2_out_33_1;
  wire [17:0] nl_layer2_out_33_1;
  wire [13:0] layer2_out_32_1;
  wire [17:0] nl_layer2_out_32_1;
  wire [13:0] layer2_out_31_1;
  wire [17:0] nl_layer2_out_31_1;
  wire [13:0] layer2_out_30_1;
  wire [17:0] nl_layer2_out_30_1;
  wire [13:0] layer2_out_29_1;
  wire [17:0] nl_layer2_out_29_1;
  wire [13:0] layer2_out_28_1;
  wire [17:0] nl_layer2_out_28_1;
  wire [13:0] layer2_out_27_1;
  wire [17:0] nl_layer2_out_27_1;
  wire [13:0] layer2_out_26_1;
  wire [17:0] nl_layer2_out_26_1;
  wire [13:0] layer2_out_25_1;
  wire [17:0] nl_layer2_out_25_1;
  wire [13:0] layer2_out_24_1;
  wire [17:0] nl_layer2_out_24_1;
  wire [13:0] layer2_out_23_1;
  wire [17:0] nl_layer2_out_23_1;
  wire [13:0] layer2_out_22_1;
  wire [17:0] nl_layer2_out_22_1;
  wire [13:0] layer2_out_21_1;
  wire [17:0] nl_layer2_out_21_1;
  wire [13:0] layer2_out_20_1;
  wire [17:0] nl_layer2_out_20_1;
  wire [13:0] layer2_out_19_1;
  wire [17:0] nl_layer2_out_19_1;
  wire [13:0] layer2_out_18_1;
  wire [17:0] nl_layer2_out_18_1;
  wire [13:0] layer2_out_17_1;
  wire [17:0] nl_layer2_out_17_1;
  wire [13:0] layer2_out_16_1;
  wire [17:0] nl_layer2_out_16_1;
  wire [13:0] layer2_out_15_1;
  wire [17:0] nl_layer2_out_15_1;
  wire [13:0] layer2_out_14_1;
  wire [17:0] nl_layer2_out_14_1;
  wire [13:0] layer2_out_13_1;
  wire [17:0] nl_layer2_out_13_1;
  wire [13:0] layer2_out_12_1;
  wire [17:0] nl_layer2_out_12_1;
  wire [13:0] layer2_out_11_1;
  wire [17:0] nl_layer2_out_11_1;
  wire [13:0] layer2_out_10_1;
  wire [17:0] nl_layer2_out_10_1;
  wire [13:0] layer2_out_9_1;
  wire [17:0] nl_layer2_out_9_1;
  wire [13:0] layer2_out_8_1;
  wire [17:0] nl_layer2_out_8_1;
  wire [13:0] layer2_out_7_1;
  wire [17:0] nl_layer2_out_7_1;
  wire [13:0] layer2_out_6_1;
  wire [17:0] nl_layer2_out_6_1;
  wire [13:0] layer2_out_5_1;
  wire [17:0] nl_layer2_out_5_1;
  wire [13:0] layer2_out_4_1;
  wire [17:0] nl_layer2_out_4_1;
  wire [13:0] layer2_out_3_1;
  wire [17:0] nl_layer2_out_3_1;
  wire [13:0] layer2_out_2_1;
  wire [17:0] nl_layer2_out_2_1;
  wire [13:0] layer2_out_1_1;
  wire [17:0] nl_layer2_out_1_1;
  wire [13:0] layer2_out_0_1;
  wire [17:0] nl_layer2_out_0_1;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_3;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_3;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_4;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_4;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_5;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0;
  wire layer4_out_conc_4_7;
  wire [1:0] layer4_out_conc_4_6_5;
  wire layer4_out_0_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60;
  wire [7:0] layer3_out_0_14_7_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_2_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_3_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_4_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_5_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_6_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_7_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_8_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_9_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_10_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_11_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_12_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_13_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_14_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_15_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_16_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_17_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_18_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_19_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_20_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_21_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_22_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_23_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_24_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_25_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_26_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_27_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_28_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_29_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_30_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_31_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_32_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_33_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_34_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_35_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_36_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_37_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_38_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_39_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_40_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_41_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_42_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_43_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_44_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_45_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_46_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_47_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_48_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_49_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_50_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_51_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_52_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_53_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_54_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_55_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_56_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_57_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_58_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_59_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119;
  wire [7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_60_psp_1;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_6_5;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_7;
  wire [1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_6_5;
  wire [11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_167_sdt;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_167_sdt;
  wire [11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_169_sdt;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_169_sdt;
  wire [11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_168_sdt;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_168_sdt;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_itm_16_1;
  wire operator_16_6_true_AC_RND_CONV_AC_SAT_acc_itm_16_1;

  wire[13:0] nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_5_nl;
  wire[13:0] nnet_linear_layer5_t_result_t_linear_config6_for_nor_11_nl;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_6_nl;
  wire[13:0] nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_3_nl;
  wire[13:0] nnet_linear_layer5_t_result_t_linear_config6_for_nor_7_nl;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_4_nl;
  wire[13:0] nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_1_nl;
  wire[13:0] nnet_linear_layer5_t_result_t_linear_config6_for_nor_3_nl;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_2_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_2_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_6_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_4_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_9_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_5_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_12_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_6_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_15_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_7_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_18_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_8_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_21_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_9_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_24_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_10_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_27_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_11_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_30_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_12_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_33_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_13_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_36_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_14_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_39_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_15_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_42_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_16_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_45_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_17_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_48_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_18_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_51_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_19_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_54_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_20_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_57_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_21_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_60_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_22_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_63_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_23_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_66_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_24_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_69_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_25_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_72_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_26_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_75_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_27_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_78_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_28_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_81_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_29_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_84_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_30_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_87_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_31_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_90_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_32_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_93_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_33_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_96_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_34_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_99_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_35_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_102_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_36_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_105_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_37_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_108_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_38_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_111_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_39_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_114_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_40_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_117_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_41_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_120_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_42_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_123_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_43_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_126_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_44_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_129_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_45_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_132_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_46_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_135_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_47_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_138_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_48_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_141_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_49_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_144_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_50_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_147_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_51_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_150_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_52_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_153_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_53_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_156_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_54_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_159_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_55_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_162_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_56_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_165_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_57_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_168_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_58_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_171_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_59_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_174_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_60_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_177_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_61_nl;
  wire[7:0] nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_180_nl;
  wire nnet_linear_layer2_t_layer3_t_linear_config3_for_and_62_nl;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_and_7_nl;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_and_5_nl;
  wire nnet_linear_layer5_t_result_t_linear_config6_for_and_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_2_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_2_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_5_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_5_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_8_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_8_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_11_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_11_nl;
  wire[4:0] Accum2_1_acc_362_nl;
  wire[5:0] nl_Accum2_1_acc_362_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_170_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_170_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_98_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_98_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_101_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_101_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_104_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_104_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_107_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_107_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_110_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_110_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_113_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_113_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_173_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_173_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_176_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_176_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_62_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_62_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_65_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_65_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_50_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_50_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_53_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_53_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_56_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_56_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_59_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_59_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_68_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_68_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_71_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_71_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_86_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_86_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_89_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_89_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_74_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_74_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_77_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_77_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_80_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_80_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_83_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_83_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_92_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_92_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_95_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_95_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_155_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_155_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_158_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_158_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_179_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_179_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_149_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_149_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_152_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_152_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_143_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_143_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_146_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_146_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_137_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_137_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_128_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_128_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_119_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_119_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_122_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_122_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_116_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_116_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_140_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_140_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_131_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_131_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_134_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_134_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_125_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_125_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_14_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_14_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_17_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_17_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_20_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_20_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_23_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_23_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_38_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_38_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_41_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_41_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_44_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_44_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_47_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_47_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_26_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_26_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_29_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_29_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_32_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_32_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_35_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_35_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_161_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_161_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_164_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_164_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_4_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_4_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_7_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_7_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_10_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_10_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_13_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_13_nl;
  wire[4:0] Accum2_1_acc_363_nl;
  wire[5:0] nl_Accum2_1_acc_363_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_172_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_172_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_100_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_100_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_103_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_103_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_106_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_106_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_109_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_109_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_112_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_112_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_115_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_115_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_175_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_175_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_178_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_178_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_64_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_64_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_67_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_67_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_52_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_52_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_55_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_55_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_58_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_58_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_61_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_61_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_70_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_70_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_73_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_73_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_88_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_88_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_91_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_91_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_76_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_76_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_79_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_79_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_82_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_82_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_85_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_85_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_94_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_94_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_97_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_97_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_157_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_157_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_160_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_160_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_151_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_151_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_154_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_154_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_145_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_145_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_148_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_148_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_139_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_139_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_142_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_142_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_121_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_121_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_124_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_124_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_118_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_118_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_1_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_1_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_133_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_133_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_136_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_136_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_127_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_127_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_130_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_130_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_16_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_16_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_19_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_19_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_22_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_22_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_25_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_25_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_40_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_40_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_43_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_43_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_46_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_46_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_49_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_49_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_28_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_28_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_31_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_31_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_34_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_34_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_37_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_37_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_163_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_163_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_166_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_166_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_3_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_3_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_6_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_6_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_9_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_9_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_12_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_12_nl;
  wire[4:0] Accum2_1_acc_364_nl;
  wire[5:0] nl_Accum2_1_acc_364_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_171_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_171_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_99_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_99_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_102_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_102_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_105_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_105_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_108_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_108_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_111_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_111_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_114_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_114_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_174_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_174_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_177_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_177_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_63_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_63_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_66_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_66_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_51_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_51_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_54_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_54_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_57_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_57_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_60_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_60_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_69_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_69_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_72_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_72_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_87_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_87_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_90_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_90_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_75_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_75_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_78_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_78_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_81_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_81_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_84_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_84_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_93_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_93_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_96_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_96_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_156_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_156_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_159_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_159_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_150_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_150_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_153_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_153_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_144_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_144_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_147_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_147_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_138_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_138_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_141_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_141_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_120_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_120_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_123_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_123_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_117_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_117_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_132_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_132_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_135_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_135_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_126_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_126_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_129_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_129_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_15_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_15_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_18_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_18_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_21_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_21_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_24_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_24_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_39_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_39_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_42_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_42_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_45_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_45_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_48_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_48_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_27_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_27_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_30_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_30_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_33_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_33_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_36_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_36_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_162_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_162_nl;
  wire[11:0] nnet_product_mult_layer4_t_config5_weight_t_product_mul_165_nl;
  wire signed [12:0] nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_165_nl;
  wire[9:0] Accum2_acc_840_nl;
  wire[10:0] nl_Accum2_acc_840_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_779_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_779_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_179_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_179_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_239_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_239_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_299_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_299_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_359_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_359_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_419_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_419_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_479_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_479_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_539_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_539_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_599_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_599_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_59_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_59_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_119_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_119_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_659_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_659_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_719_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_719_nl;
  wire[9:0] Accum2_acc_852_nl;
  wire[10:0] nl_Accum2_acc_852_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_778_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_778_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_178_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_178_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_238_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_238_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_298_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_298_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_358_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_358_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_418_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_418_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_478_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_478_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_538_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_538_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_598_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_598_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_58_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_58_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_118_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_118_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_658_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_658_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_718_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_718_nl;
  wire[9:0] Accum2_acc_864_nl;
  wire[10:0] nl_Accum2_acc_864_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_777_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_777_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_177_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_177_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_237_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_237_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_297_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_297_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_357_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_357_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_417_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_417_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_477_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_477_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_537_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_537_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_597_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_597_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_57_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_57_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_117_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_117_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_657_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_657_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_717_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_717_nl;
  wire[9:0] Accum2_acc_876_nl;
  wire[10:0] nl_Accum2_acc_876_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_776_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_776_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_176_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_176_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_236_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_236_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_296_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_296_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_356_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_356_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_416_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_416_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_476_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_476_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_536_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_536_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_596_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_596_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_56_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_56_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_116_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_116_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_656_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_656_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_716_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_716_nl;
  wire[9:0] Accum2_acc_888_nl;
  wire[10:0] nl_Accum2_acc_888_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_55_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_55_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_235_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_235_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_295_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_295_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_355_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_355_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_415_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_415_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_475_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_475_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_535_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_535_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_595_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_595_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_655_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_655_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_115_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_115_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_175_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_175_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_715_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_715_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_775_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_775_nl;
  wire[9:0] Accum2_acc_900_nl;
  wire[10:0] nl_Accum2_acc_900_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_54_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_54_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_234_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_234_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_294_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_294_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_354_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_354_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_414_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_414_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_474_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_474_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_534_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_534_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_594_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_594_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_654_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_654_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_114_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_114_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_174_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_174_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_714_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_714_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_774_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_774_nl;
  wire[9:0] Accum2_acc_912_nl;
  wire[10:0] nl_Accum2_acc_912_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_53_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_53_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_233_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_233_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_293_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_293_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_353_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_353_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_413_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_413_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_473_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_473_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_533_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_533_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_593_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_593_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_653_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_653_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_113_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_113_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_173_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_173_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_713_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_713_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_773_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_773_nl;
  wire[9:0] Accum2_acc_924_nl;
  wire[10:0] nl_Accum2_acc_924_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_52_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_52_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_232_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_232_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_292_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_292_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_352_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_352_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_412_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_412_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_472_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_472_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_532_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_532_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_592_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_592_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_652_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_652_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_112_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_112_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_172_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_172_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_712_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_712_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_772_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_772_nl;
  wire[9:0] Accum2_acc_936_nl;
  wire[10:0] nl_Accum2_acc_936_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_51_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_51_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_231_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_231_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_291_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_291_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_351_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_351_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_411_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_411_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_471_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_471_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_531_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_531_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_591_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_591_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_651_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_651_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_111_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_111_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_171_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_171_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_711_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_711_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_771_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_771_nl;
  wire[9:0] Accum2_acc_948_nl;
  wire[10:0] nl_Accum2_acc_948_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_50_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_50_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_230_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_230_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_290_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_290_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_350_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_350_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_410_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_410_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_470_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_470_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_530_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_530_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_590_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_590_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_650_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_650_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_110_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_110_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_170_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_170_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_710_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_710_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_770_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_770_nl;
  wire[9:0] Accum2_acc_960_nl;
  wire[10:0] nl_Accum2_acc_960_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_49_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_49_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_229_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_229_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_289_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_289_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_349_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_349_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_409_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_409_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_469_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_469_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_529_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_529_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_589_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_589_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_649_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_649_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_109_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_109_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_169_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_169_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_709_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_709_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_769_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_769_nl;
  wire[9:0] Accum2_acc_972_nl;
  wire[10:0] nl_Accum2_acc_972_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_48_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_48_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_228_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_228_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_288_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_288_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_348_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_348_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_408_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_408_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_468_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_468_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_528_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_528_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_588_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_588_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_648_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_648_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_108_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_108_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_168_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_168_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_708_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_708_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_768_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_768_nl;
  wire[9:0] Accum2_acc_984_nl;
  wire[10:0] nl_Accum2_acc_984_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_47_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_47_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_227_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_227_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_287_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_287_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_347_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_347_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_407_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_407_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_467_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_467_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_527_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_527_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_587_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_587_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_647_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_647_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_107_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_107_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_167_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_167_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_707_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_707_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_767_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_767_nl;
  wire[9:0] Accum2_acc_996_nl;
  wire[10:0] nl_Accum2_acc_996_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_46_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_46_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_226_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_226_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_286_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_286_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_346_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_346_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_406_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_406_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_466_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_466_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_526_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_526_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_586_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_586_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_646_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_646_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_106_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_106_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_166_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_166_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_706_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_706_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_766_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_766_nl;
  wire[9:0] Accum2_acc_1008_nl;
  wire[10:0] nl_Accum2_acc_1008_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_45_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_45_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_225_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_225_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_285_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_285_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_345_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_345_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_405_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_405_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_465_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_465_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_525_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_525_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_585_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_585_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_645_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_645_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_105_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_105_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_165_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_165_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_705_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_705_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_765_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_765_nl;
  wire[9:0] Accum2_acc_1020_nl;
  wire[10:0] nl_Accum2_acc_1020_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_44_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_44_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_224_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_224_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_284_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_284_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_344_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_344_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_404_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_404_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_464_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_464_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_524_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_524_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_584_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_584_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_644_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_644_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_104_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_104_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_164_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_164_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_704_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_704_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_764_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_764_nl;
  wire[9:0] Accum2_acc_1032_nl;
  wire[10:0] nl_Accum2_acc_1032_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_43_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_43_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_223_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_223_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_283_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_283_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_343_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_343_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_403_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_403_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_463_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_463_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_523_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_523_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_583_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_583_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_643_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_643_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_103_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_103_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_163_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_163_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_703_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_703_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_763_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_763_nl;
  wire[9:0] Accum2_acc_1044_nl;
  wire[10:0] nl_Accum2_acc_1044_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_42_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_42_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_222_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_222_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_282_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_282_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_342_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_342_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_402_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_402_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_462_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_462_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_522_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_522_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_582_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_582_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_642_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_642_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_102_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_102_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_162_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_162_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_702_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_702_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_762_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_762_nl;
  wire[9:0] Accum2_acc_1056_nl;
  wire[10:0] nl_Accum2_acc_1056_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_41_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_41_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_221_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_221_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_281_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_281_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_341_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_341_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_401_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_401_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_461_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_461_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_521_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_521_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_581_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_581_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_641_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_641_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_101_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_101_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_161_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_161_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_701_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_701_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_761_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_761_nl;
  wire[9:0] Accum2_acc_1068_nl;
  wire[10:0] nl_Accum2_acc_1068_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_40_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_40_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_220_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_220_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_280_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_280_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_340_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_340_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_400_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_400_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_460_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_460_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_520_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_520_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_580_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_580_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_640_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_640_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_100_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_100_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_160_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_160_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_700_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_700_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_760_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_760_nl;
  wire[9:0] Accum2_acc_1080_nl;
  wire[10:0] nl_Accum2_acc_1080_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_39_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_39_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_219_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_219_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_279_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_279_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_339_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_339_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_399_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_399_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_459_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_459_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_519_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_519_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_579_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_579_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_639_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_639_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_99_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_99_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_159_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_159_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_699_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_699_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_759_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_759_nl;
  wire[9:0] Accum2_acc_1092_nl;
  wire[10:0] nl_Accum2_acc_1092_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_38_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_38_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_218_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_218_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_278_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_278_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_338_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_338_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_398_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_398_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_458_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_458_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_518_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_518_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_578_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_578_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_638_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_638_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_98_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_98_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_158_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_158_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_698_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_698_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_758_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_758_nl;
  wire[9:0] Accum2_acc_1104_nl;
  wire[10:0] nl_Accum2_acc_1104_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_37_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_37_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_217_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_217_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_277_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_277_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_337_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_337_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_397_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_397_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_457_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_457_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_517_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_517_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_577_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_577_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_637_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_637_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_97_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_97_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_157_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_157_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_697_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_697_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_757_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_757_nl;
  wire[9:0] Accum2_acc_1116_nl;
  wire[10:0] nl_Accum2_acc_1116_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_36_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_36_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_216_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_216_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_276_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_276_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_336_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_336_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_396_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_396_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_456_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_456_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_516_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_516_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_576_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_576_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_636_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_636_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_96_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_96_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_156_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_156_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_696_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_696_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_756_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_756_nl;
  wire[9:0] Accum2_acc_1128_nl;
  wire[10:0] nl_Accum2_acc_1128_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_35_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_35_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_215_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_215_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_275_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_275_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_335_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_335_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_395_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_395_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_455_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_455_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_515_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_515_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_575_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_575_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_635_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_635_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_95_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_95_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_155_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_155_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_695_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_695_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_755_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_755_nl;
  wire[9:0] Accum2_acc_1140_nl;
  wire[10:0] nl_Accum2_acc_1140_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_34_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_34_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_214_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_214_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_274_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_274_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_334_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_334_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_394_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_394_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_454_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_454_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_514_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_514_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_574_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_574_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_634_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_634_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_94_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_94_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_154_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_154_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_694_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_694_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_754_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_754_nl;
  wire[9:0] Accum2_acc_1152_nl;
  wire[10:0] nl_Accum2_acc_1152_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_33_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_33_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_213_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_213_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_273_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_273_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_333_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_333_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_393_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_393_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_453_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_453_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_513_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_513_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_573_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_573_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_633_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_633_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_93_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_93_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_153_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_153_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_693_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_693_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_753_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_753_nl;
  wire[9:0] Accum2_acc_1164_nl;
  wire[10:0] nl_Accum2_acc_1164_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_32_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_32_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_212_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_212_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_272_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_272_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_332_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_332_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_392_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_392_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_452_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_452_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_512_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_512_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_572_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_572_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_632_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_632_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_92_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_92_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_152_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_152_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_692_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_692_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_752_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_752_nl;
  wire[9:0] Accum2_acc_1176_nl;
  wire[10:0] nl_Accum2_acc_1176_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_31_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_31_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_211_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_211_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_271_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_271_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_331_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_331_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_391_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_391_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_451_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_451_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_511_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_511_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_571_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_571_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_631_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_631_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_91_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_91_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_151_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_151_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_691_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_691_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_751_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_751_nl;
  wire[9:0] Accum2_acc_1188_nl;
  wire[10:0] nl_Accum2_acc_1188_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_30_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_30_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_210_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_210_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_270_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_270_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_330_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_330_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_390_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_390_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_450_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_450_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_510_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_510_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_570_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_570_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_630_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_630_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_90_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_90_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_150_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_150_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_690_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_690_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_750_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_750_nl;
  wire[9:0] Accum2_acc_1200_nl;
  wire[10:0] nl_Accum2_acc_1200_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_29_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_29_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_209_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_209_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_269_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_269_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_329_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_329_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_389_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_389_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_449_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_449_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_509_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_509_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_569_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_569_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_629_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_629_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_89_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_89_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_149_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_149_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_689_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_689_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_749_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_749_nl;
  wire[9:0] Accum2_acc_1212_nl;
  wire[10:0] nl_Accum2_acc_1212_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_28_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_28_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_208_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_208_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_268_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_268_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_328_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_328_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_388_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_388_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_448_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_448_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_508_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_508_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_568_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_568_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_628_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_628_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_88_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_88_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_148_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_148_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_688_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_688_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_748_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_748_nl;
  wire[9:0] Accum2_acc_1224_nl;
  wire[10:0] nl_Accum2_acc_1224_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_27_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_27_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_207_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_207_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_267_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_267_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_327_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_327_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_387_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_387_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_447_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_447_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_507_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_507_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_567_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_567_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_627_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_627_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_87_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_87_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_147_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_147_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_687_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_687_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_747_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_747_nl;
  wire[9:0] Accum2_acc_1236_nl;
  wire[10:0] nl_Accum2_acc_1236_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_26_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_26_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_206_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_206_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_266_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_266_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_326_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_326_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_386_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_386_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_446_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_446_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_506_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_506_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_566_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_566_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_626_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_626_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_86_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_86_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_146_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_146_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_686_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_686_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_746_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_746_nl;
  wire[9:0] Accum2_acc_1248_nl;
  wire[10:0] nl_Accum2_acc_1248_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_25_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_25_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_205_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_205_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_265_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_265_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_325_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_325_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_385_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_385_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_445_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_445_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_505_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_505_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_565_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_565_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_625_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_625_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_85_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_85_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_145_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_145_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_685_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_685_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_745_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_745_nl;
  wire[9:0] Accum2_acc_1260_nl;
  wire[10:0] nl_Accum2_acc_1260_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_24_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_24_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_204_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_204_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_264_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_264_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_324_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_324_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_384_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_384_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_444_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_444_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_504_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_504_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_564_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_564_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_624_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_624_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_84_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_84_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_144_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_144_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_684_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_684_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_744_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_744_nl;
  wire[9:0] Accum2_acc_1272_nl;
  wire[10:0] nl_Accum2_acc_1272_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_23_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_23_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_203_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_203_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_263_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_263_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_323_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_323_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_383_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_383_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_443_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_443_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_503_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_503_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_563_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_563_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_623_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_623_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_83_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_83_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_143_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_143_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_683_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_683_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_743_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_743_nl;
  wire[9:0] Accum2_acc_1284_nl;
  wire[10:0] nl_Accum2_acc_1284_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_22_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_22_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_202_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_202_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_262_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_262_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_322_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_322_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_382_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_382_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_442_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_442_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_502_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_502_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_562_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_562_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_622_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_622_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_82_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_82_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_142_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_142_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_682_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_682_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_742_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_742_nl;
  wire[9:0] Accum2_acc_1296_nl;
  wire[10:0] nl_Accum2_acc_1296_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_21_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_21_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_201_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_201_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_261_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_261_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_321_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_321_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_381_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_381_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_441_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_441_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_501_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_501_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_561_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_561_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_621_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_621_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_81_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_81_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_141_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_141_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_681_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_681_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_741_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_741_nl;
  wire[9:0] Accum2_acc_1308_nl;
  wire[10:0] nl_Accum2_acc_1308_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_20_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_20_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_200_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_200_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_260_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_260_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_320_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_320_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_380_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_380_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_440_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_440_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_500_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_500_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_560_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_560_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_620_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_620_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_80_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_80_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_140_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_140_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_680_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_680_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_740_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_740_nl;
  wire[9:0] Accum2_acc_1320_nl;
  wire[10:0] nl_Accum2_acc_1320_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_19_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_19_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_199_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_199_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_259_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_259_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_319_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_319_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_379_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_379_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_439_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_439_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_499_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_499_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_559_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_559_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_619_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_619_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_79_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_79_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_139_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_139_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_679_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_679_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_739_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_739_nl;
  wire[9:0] Accum2_acc_1332_nl;
  wire[10:0] nl_Accum2_acc_1332_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_18_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_18_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_198_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_198_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_258_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_258_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_318_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_318_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_378_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_378_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_438_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_438_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_498_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_498_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_558_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_558_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_618_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_618_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_78_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_78_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_138_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_138_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_678_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_678_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_738_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_738_nl;
  wire[9:0] Accum2_acc_1344_nl;
  wire[10:0] nl_Accum2_acc_1344_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_17_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_17_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_197_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_197_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_257_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_257_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_317_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_317_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_377_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_377_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_437_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_437_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_497_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_497_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_557_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_557_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_617_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_617_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_77_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_77_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_137_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_137_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_677_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_677_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_737_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_737_nl;
  wire[9:0] Accum2_acc_1356_nl;
  wire[10:0] nl_Accum2_acc_1356_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_16_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_16_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_196_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_196_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_256_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_256_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_316_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_316_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_376_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_376_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_436_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_436_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_496_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_496_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_556_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_556_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_616_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_616_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_76_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_76_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_136_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_136_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_676_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_676_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_736_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_736_nl;
  wire[9:0] Accum2_acc_1368_nl;
  wire[10:0] nl_Accum2_acc_1368_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_15_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_15_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_195_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_195_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_255_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_255_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_315_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_315_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_375_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_375_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_435_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_435_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_495_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_495_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_555_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_555_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_615_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_615_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_75_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_75_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_135_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_135_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_675_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_675_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_735_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_735_nl;
  wire[9:0] Accum2_acc_1380_nl;
  wire[10:0] nl_Accum2_acc_1380_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_14_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_14_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_194_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_194_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_254_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_254_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_314_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_314_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_374_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_374_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_434_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_434_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_494_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_494_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_554_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_554_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_614_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_614_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_74_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_74_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_134_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_134_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_674_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_674_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_734_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_734_nl;
  wire[9:0] Accum2_acc_1392_nl;
  wire[10:0] nl_Accum2_acc_1392_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_13_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_13_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_193_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_193_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_253_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_253_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_313_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_313_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_373_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_373_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_433_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_433_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_493_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_493_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_553_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_553_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_613_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_613_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_73_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_73_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_133_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_133_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_673_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_673_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_733_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_733_nl;
  wire[9:0] Accum2_acc_1404_nl;
  wire[10:0] nl_Accum2_acc_1404_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_12_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_12_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_192_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_192_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_252_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_252_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_312_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_312_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_372_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_372_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_432_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_432_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_492_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_492_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_552_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_552_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_612_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_612_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_72_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_72_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_132_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_132_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_672_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_672_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_732_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_732_nl;
  wire[9:0] Accum2_acc_1416_nl;
  wire[10:0] nl_Accum2_acc_1416_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_11_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_11_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_191_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_191_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_251_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_251_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_311_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_311_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_371_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_371_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_431_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_431_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_491_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_491_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_551_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_551_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_611_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_611_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_71_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_71_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_131_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_131_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_671_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_671_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_731_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_731_nl;
  wire[9:0] Accum2_acc_1428_nl;
  wire[10:0] nl_Accum2_acc_1428_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_10_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_10_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_190_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_190_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_250_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_250_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_310_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_310_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_370_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_370_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_430_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_430_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_490_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_490_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_550_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_550_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_610_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_610_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_70_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_70_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_130_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_130_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_670_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_670_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_730_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_730_nl;
  wire[9:0] Accum2_acc_1440_nl;
  wire[10:0] nl_Accum2_acc_1440_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_9_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_9_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_189_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_189_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_249_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_249_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_309_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_309_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_369_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_369_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_429_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_429_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_489_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_489_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_549_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_549_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_609_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_609_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_69_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_69_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_129_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_129_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_669_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_669_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_729_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_729_nl;
  wire[9:0] Accum2_acc_1452_nl;
  wire[10:0] nl_Accum2_acc_1452_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_8_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_8_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_188_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_188_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_248_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_248_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_308_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_308_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_368_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_368_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_428_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_428_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_488_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_488_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_548_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_548_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_608_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_608_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_68_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_68_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_128_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_128_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_668_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_668_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_728_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_728_nl;
  wire[9:0] Accum2_acc_1464_nl;
  wire[10:0] nl_Accum2_acc_1464_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_7_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_7_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_187_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_187_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_247_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_247_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_307_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_307_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_367_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_367_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_427_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_427_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_487_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_487_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_547_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_547_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_607_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_607_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_67_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_67_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_127_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_127_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_667_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_667_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_727_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_727_nl;
  wire[9:0] Accum2_acc_1476_nl;
  wire[10:0] nl_Accum2_acc_1476_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_6_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_6_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_186_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_186_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_246_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_246_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_306_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_306_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_366_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_366_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_426_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_426_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_486_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_486_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_546_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_546_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_606_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_606_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_66_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_66_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_126_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_126_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_666_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_666_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_726_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_726_nl;
  wire[9:0] Accum2_acc_1488_nl;
  wire[10:0] nl_Accum2_acc_1488_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_5_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_5_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_185_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_185_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_245_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_245_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_305_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_305_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_365_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_365_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_425_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_425_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_485_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_485_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_545_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_545_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_605_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_605_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_65_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_65_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_125_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_125_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_665_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_665_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_725_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_725_nl;
  wire[9:0] Accum2_acc_1500_nl;
  wire[10:0] nl_Accum2_acc_1500_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_4_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_4_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_184_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_184_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_244_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_244_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_304_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_304_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_364_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_364_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_424_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_424_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_484_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_484_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_544_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_544_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_604_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_604_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_64_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_64_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_124_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_124_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_664_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_664_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_724_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_724_nl;
  wire[9:0] Accum2_acc_1512_nl;
  wire[10:0] nl_Accum2_acc_1512_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_3_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_3_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_183_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_183_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_243_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_243_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_303_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_303_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_363_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_363_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_423_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_423_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_483_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_483_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_543_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_543_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_603_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_603_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_63_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_63_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_123_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_123_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_663_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_663_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_723_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_723_nl;
  wire[9:0] Accum2_acc_1524_nl;
  wire[10:0] nl_Accum2_acc_1524_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_2_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_2_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_182_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_182_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_242_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_242_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_302_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_302_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_362_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_362_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_422_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_422_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_482_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_482_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_542_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_542_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_602_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_602_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_62_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_62_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_122_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_122_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_662_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_662_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_722_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_722_nl;
  wire[9:0] Accum2_acc_1536_nl;
  wire[10:0] nl_Accum2_acc_1536_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_1_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_1_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_181_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_181_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_241_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_241_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_301_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_301_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_361_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_361_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_421_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_421_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_481_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_481_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_541_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_541_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_601_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_601_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_61_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_61_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_121_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_121_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_661_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_661_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_721_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_721_nl;
  wire[9:0] Accum2_acc_1548_nl;
  wire[10:0] nl_Accum2_acc_1548_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_180_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_180_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_240_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_240_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_300_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_300_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_360_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_360_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_420_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_420_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_480_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_480_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_540_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_540_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_600_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_600_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_60_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_60_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_120_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_120_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_660_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_660_nl;
  wire[9:0] nnet_product_mult_input_t_config2_weight_t_product_mul_720_nl;
  wire signed [10:0] nl_nnet_product_mult_input_t_config2_weight_t_product_mul_720_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_130_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_7_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_124_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_1_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_46_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_67_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_43_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_19_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_178_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_94_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_10_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_127_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_85_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_13_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_91_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_121_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_79_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_61_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_172_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_73_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_163_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_118_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_160_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_115_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_109_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_25_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_100_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_97_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_22_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_112_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_145_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_103_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_64_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_169_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_142_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_136_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_28_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_106_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_139_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_70_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_40_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_175_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_55_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_31_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_82_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_151_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_34_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_148_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_133_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_58_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_88_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_4_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_76_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_16_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_154_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_52_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_166_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_157_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_37_nl;
  wire[1:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_49_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_nl;
  wire[16:0] operator_16_6_true_AC_RND_CONV_AC_SAT_acc_nl;
  wire[17:0] nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_nl;

  // Interconnect Declarations for Component Instantiations 
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nor_11_nl = ~(MUX_v_14_2_2((nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1[14:1]),
      14'b11111111111111, nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_3));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_5_nl
      = ~(MUX_v_14_2_2(nnet_linear_layer5_t_result_t_linear_config6_for_nor_11_nl,
      14'b11111111111111, nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_3));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_6_nl
      = ~((~((nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1[0]) |
      nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_3)) | nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_3);
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nor_7_nl = ~(MUX_v_14_2_2((nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1[14:1]),
      14'b11111111111111, nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_4));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_3_nl
      = ~(MUX_v_14_2_2(nnet_linear_layer5_t_result_t_linear_config6_for_nor_7_nl,
      14'b11111111111111, nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_4));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_4_nl
      = ~((~((nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1[0]) |
      nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_4)) | nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_4);
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nor_3_nl = ~(MUX_v_14_2_2((nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1[14:1]),
      14'b11111111111111, nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_5));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_1_nl
      = ~(MUX_v_14_2_2(nnet_linear_layer5_t_result_t_linear_config6_for_nor_3_nl,
      14'b11111111111111, nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_5));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_2_nl
      = ~((~((nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1[0]) |
      nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_5)) | nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_5);
  assign layer6_out = {(nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1[16])
      , nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_5_nl
      , nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_6_nl
      , (nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1[16]) , nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_3_nl
      , nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_4_nl
      , (nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1[16]) , nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_1_nl
      , nnet_linear_layer5_t_result_t_linear_config6_for_nnet_linear_layer5_t_result_t_linear_config6_for_nor_2_nl};
  assign layer4_out_0_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60)
      + conv_u2u_8_9(layer3_out_0_14_7_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60 = ~((layer2_out_0_1[13])
      | (~((layer2_out_0_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_2_nl = ~(MUX_v_8_2_2((layer2_out_0_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_nl = (layer2_out_0_1[13])
      & (~((layer2_out_0_1[12:8]==5'b11111)));
  assign layer3_out_0_14_7_1 = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_2_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_60_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_2_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_60_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_60_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_60_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61 = ~((layer2_out_1_1[13])
      | (~((layer2_out_1_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_6_nl = ~(MUX_v_8_2_2((layer2_out_1_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_4_nl = (layer2_out_1_1[13])
      & (~((layer2_out_1_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_2_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_6_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_4_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_61_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_3_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_61_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_61_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_61_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62 = ~((layer2_out_2_1[13])
      | (~((layer2_out_2_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_9_nl = ~(MUX_v_8_2_2((layer2_out_2_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_5_nl = (layer2_out_2_1[13])
      & (~((layer2_out_2_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_3_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_9_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_5_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_62_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_4_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_62_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_62_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_62_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63 = ~((layer2_out_3_1[13])
      | (~((layer2_out_3_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_12_nl = ~(MUX_v_8_2_2((layer2_out_3_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_6_nl = (layer2_out_3_1[13])
      & (~((layer2_out_3_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_4_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_12_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_6_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_63_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_5_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_63_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_63_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_63_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64 = ~((layer2_out_4_1[13])
      | (~((layer2_out_4_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_15_nl = ~(MUX_v_8_2_2((layer2_out_4_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_7_nl = (layer2_out_4_1[13])
      & (~((layer2_out_4_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_5_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_15_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_7_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_64_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_6_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_64_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_64_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_64_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65 = ~((layer2_out_5_1[13])
      | (~((layer2_out_5_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_18_nl = ~(MUX_v_8_2_2((layer2_out_5_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_8_nl = (layer2_out_5_1[13])
      & (~((layer2_out_5_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_6_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_18_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_8_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_65_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_7_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_65_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_65_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_65_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66 = ~((layer2_out_6_1[13])
      | (~((layer2_out_6_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_21_nl = ~(MUX_v_8_2_2((layer2_out_6_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_9_nl = (layer2_out_6_1[13])
      & (~((layer2_out_6_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_7_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_21_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_9_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_66_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_8_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_66_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_66_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_66_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67 = ~((layer2_out_7_1[13])
      | (~((layer2_out_7_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_24_nl = ~(MUX_v_8_2_2((layer2_out_7_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_10_nl = (layer2_out_7_1[13])
      & (~((layer2_out_7_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_8_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_24_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_10_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_67_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_9_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_67_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_67_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_67_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68 = ~((layer2_out_8_1[13])
      | (~((layer2_out_8_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_27_nl = ~(MUX_v_8_2_2((layer2_out_8_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_11_nl = (layer2_out_8_1[13])
      & (~((layer2_out_8_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_9_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_27_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_11_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_68_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_10_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_68_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_68_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_68_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69 = ~((layer2_out_9_1[13])
      | (~((layer2_out_9_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_30_nl = ~(MUX_v_8_2_2((layer2_out_9_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_12_nl = (layer2_out_9_1[13])
      & (~((layer2_out_9_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_10_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_30_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_12_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_69_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_11_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_69_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_69_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_69_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70 = ~((layer2_out_10_1[13])
      | (~((layer2_out_10_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_33_nl = ~(MUX_v_8_2_2((layer2_out_10_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_13_nl = (layer2_out_10_1[13])
      & (~((layer2_out_10_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_11_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_33_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_13_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_70_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_12_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_70_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_70_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_70_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71 = ~((layer2_out_11_1[13])
      | (~((layer2_out_11_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_36_nl = ~(MUX_v_8_2_2((layer2_out_11_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_14_nl = (layer2_out_11_1[13])
      & (~((layer2_out_11_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_12_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_36_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_14_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_71_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_13_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_71_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_71_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_71_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72 = ~((layer2_out_12_1[13])
      | (~((layer2_out_12_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_39_nl = ~(MUX_v_8_2_2((layer2_out_12_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_15_nl = (layer2_out_12_1[13])
      & (~((layer2_out_12_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_13_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_39_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_15_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_72_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_14_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_72_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_72_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_72_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73 = ~((layer2_out_13_1[13])
      | (~((layer2_out_13_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_42_nl = ~(MUX_v_8_2_2((layer2_out_13_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_16_nl = (layer2_out_13_1[13])
      & (~((layer2_out_13_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_14_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_42_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_16_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_73_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_15_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_73_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_73_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_73_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74 = ~((layer2_out_14_1[13])
      | (~((layer2_out_14_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_45_nl = ~(MUX_v_8_2_2((layer2_out_14_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_17_nl = (layer2_out_14_1[13])
      & (~((layer2_out_14_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_15_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_45_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_17_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_74_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_16_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_74_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_74_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_74_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75 = ~((layer2_out_15_1[13])
      | (~((layer2_out_15_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_48_nl = ~(MUX_v_8_2_2((layer2_out_15_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_18_nl = (layer2_out_15_1[13])
      & (~((layer2_out_15_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_16_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_48_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_18_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_75_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_17_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_75_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_75_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_75_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76 = ~((layer2_out_16_1[13])
      | (~((layer2_out_16_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_51_nl = ~(MUX_v_8_2_2((layer2_out_16_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_19_nl = (layer2_out_16_1[13])
      & (~((layer2_out_16_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_17_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_51_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_19_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_76_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_18_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_76_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_76_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_76_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77 = ~((layer2_out_17_1[13])
      | (~((layer2_out_17_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_54_nl = ~(MUX_v_8_2_2((layer2_out_17_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_20_nl = (layer2_out_17_1[13])
      & (~((layer2_out_17_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_18_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_54_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_20_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_77_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_19_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_77_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_77_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_77_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78 = ~((layer2_out_18_1[13])
      | (~((layer2_out_18_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_57_nl = ~(MUX_v_8_2_2((layer2_out_18_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_21_nl = (layer2_out_18_1[13])
      & (~((layer2_out_18_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_19_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_57_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_21_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_78_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_20_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_78_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_78_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_78_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79 = ~((layer2_out_19_1[13])
      | (~((layer2_out_19_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_60_nl = ~(MUX_v_8_2_2((layer2_out_19_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_22_nl = (layer2_out_19_1[13])
      & (~((layer2_out_19_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_20_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_60_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_22_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_79_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_21_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_79_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_79_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_79_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80 = ~((layer2_out_20_1[13])
      | (~((layer2_out_20_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_63_nl = ~(MUX_v_8_2_2((layer2_out_20_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_23_nl = (layer2_out_20_1[13])
      & (~((layer2_out_20_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_21_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_63_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_23_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_80_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_22_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_80_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_80_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_80_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81 = ~((layer2_out_21_1[13])
      | (~((layer2_out_21_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_66_nl = ~(MUX_v_8_2_2((layer2_out_21_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_24_nl = (layer2_out_21_1[13])
      & (~((layer2_out_21_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_22_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_66_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_24_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_81_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_23_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_81_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_81_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_81_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82 = ~((layer2_out_22_1[13])
      | (~((layer2_out_22_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_69_nl = ~(MUX_v_8_2_2((layer2_out_22_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_25_nl = (layer2_out_22_1[13])
      & (~((layer2_out_22_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_23_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_69_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_25_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_82_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_24_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_82_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_82_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_82_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83 = ~((layer2_out_23_1[13])
      | (~((layer2_out_23_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_72_nl = ~(MUX_v_8_2_2((layer2_out_23_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_26_nl = (layer2_out_23_1[13])
      & (~((layer2_out_23_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_24_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_72_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_26_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_83_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_25_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_83_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_83_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_83_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84 = ~((layer2_out_24_1[13])
      | (~((layer2_out_24_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_75_nl = ~(MUX_v_8_2_2((layer2_out_24_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_27_nl = (layer2_out_24_1[13])
      & (~((layer2_out_24_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_25_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_75_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_27_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_84_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_26_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_84_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_84_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_84_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85 = ~((layer2_out_25_1[13])
      | (~((layer2_out_25_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_78_nl = ~(MUX_v_8_2_2((layer2_out_25_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_28_nl = (layer2_out_25_1[13])
      & (~((layer2_out_25_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_26_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_78_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_28_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_85_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_27_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_85_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_85_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_85_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86 = ~((layer2_out_26_1[13])
      | (~((layer2_out_26_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_81_nl = ~(MUX_v_8_2_2((layer2_out_26_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_29_nl = (layer2_out_26_1[13])
      & (~((layer2_out_26_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_27_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_81_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_29_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_86_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_28_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_86_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_86_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_86_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87 = ~((layer2_out_27_1[13])
      | (~((layer2_out_27_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_84_nl = ~(MUX_v_8_2_2((layer2_out_27_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_30_nl = (layer2_out_27_1[13])
      & (~((layer2_out_27_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_28_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_84_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_30_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_87_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_29_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_87_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_87_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_87_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88 = ~((layer2_out_28_1[13])
      | (~((layer2_out_28_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_87_nl = ~(MUX_v_8_2_2((layer2_out_28_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_31_nl = (layer2_out_28_1[13])
      & (~((layer2_out_28_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_29_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_87_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_31_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_88_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_30_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_88_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_88_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_88_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89 = ~((layer2_out_29_1[13])
      | (~((layer2_out_29_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_90_nl = ~(MUX_v_8_2_2((layer2_out_29_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_32_nl = (layer2_out_29_1[13])
      & (~((layer2_out_29_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_30_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_90_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_32_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_89_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_31_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_89_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_89_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_89_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90 = ~((layer2_out_30_1[13])
      | (~((layer2_out_30_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_93_nl = ~(MUX_v_8_2_2((layer2_out_30_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_33_nl = (layer2_out_30_1[13])
      & (~((layer2_out_30_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_31_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_93_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_33_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_90_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_32_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_90_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_90_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_90_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91 = ~((layer2_out_31_1[13])
      | (~((layer2_out_31_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_96_nl = ~(MUX_v_8_2_2((layer2_out_31_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_34_nl = (layer2_out_31_1[13])
      & (~((layer2_out_31_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_32_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_96_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_34_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_91_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_33_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_91_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_91_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_91_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92 = ~((layer2_out_32_1[13])
      | (~((layer2_out_32_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_99_nl = ~(MUX_v_8_2_2((layer2_out_32_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_35_nl = (layer2_out_32_1[13])
      & (~((layer2_out_32_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_33_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_99_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_35_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_92_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_34_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_92_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_92_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_92_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93 = ~((layer2_out_33_1[13])
      | (~((layer2_out_33_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_102_nl = ~(MUX_v_8_2_2((layer2_out_33_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_36_nl = (layer2_out_33_1[13])
      & (~((layer2_out_33_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_34_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_102_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_36_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_93_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_35_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_93_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_93_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_93_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94 = ~((layer2_out_34_1[13])
      | (~((layer2_out_34_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_105_nl = ~(MUX_v_8_2_2((layer2_out_34_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_37_nl = (layer2_out_34_1[13])
      & (~((layer2_out_34_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_35_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_105_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_37_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_94_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_36_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_94_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_94_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_94_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95 = ~((layer2_out_35_1[13])
      | (~((layer2_out_35_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_108_nl = ~(MUX_v_8_2_2((layer2_out_35_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_38_nl = (layer2_out_35_1[13])
      & (~((layer2_out_35_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_36_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_108_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_38_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_95_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_37_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_95_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_95_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_95_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96 = ~((layer2_out_36_1[13])
      | (~((layer2_out_36_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_111_nl = ~(MUX_v_8_2_2((layer2_out_36_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_39_nl = (layer2_out_36_1[13])
      & (~((layer2_out_36_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_37_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_111_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_39_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_96_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_38_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_96_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_96_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_96_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97 = ~((layer2_out_37_1[13])
      | (~((layer2_out_37_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_114_nl = ~(MUX_v_8_2_2((layer2_out_37_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_40_nl = (layer2_out_37_1[13])
      & (~((layer2_out_37_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_38_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_114_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_40_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_97_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_39_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_97_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_97_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_97_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98 = ~((layer2_out_38_1[13])
      | (~((layer2_out_38_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_117_nl = ~(MUX_v_8_2_2((layer2_out_38_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_41_nl = (layer2_out_38_1[13])
      & (~((layer2_out_38_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_39_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_117_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_41_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_98_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_40_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_98_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_98_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_98_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99 = ~((layer2_out_39_1[13])
      | (~((layer2_out_39_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_120_nl = ~(MUX_v_8_2_2((layer2_out_39_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_42_nl = (layer2_out_39_1[13])
      & (~((layer2_out_39_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_40_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_120_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_42_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_99_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_41_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_99_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_99_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_99_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100 = ~((layer2_out_40_1[13])
      | (~((layer2_out_40_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_123_nl = ~(MUX_v_8_2_2((layer2_out_40_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_43_nl = (layer2_out_40_1[13])
      & (~((layer2_out_40_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_41_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_123_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_43_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_100_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_42_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_100_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_100_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_100_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101 = ~((layer2_out_41_1[13])
      | (~((layer2_out_41_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_126_nl = ~(MUX_v_8_2_2((layer2_out_41_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_44_nl = (layer2_out_41_1[13])
      & (~((layer2_out_41_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_42_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_126_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_44_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_101_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_43_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_101_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_101_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_101_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102 = ~((layer2_out_42_1[13])
      | (~((layer2_out_42_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_129_nl = ~(MUX_v_8_2_2((layer2_out_42_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_45_nl = (layer2_out_42_1[13])
      & (~((layer2_out_42_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_43_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_129_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_45_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_102_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_44_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_102_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_102_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_102_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103 = ~((layer2_out_43_1[13])
      | (~((layer2_out_43_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_132_nl = ~(MUX_v_8_2_2((layer2_out_43_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_46_nl = (layer2_out_43_1[13])
      & (~((layer2_out_43_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_44_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_132_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_46_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_103_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_45_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_103_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_103_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_103_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104 = ~((layer2_out_44_1[13])
      | (~((layer2_out_44_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_135_nl = ~(MUX_v_8_2_2((layer2_out_44_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_47_nl = (layer2_out_44_1[13])
      & (~((layer2_out_44_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_45_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_135_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_47_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_104_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_46_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_104_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_104_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_104_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105 = ~((layer2_out_45_1[13])
      | (~((layer2_out_45_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_138_nl = ~(MUX_v_8_2_2((layer2_out_45_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_48_nl = (layer2_out_45_1[13])
      & (~((layer2_out_45_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_46_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_138_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_48_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_105_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_47_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_105_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_105_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_105_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106 = ~((layer2_out_46_1[13])
      | (~((layer2_out_46_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_141_nl = ~(MUX_v_8_2_2((layer2_out_46_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_49_nl = (layer2_out_46_1[13])
      & (~((layer2_out_46_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_47_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_141_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_49_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_106_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_48_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_106_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_106_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_106_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107 = ~((layer2_out_47_1[13])
      | (~((layer2_out_47_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_144_nl = ~(MUX_v_8_2_2((layer2_out_47_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_50_nl = (layer2_out_47_1[13])
      & (~((layer2_out_47_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_48_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_144_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_50_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_107_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_49_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_107_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_107_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_107_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108 = ~((layer2_out_48_1[13])
      | (~((layer2_out_48_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_147_nl = ~(MUX_v_8_2_2((layer2_out_48_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_51_nl = (layer2_out_48_1[13])
      & (~((layer2_out_48_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_49_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_147_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_51_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_108_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_50_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_108_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_108_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_108_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109 = ~((layer2_out_49_1[13])
      | (~((layer2_out_49_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_150_nl = ~(MUX_v_8_2_2((layer2_out_49_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_52_nl = (layer2_out_49_1[13])
      & (~((layer2_out_49_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_50_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_150_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_52_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_109_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_51_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_109_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_109_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_109_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110 = ~((layer2_out_50_1[13])
      | (~((layer2_out_50_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_153_nl = ~(MUX_v_8_2_2((layer2_out_50_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_53_nl = (layer2_out_50_1[13])
      & (~((layer2_out_50_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_51_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_153_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_53_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_110_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_52_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_110_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_110_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_110_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111 = ~((layer2_out_51_1[13])
      | (~((layer2_out_51_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_156_nl = ~(MUX_v_8_2_2((layer2_out_51_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_54_nl = (layer2_out_51_1[13])
      & (~((layer2_out_51_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_52_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_156_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_54_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_111_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_53_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_111_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_111_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_111_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112 = ~((layer2_out_52_1[13])
      | (~((layer2_out_52_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_159_nl = ~(MUX_v_8_2_2((layer2_out_52_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_55_nl = (layer2_out_52_1[13])
      & (~((layer2_out_52_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_53_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_159_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_55_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_112_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_54_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_112_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_112_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_112_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113 = ~((layer2_out_53_1[13])
      | (~((layer2_out_53_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_162_nl = ~(MUX_v_8_2_2((layer2_out_53_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_56_nl = (layer2_out_53_1[13])
      & (~((layer2_out_53_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_54_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_162_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_56_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_113_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_55_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_113_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_113_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_113_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114 = ~((layer2_out_54_1[13])
      | (~((layer2_out_54_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_165_nl = ~(MUX_v_8_2_2((layer2_out_54_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_57_nl = (layer2_out_54_1[13])
      & (~((layer2_out_54_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_55_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_165_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_57_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_114_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_56_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_114_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_114_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_114_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115 = ~((layer2_out_55_1[13])
      | (~((layer2_out_55_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_168_nl = ~(MUX_v_8_2_2((layer2_out_55_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_58_nl = (layer2_out_55_1[13])
      & (~((layer2_out_55_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_56_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_168_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_58_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_115_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_57_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_115_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_115_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_115_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116 = ~((layer2_out_56_1[13])
      | (~((layer2_out_56_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_171_nl = ~(MUX_v_8_2_2((layer2_out_56_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_59_nl = (layer2_out_56_1[13])
      & (~((layer2_out_56_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_57_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_171_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_59_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_116_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_58_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_116_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_116_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_116_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117 = ~((layer2_out_57_1[13])
      | (~((layer2_out_57_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_174_nl = ~(MUX_v_8_2_2((layer2_out_57_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_60_nl = (layer2_out_57_1[13])
      & (~((layer2_out_57_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_58_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_174_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_60_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_117_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_59_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_117_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_117_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_117_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118 = ~((layer2_out_58_1[13])
      | (~((layer2_out_58_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_177_nl = ~(MUX_v_8_2_2((layer2_out_58_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_61_nl = (layer2_out_58_1[13])
      & (~((layer2_out_58_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_59_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_177_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_61_nl));
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119
      & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_itm_16_1;
  assign nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_118_psp_1 = conv_u2u_1_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119)
      + conv_u2u_8_9(nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_60_psp_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_118_psp_1 = nl_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_118_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119 = (nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_118_psp_1[8:3]!=6'b000000);
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119 = ~((layer2_out_59_1[13])
      | (~((layer2_out_59_1[12:8]!=5'b00000))));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_180_nl = ~(MUX_v_8_2_2((layer2_out_59_1[7:0]),
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_and_62_nl = (layer2_out_59_1[13])
      & (~((layer2_out_59_1[12:8]==5'b11111)));
  assign nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_60_psp_1
      = ~(MUX_v_8_2_2(nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_180_nl,
      8'b11111111, nnet_linear_layer2_t_layer3_t_linear_config3_for_and_62_nl));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_and_7_nl = (Accum2_1_acc_psp_1[1:0]==2'b11);
  assign nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1 = (Accum2_1_acc_psp_1[17:1])
      + conv_u2s_1_17(nnet_linear_layer5_t_result_t_linear_config6_for_and_7_nl);
  assign nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1 = nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1[16:0];
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_3 = ~((nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1[16:15]!=2'b01));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_3 = (nnet_linear_layer5_t_result_t_linear_config6_for_acc_4_psp_1[16:15]==2'b10);
  assign nnet_linear_layer5_t_result_t_linear_config6_for_and_5_nl = (Accum2_1_acc_4_psp_1[1:0]==2'b11);
  assign nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1 = (Accum2_1_acc_4_psp_1[17:1])
      + conv_u2s_1_17(nnet_linear_layer5_t_result_t_linear_config6_for_and_5_nl);
  assign nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1 = nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1[16:0];
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_4 = ~((nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1[16:15]!=2'b01));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_4 = (nnet_linear_layer5_t_result_t_linear_config6_for_acc_3_psp_1[16:15]==2'b10);
  assign nnet_linear_layer5_t_result_t_linear_config6_for_and_nl = (Accum2_1_acc_3_psp_1[1:0]==2'b11);
  assign nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1 = (Accum2_1_acc_3_psp_1[17:1])
      + conv_u2s_1_17(nnet_linear_layer5_t_result_t_linear_config6_for_and_nl);
  assign nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1 = nl_nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1[16:0];
  assign nnet_linear_layer5_t_result_t_linear_config6_for_nor_ovfl_5 = ~((nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1[16:15]!=2'b01));
  assign nnet_linear_layer5_t_result_t_linear_config6_for_and_unfl_5 = (nnet_linear_layer5_t_result_t_linear_config6_for_acc_1_psp_1[16:15]==2'b10);
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_167_sdt = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0}))
      * $signed((w5[671:668]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_167_sdt = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_167_sdt[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_2_nl = $signed(conv_u2s_8_9({layer4_out_conc_4_7
      , layer4_out_conc_4_6_5 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[11:8]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_2_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_2_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_5_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0}))
      * $signed((w5[23:20]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_5_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_5_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_8_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0}))
      * $signed((w5[35:32]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_8_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_8_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_11_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0}))
      * $signed((w5[47:44]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_11_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_11_nl[11:0];
  assign nl_Accum2_1_acc_362_nl = conv_s2s_4_5(nnet_product_mult_layer4_t_config5_weight_t_product_mul_167_sdt[11:8])
      + conv_s2s_4_5(b5[11:8]);
  assign Accum2_1_acc_362_nl = nl_Accum2_1_acc_362_nl[4:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_170_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0}))
      * $signed((w5[683:680]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_170_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_170_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_98_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0}))
      * $signed((w5[395:392]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_98_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_98_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_101_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0}))
      * $signed((w5[407:404]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_101_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_101_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_104_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0}))
      * $signed((w5[419:416]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_104_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_104_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_107_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0}))
      * $signed((w5[431:428]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_107_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_107_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_110_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0}))
      * $signed((w5[443:440]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_110_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_110_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_113_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0}))
      * $signed((w5[455:452]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_113_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_113_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_173_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0}))
      * $signed((w5[695:692]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_173_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_173_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_176_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0}))
      * $signed((w5[707:704]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_176_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_176_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_62_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0}))
      * $signed((w5[251:248]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_62_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_62_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_65_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0}))
      * $signed((w5[263:260]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_65_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_65_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_50_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0}))
      * $signed((w5[203:200]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_50_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_50_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_53_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0}))
      * $signed((w5[215:212]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_53_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_53_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_56_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0}))
      * $signed((w5[227:224]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_56_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_56_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_59_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0}))
      * $signed((w5[239:236]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_59_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_59_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_68_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0}))
      * $signed((w5[275:272]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_68_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_68_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_71_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0}))
      * $signed((w5[287:284]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_71_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_71_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_86_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0}))
      * $signed((w5[347:344]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_86_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_86_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_89_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0}))
      * $signed((w5[359:356]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_89_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_89_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_74_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0}))
      * $signed((w5[299:296]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_74_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_74_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_77_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0}))
      * $signed((w5[311:308]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_77_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_77_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_80_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0}))
      * $signed((w5[323:320]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_80_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_80_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_83_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0}))
      * $signed((w5[335:332]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_83_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_83_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_92_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0}))
      * $signed((w5[371:368]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_92_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_92_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_95_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0}))
      * $signed((w5[383:380]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_95_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_95_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_155_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0}))
      * $signed((w5[623:620]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_155_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_155_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_158_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0}))
      * $signed((w5[635:632]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_158_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_158_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_179_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0}))
      * $signed((w5[719:716]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_179_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_179_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_149_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0}))
      * $signed((w5[599:596]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_149_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_149_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_152_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0}))
      * $signed((w5[611:608]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_152_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_152_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_143_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0}))
      * $signed((w5[575:572]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_143_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_143_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_146_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0}))
      * $signed((w5[587:584]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_146_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_146_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_137_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0}))
      * $signed((w5[551:548]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_137_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_137_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_128_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0}))
      * $signed((w5[515:512]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_128_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_128_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_119_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0}))
      * $signed((w5[479:476]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_119_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_119_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_122_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0}))
      * $signed((w5[491:488]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_122_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_122_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_116_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0}))
      * $signed((w5[467:464]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_116_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_116_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_140_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0}))
      * $signed((w5[563:560]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_140_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_140_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_131_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0}))
      * $signed((w5[527:524]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_131_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_131_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_134_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0}))
      * $signed((w5[539:536]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_134_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_134_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_125_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0}))
      * $signed((w5[503:500]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_125_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_125_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_14_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0}))
      * $signed((w5[59:56]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_14_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_14_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_17_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0}))
      * $signed((w5[71:68]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_17_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_17_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_20_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0}))
      * $signed((w5[83:80]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_20_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_20_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_23_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0}))
      * $signed((w5[95:92]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_23_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_23_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_38_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0}))
      * $signed((w5[155:152]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_38_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_38_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_41_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0}))
      * $signed((w5[167:164]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_41_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_41_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_44_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0}))
      * $signed((w5[179:176]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_44_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_44_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_47_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0}))
      * $signed((w5[191:188]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_47_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_47_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_26_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0}))
      * $signed((w5[107:104]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_26_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_26_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_29_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0}))
      * $signed((w5[119:116]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_29_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_29_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_32_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0}))
      * $signed((w5[131:128]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_32_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_32_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_35_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0}))
      * $signed((w5[143:140]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_35_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_35_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_161_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0}))
      * $signed((w5[647:644]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_161_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_161_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_164_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0}))
      * $signed((w5[659:656]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_164_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_164_nl[11:0];
  assign nl_Accum2_1_acc_psp_1 = conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_2_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_5_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_8_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_11_nl)
      + conv_s2s_13_18({Accum2_1_acc_362_nl , (nnet_product_mult_layer4_t_config5_weight_t_product_mul_167_sdt[7:0])})
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_170_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_98_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_101_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_104_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_107_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_110_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_113_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_173_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_176_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_62_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_65_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_50_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_53_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_56_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_59_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_68_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_71_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_86_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_89_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_74_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_77_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_80_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_83_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_92_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_95_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_155_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_158_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_179_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_149_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_152_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_143_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_146_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_137_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_128_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_119_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_122_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_116_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_140_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_131_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_134_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_125_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_14_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_17_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_20_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_23_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_38_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_41_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_44_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_47_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_26_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_29_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_32_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_35_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_161_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_164_nl);
  assign Accum2_1_acc_psp_1 = nl_Accum2_1_acc_psp_1[17:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_169_sdt = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0}))
      * $signed((w5[679:676]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_169_sdt = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_169_sdt[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_4_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0}))
      * $signed((w5[19:16]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_4_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_4_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_7_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0}))
      * $signed((w5[31:28]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_7_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_7_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_10_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0}))
      * $signed((w5[43:40]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_10_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_10_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_13_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0}))
      * $signed((w5[55:52]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_13_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_13_nl[11:0];
  assign nl_Accum2_1_acc_363_nl = conv_s2s_4_5(nnet_product_mult_layer4_t_config5_weight_t_product_mul_169_sdt[11:8])
      + conv_s2s_4_5(b5[7:4]);
  assign Accum2_1_acc_363_nl = nl_Accum2_1_acc_363_nl[4:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_172_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0}))
      * $signed((w5[691:688]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_172_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_172_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_100_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0}))
      * $signed((w5[403:400]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_100_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_100_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_103_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0}))
      * $signed((w5[415:412]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_103_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_103_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_106_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0}))
      * $signed((w5[427:424]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_106_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_106_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_109_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0}))
      * $signed((w5[439:436]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_109_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_109_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_112_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0}))
      * $signed((w5[451:448]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_112_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_112_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_115_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0}))
      * $signed((w5[463:460]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_115_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_115_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_175_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0}))
      * $signed((w5[703:700]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_175_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_175_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_178_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0}))
      * $signed((w5[715:712]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_178_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_178_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_64_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0}))
      * $signed((w5[259:256]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_64_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_64_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_67_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0}))
      * $signed((w5[271:268]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_67_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_67_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_52_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0}))
      * $signed((w5[211:208]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_52_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_52_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_55_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0}))
      * $signed((w5[223:220]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_55_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_55_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_58_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0}))
      * $signed((w5[235:232]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_58_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_58_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_61_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0}))
      * $signed((w5[247:244]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_61_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_61_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_70_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0}))
      * $signed((w5[283:280]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_70_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_70_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_73_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0}))
      * $signed((w5[295:292]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_73_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_73_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_88_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0}))
      * $signed((w5[355:352]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_88_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_88_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_91_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0}))
      * $signed((w5[367:364]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_91_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_91_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_76_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0}))
      * $signed((w5[307:304]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_76_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_76_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_79_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0}))
      * $signed((w5[319:316]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_79_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_79_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_82_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0}))
      * $signed((w5[331:328]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_82_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_82_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_85_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0}))
      * $signed((w5[343:340]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_85_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_85_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_94_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0}))
      * $signed((w5[379:376]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_94_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_94_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_97_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0}))
      * $signed((w5[391:388]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_97_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_97_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_157_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0}))
      * $signed((w5[631:628]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_157_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_157_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_160_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0}))
      * $signed((w5[643:640]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_160_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_160_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_151_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0}))
      * $signed((w5[607:604]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_151_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_151_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_154_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0}))
      * $signed((w5[619:616]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_154_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_154_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_145_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0}))
      * $signed((w5[583:580]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_145_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_145_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_148_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0}))
      * $signed((w5[595:592]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_148_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_148_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_139_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0}))
      * $signed((w5[559:556]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_139_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_139_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_142_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0}))
      * $signed((w5[571:568]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_142_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_142_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_121_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0}))
      * $signed((w5[487:484]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_121_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_121_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_124_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0}))
      * $signed((w5[499:496]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_124_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_124_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_118_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0}))
      * $signed((w5[475:472]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_118_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_118_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_1_nl = $signed(conv_u2s_8_9({layer4_out_conc_4_7
      , layer4_out_conc_4_6_5 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[7:4]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_1_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_1_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_133_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0}))
      * $signed((w5[535:532]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_133_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_133_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_136_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0}))
      * $signed((w5[547:544]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_136_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_136_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_127_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0}))
      * $signed((w5[511:508]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_127_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_127_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_130_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0}))
      * $signed((w5[523:520]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_130_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_130_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_16_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0}))
      * $signed((w5[67:64]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_16_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_16_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_19_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0}))
      * $signed((w5[79:76]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_19_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_19_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_22_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0}))
      * $signed((w5[91:88]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_22_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_22_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_25_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0}))
      * $signed((w5[103:100]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_25_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_25_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_40_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0}))
      * $signed((w5[163:160]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_40_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_40_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_43_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0}))
      * $signed((w5[175:172]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_43_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_43_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_46_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0}))
      * $signed((w5[187:184]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_46_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_46_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_49_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0}))
      * $signed((w5[199:196]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_49_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_49_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_28_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0}))
      * $signed((w5[115:112]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_28_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_28_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_31_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0}))
      * $signed((w5[127:124]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_31_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_31_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_34_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0}))
      * $signed((w5[139:136]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_34_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_34_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_37_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0}))
      * $signed((w5[151:148]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_37_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_37_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_163_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0}))
      * $signed((w5[655:652]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_163_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_163_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_166_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0}))
      * $signed((w5[667:664]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_166_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_166_nl[11:0];
  assign nl_Accum2_1_acc_4_psp_1 = conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_4_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_7_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_10_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_13_nl)
      + conv_s2s_13_18({Accum2_1_acc_363_nl , (nnet_product_mult_layer4_t_config5_weight_t_product_mul_169_sdt[7:0])})
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_172_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_100_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_103_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_106_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_109_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_112_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_115_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_175_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_178_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_64_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_67_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_52_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_55_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_58_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_61_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_70_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_73_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_88_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_91_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_76_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_79_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_82_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_85_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_94_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_97_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_157_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_160_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_151_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_154_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_145_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_148_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_139_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_142_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_121_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_124_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_118_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_1_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_133_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_136_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_127_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_130_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_16_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_19_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_22_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_25_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_40_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_43_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_46_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_49_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_28_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_31_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_34_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_37_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_163_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_166_nl);
  assign Accum2_1_acc_4_psp_1 = nl_Accum2_1_acc_4_psp_1[17:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_168_sdt = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0}))
      * $signed((w5[675:672]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_168_sdt = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_168_sdt[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_3_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_2_pmx_3_mx0}))
      * $signed((w5[15:12]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_3_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_3_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_6_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_3_pmx_3_mx0}))
      * $signed((w5[27:24]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_6_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_6_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_9_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_4_pmx_3_mx0}))
      * $signed((w5[39:36]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_9_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_9_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_12_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_5_pmx_3_mx0}))
      * $signed((w5[51:48]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_12_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_12_nl[11:0];
  assign nl_Accum2_1_acc_364_nl = conv_s2s_4_5(nnet_product_mult_layer4_t_config5_weight_t_product_mul_168_sdt[11:8])
      + conv_s2s_4_5(b5[3:0]);
  assign Accum2_1_acc_364_nl = nl_Accum2_1_acc_364_nl[4:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_171_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0}))
      * $signed((w5[687:684]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_171_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_171_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_99_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0}))
      * $signed((w5[399:396]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_99_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_99_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_102_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0}))
      * $signed((w5[411:408]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_102_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_102_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_105_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0}))
      * $signed((w5[423:420]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_105_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_105_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_108_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0}))
      * $signed((w5[435:432]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_108_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_108_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_111_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0}))
      * $signed((w5[447:444]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_111_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_111_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_114_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0}))
      * $signed((w5[459:456]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_114_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_114_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_174_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0}))
      * $signed((w5[699:696]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_174_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_174_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_177_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0}))
      * $signed((w5[711:708]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_177_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_177_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_63_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0}))
      * $signed((w5[255:252]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_63_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_63_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_66_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0}))
      * $signed((w5[267:264]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_66_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_66_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_51_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0}))
      * $signed((w5[207:204]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_51_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_51_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_54_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0}))
      * $signed((w5[219:216]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_54_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_54_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_57_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0}))
      * $signed((w5[231:228]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_57_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_57_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_60_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0}))
      * $signed((w5[243:240]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_60_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_60_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_69_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0}))
      * $signed((w5[279:276]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_69_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_69_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_72_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0}))
      * $signed((w5[291:288]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_72_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_72_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_87_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0}))
      * $signed((w5[351:348]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_87_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_87_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_90_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0}))
      * $signed((w5[363:360]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_90_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_90_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_75_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0}))
      * $signed((w5[303:300]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_75_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_75_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_78_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0}))
      * $signed((w5[315:312]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_78_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_78_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_81_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0}))
      * $signed((w5[327:324]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_81_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_81_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_84_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0}))
      * $signed((w5[339:336]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_84_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_84_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_93_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0}))
      * $signed((w5[375:372]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_93_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_93_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_96_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0}))
      * $signed((w5[387:384]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_96_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_96_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_156_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0}))
      * $signed((w5[627:624]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_156_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_156_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_159_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0}))
      * $signed((w5[639:636]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_159_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_159_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_150_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0}))
      * $signed((w5[603:600]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_150_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_150_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_153_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0}))
      * $signed((w5[615:612]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_153_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_153_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_144_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0}))
      * $signed((w5[579:576]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_144_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_144_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_147_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0}))
      * $signed((w5[591:588]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_147_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_147_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_138_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0}))
      * $signed((w5[555:552]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_138_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_138_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_141_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0}))
      * $signed((w5[567:564]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_141_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_141_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_120_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0}))
      * $signed((w5[483:480]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_120_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_120_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_123_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0}))
      * $signed((w5[495:492]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_123_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_123_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_117_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0}))
      * $signed((w5[471:468]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_117_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_117_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_nl = $signed(conv_u2s_8_9({layer4_out_conc_4_7
      , layer4_out_conc_4_6_5 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[3:0]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_132_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0}))
      * $signed((w5[531:528]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_132_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_132_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_135_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0}))
      * $signed((w5[543:540]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_135_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_135_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_126_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0}))
      * $signed((w5[507:504]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_126_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_126_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_129_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0}))
      * $signed((w5[519:516]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_129_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_129_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_15_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_6_pmx_3_mx0}))
      * $signed((w5[63:60]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_15_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_15_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_18_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_7_pmx_3_mx0}))
      * $signed((w5[75:72]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_18_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_18_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_21_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_8_pmx_3_mx0}))
      * $signed((w5[87:84]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_21_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_21_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_24_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_9_pmx_3_mx0}))
      * $signed((w5[99:96]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_24_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_24_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_39_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0}))
      * $signed((w5[159:156]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_39_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_39_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_42_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0}))
      * $signed((w5[171:168]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_42_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_42_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_45_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0}))
      * $signed((w5[183:180]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_45_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_45_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_48_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0}))
      * $signed((w5[195:192]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_48_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_48_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_27_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_10_pmx_3_mx0}))
      * $signed((w5[111:108]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_27_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_27_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_30_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0}))
      * $signed((w5[123:120]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_30_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_30_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_33_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0}))
      * $signed((w5[135:132]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_33_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_33_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_36_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0}))
      * $signed((w5[147:144]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_36_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_36_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_162_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0}))
      * $signed((w5[651:648]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_162_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_162_nl[11:0];
  assign nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_165_nl = $signed(conv_u2s_8_9({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_7
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_6_5 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0}))
      * $signed((w5[663:660]));
  assign nnet_product_mult_layer4_t_config5_weight_t_product_mul_165_nl = nl_nnet_product_mult_layer4_t_config5_weight_t_product_mul_165_nl[11:0];
  assign nl_Accum2_1_acc_3_psp_1 = conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_3_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_6_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_9_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_12_nl)
      + conv_s2s_13_18({Accum2_1_acc_364_nl , (nnet_product_mult_layer4_t_config5_weight_t_product_mul_168_sdt[7:0])})
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_171_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_99_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_102_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_105_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_108_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_111_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_114_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_174_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_177_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_63_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_66_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_51_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_54_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_57_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_60_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_69_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_72_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_87_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_90_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_75_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_78_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_81_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_84_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_93_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_96_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_156_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_159_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_150_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_153_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_144_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_147_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_138_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_141_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_120_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_123_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_117_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_132_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_135_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_126_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_129_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_15_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_18_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_21_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_24_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_39_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_42_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_45_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_48_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_27_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_30_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_33_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_36_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_162_nl)
      + conv_s2s_12_18(nnet_product_mult_layer4_t_config5_weight_t_product_mul_165_nl);
  assign Accum2_1_acc_3_psp_1 = nl_Accum2_1_acc_3_psp_1[17:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_779_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3119:3116]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_779_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_779_nl[9:0];
  assign nl_Accum2_acc_840_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_779_nl
      + conv_s2s_4_10(b2[239:236]);
  assign Accum2_acc_840_nl = nl_Accum2_acc_840_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_179_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[719:716]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_179_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_179_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_239_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[959:956]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_239_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_239_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_299_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1199:1196]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_299_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_299_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_359_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1439:1436]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_359_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_359_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_419_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1679:1676]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_419_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_419_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_479_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1919:1916]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_479_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_479_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_539_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2159:2156]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_539_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_539_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_599_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2399:2396]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_599_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_599_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_59_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[239:236]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_59_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_59_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_119_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[479:476]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_119_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_119_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_659_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2639:2636]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_659_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_659_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_719_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2879:2876]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_719_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_719_nl[9:0];
  assign nl_layer2_out_59_1 = conv_s2s_10_14(Accum2_acc_840_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_179_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_239_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_299_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_359_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_419_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_479_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_539_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_599_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_59_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_119_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_659_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_719_nl);
  assign layer2_out_59_1 = nl_layer2_out_59_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_778_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3115:3112]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_778_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_778_nl[9:0];
  assign nl_Accum2_acc_852_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_778_nl
      + conv_s2s_4_10(b2[235:232]);
  assign Accum2_acc_852_nl = nl_Accum2_acc_852_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_178_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[715:712]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_178_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_178_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_238_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[955:952]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_238_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_238_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_298_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1195:1192]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_298_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_298_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_358_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1435:1432]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_358_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_358_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_418_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1675:1672]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_418_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_418_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_478_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1915:1912]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_478_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_478_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_538_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2155:2152]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_538_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_538_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_598_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2395:2392]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_598_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_598_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_58_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[235:232]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_58_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_58_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_118_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[475:472]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_118_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_118_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_658_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2635:2632]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_658_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_658_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_718_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2875:2872]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_718_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_718_nl[9:0];
  assign nl_layer2_out_58_1 = conv_s2s_10_14(Accum2_acc_852_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_178_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_238_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_298_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_358_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_418_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_478_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_538_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_598_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_58_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_118_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_658_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_718_nl);
  assign layer2_out_58_1 = nl_layer2_out_58_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_777_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3111:3108]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_777_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_777_nl[9:0];
  assign nl_Accum2_acc_864_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_777_nl
      + conv_s2s_4_10(b2[231:228]);
  assign Accum2_acc_864_nl = nl_Accum2_acc_864_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_177_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[711:708]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_177_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_177_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_237_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[951:948]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_237_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_237_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_297_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1191:1188]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_297_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_297_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_357_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1431:1428]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_357_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_357_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_417_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1671:1668]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_417_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_417_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_477_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1911:1908]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_477_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_477_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_537_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2151:2148]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_537_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_537_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_597_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2391:2388]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_597_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_597_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_57_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[231:228]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_57_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_57_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_117_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[471:468]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_117_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_117_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_657_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2631:2628]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_657_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_657_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_717_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2871:2868]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_717_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_717_nl[9:0];
  assign nl_layer2_out_57_1 = conv_s2s_10_14(Accum2_acc_864_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_177_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_237_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_297_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_357_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_417_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_477_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_537_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_597_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_57_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_117_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_657_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_717_nl);
  assign layer2_out_57_1 = nl_layer2_out_57_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_776_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3107:3104]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_776_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_776_nl[9:0];
  assign nl_Accum2_acc_876_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_776_nl
      + conv_s2s_4_10(b2[227:224]);
  assign Accum2_acc_876_nl = nl_Accum2_acc_876_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_176_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[707:704]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_176_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_176_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_236_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[947:944]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_236_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_236_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_296_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1187:1184]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_296_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_296_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_356_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1427:1424]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_356_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_356_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_416_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1667:1664]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_416_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_416_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_476_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1907:1904]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_476_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_476_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_536_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2147:2144]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_536_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_536_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_596_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2387:2384]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_596_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_596_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_56_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[227:224]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_56_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_56_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_116_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[467:464]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_116_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_116_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_656_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2627:2624]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_656_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_656_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_716_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2867:2864]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_716_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_716_nl[9:0];
  assign nl_layer2_out_56_1 = conv_s2s_10_14(Accum2_acc_876_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_176_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_236_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_296_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_356_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_416_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_476_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_536_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_596_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_56_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_116_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_656_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_716_nl);
  assign layer2_out_56_1 = nl_layer2_out_56_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_55_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[223:220]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_55_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_55_nl[9:0];
  assign nl_Accum2_acc_888_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_55_nl
      + conv_s2s_4_10(b2[223:220]);
  assign Accum2_acc_888_nl = nl_Accum2_acc_888_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_235_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[943:940]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_235_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_235_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_295_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1183:1180]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_295_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_295_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_355_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1423:1420]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_355_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_355_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_415_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1663:1660]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_415_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_415_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_475_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1903:1900]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_475_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_475_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_535_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2143:2140]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_535_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_535_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_595_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2383:2380]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_595_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_595_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_655_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2623:2620]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_655_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_655_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_115_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[463:460]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_115_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_115_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_175_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[703:700]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_175_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_175_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_715_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2863:2860]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_715_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_715_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_775_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3103:3100]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_775_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_775_nl[9:0];
  assign nl_layer2_out_55_1 = conv_s2s_10_14(Accum2_acc_888_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_235_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_295_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_355_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_415_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_475_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_535_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_595_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_655_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_115_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_175_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_715_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_775_nl);
  assign layer2_out_55_1 = nl_layer2_out_55_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_54_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[219:216]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_54_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_54_nl[9:0];
  assign nl_Accum2_acc_900_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_54_nl
      + conv_s2s_4_10(b2[219:216]);
  assign Accum2_acc_900_nl = nl_Accum2_acc_900_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_234_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[939:936]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_234_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_234_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_294_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1179:1176]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_294_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_294_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_354_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1419:1416]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_354_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_354_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_414_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1659:1656]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_414_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_414_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_474_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1899:1896]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_474_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_474_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_534_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2139:2136]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_534_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_534_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_594_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2379:2376]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_594_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_594_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_654_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2619:2616]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_654_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_654_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_114_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[459:456]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_114_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_114_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_174_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[699:696]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_174_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_174_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_714_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2859:2856]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_714_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_714_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_774_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3099:3096]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_774_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_774_nl[9:0];
  assign nl_layer2_out_54_1 = conv_s2s_10_14(Accum2_acc_900_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_234_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_294_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_354_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_414_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_474_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_534_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_594_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_654_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_114_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_174_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_714_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_774_nl);
  assign layer2_out_54_1 = nl_layer2_out_54_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_53_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[215:212]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_53_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_53_nl[9:0];
  assign nl_Accum2_acc_912_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_53_nl
      + conv_s2s_4_10(b2[215:212]);
  assign Accum2_acc_912_nl = nl_Accum2_acc_912_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_233_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[935:932]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_233_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_233_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_293_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1175:1172]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_293_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_293_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_353_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1415:1412]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_353_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_353_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_413_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1655:1652]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_413_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_413_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_473_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1895:1892]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_473_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_473_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_533_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2135:2132]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_533_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_533_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_593_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2375:2372]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_593_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_593_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_653_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2615:2612]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_653_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_653_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_113_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[455:452]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_113_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_113_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_173_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[695:692]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_173_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_173_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_713_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2855:2852]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_713_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_713_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_773_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3095:3092]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_773_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_773_nl[9:0];
  assign nl_layer2_out_53_1 = conv_s2s_10_14(Accum2_acc_912_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_233_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_293_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_353_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_413_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_473_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_533_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_593_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_653_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_113_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_173_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_713_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_773_nl);
  assign layer2_out_53_1 = nl_layer2_out_53_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_52_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[211:208]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_52_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_52_nl[9:0];
  assign nl_Accum2_acc_924_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_52_nl
      + conv_s2s_4_10(b2[211:208]);
  assign Accum2_acc_924_nl = nl_Accum2_acc_924_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_232_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[931:928]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_232_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_232_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_292_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1171:1168]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_292_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_292_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_352_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1411:1408]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_352_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_352_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_412_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1651:1648]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_412_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_412_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_472_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1891:1888]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_472_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_472_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_532_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2131:2128]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_532_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_532_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_592_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2371:2368]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_592_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_592_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_652_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2611:2608]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_652_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_652_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_112_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[451:448]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_112_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_112_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_172_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[691:688]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_172_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_172_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_712_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2851:2848]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_712_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_712_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_772_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3091:3088]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_772_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_772_nl[9:0];
  assign nl_layer2_out_52_1 = conv_s2s_10_14(Accum2_acc_924_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_232_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_292_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_352_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_412_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_472_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_532_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_592_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_652_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_112_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_172_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_712_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_772_nl);
  assign layer2_out_52_1 = nl_layer2_out_52_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_51_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[207:204]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_51_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_51_nl[9:0];
  assign nl_Accum2_acc_936_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_51_nl
      + conv_s2s_4_10(b2[207:204]);
  assign Accum2_acc_936_nl = nl_Accum2_acc_936_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_231_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[927:924]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_231_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_231_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_291_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1167:1164]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_291_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_291_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_351_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1407:1404]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_351_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_351_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_411_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1647:1644]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_411_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_411_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_471_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1887:1884]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_471_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_471_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_531_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2127:2124]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_531_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_531_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_591_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2367:2364]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_591_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_591_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_651_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2607:2604]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_651_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_651_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_111_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[447:444]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_111_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_111_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_171_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[687:684]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_171_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_171_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_711_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2847:2844]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_711_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_711_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_771_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3087:3084]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_771_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_771_nl[9:0];
  assign nl_layer2_out_51_1 = conv_s2s_10_14(Accum2_acc_936_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_231_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_291_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_351_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_411_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_471_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_531_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_591_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_651_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_111_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_171_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_711_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_771_nl);
  assign layer2_out_51_1 = nl_layer2_out_51_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_50_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[203:200]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_50_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_50_nl[9:0];
  assign nl_Accum2_acc_948_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_50_nl
      + conv_s2s_4_10(b2[203:200]);
  assign Accum2_acc_948_nl = nl_Accum2_acc_948_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_230_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[923:920]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_230_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_230_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_290_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1163:1160]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_290_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_290_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_350_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1403:1400]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_350_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_350_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_410_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1643:1640]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_410_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_410_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_470_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1883:1880]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_470_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_470_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_530_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2123:2120]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_530_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_530_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_590_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2363:2360]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_590_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_590_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_650_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2603:2600]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_650_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_650_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_110_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[443:440]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_110_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_110_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_170_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[683:680]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_170_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_170_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_710_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2843:2840]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_710_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_710_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_770_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3083:3080]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_770_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_770_nl[9:0];
  assign nl_layer2_out_50_1 = conv_s2s_10_14(Accum2_acc_948_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_230_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_290_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_350_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_410_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_470_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_530_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_590_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_650_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_110_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_170_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_710_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_770_nl);
  assign layer2_out_50_1 = nl_layer2_out_50_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_49_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[199:196]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_49_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_49_nl[9:0];
  assign nl_Accum2_acc_960_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_49_nl
      + conv_s2s_4_10(b2[199:196]);
  assign Accum2_acc_960_nl = nl_Accum2_acc_960_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_229_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[919:916]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_229_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_229_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_289_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1159:1156]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_289_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_289_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_349_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1399:1396]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_349_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_349_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_409_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1639:1636]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_409_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_409_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_469_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1879:1876]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_469_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_469_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_529_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2119:2116]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_529_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_529_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_589_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2359:2356]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_589_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_589_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_649_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2599:2596]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_649_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_649_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_109_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[439:436]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_109_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_109_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_169_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[679:676]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_169_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_169_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_709_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2839:2836]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_709_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_709_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_769_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3079:3076]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_769_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_769_nl[9:0];
  assign nl_layer2_out_49_1 = conv_s2s_10_14(Accum2_acc_960_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_229_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_289_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_349_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_409_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_469_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_529_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_589_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_649_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_109_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_169_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_709_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_769_nl);
  assign layer2_out_49_1 = nl_layer2_out_49_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_48_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[195:192]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_48_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_48_nl[9:0];
  assign nl_Accum2_acc_972_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_48_nl
      + conv_s2s_4_10(b2[195:192]);
  assign Accum2_acc_972_nl = nl_Accum2_acc_972_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_228_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[915:912]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_228_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_228_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_288_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1155:1152]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_288_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_288_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_348_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1395:1392]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_348_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_348_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_408_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1635:1632]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_408_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_408_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_468_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1875:1872]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_468_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_468_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_528_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2115:2112]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_528_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_528_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_588_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2355:2352]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_588_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_588_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_648_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2595:2592]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_648_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_648_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_108_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[435:432]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_108_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_108_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_168_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[675:672]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_168_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_168_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_708_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2835:2832]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_708_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_708_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_768_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3075:3072]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_768_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_768_nl[9:0];
  assign nl_layer2_out_48_1 = conv_s2s_10_14(Accum2_acc_972_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_228_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_288_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_348_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_408_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_468_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_528_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_588_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_648_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_108_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_168_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_708_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_768_nl);
  assign layer2_out_48_1 = nl_layer2_out_48_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_47_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[191:188]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_47_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_47_nl[9:0];
  assign nl_Accum2_acc_984_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_47_nl
      + conv_s2s_4_10(b2[191:188]);
  assign Accum2_acc_984_nl = nl_Accum2_acc_984_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_227_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[911:908]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_227_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_227_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_287_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1151:1148]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_287_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_287_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_347_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1391:1388]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_347_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_347_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_407_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1631:1628]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_407_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_407_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_467_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1871:1868]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_467_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_467_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_527_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2111:2108]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_527_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_527_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_587_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2351:2348]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_587_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_587_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_647_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2591:2588]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_647_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_647_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_107_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[431:428]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_107_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_107_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_167_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[671:668]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_167_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_167_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_707_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2831:2828]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_707_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_707_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_767_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3071:3068]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_767_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_767_nl[9:0];
  assign nl_layer2_out_47_1 = conv_s2s_10_14(Accum2_acc_984_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_227_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_287_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_347_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_407_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_467_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_527_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_587_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_647_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_107_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_167_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_707_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_767_nl);
  assign layer2_out_47_1 = nl_layer2_out_47_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_46_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[187:184]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_46_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_46_nl[9:0];
  assign nl_Accum2_acc_996_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_46_nl
      + conv_s2s_4_10(b2[187:184]);
  assign Accum2_acc_996_nl = nl_Accum2_acc_996_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_226_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[907:904]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_226_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_226_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_286_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1147:1144]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_286_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_286_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_346_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1387:1384]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_346_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_346_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_406_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1627:1624]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_406_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_406_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_466_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1867:1864]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_466_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_466_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_526_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2107:2104]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_526_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_526_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_586_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2347:2344]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_586_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_586_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_646_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2587:2584]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_646_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_646_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_106_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[427:424]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_106_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_106_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_166_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[667:664]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_166_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_166_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_706_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2827:2824]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_706_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_706_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_766_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3067:3064]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_766_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_766_nl[9:0];
  assign nl_layer2_out_46_1 = conv_s2s_10_14(Accum2_acc_996_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_226_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_286_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_346_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_406_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_466_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_526_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_586_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_646_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_106_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_166_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_706_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_766_nl);
  assign layer2_out_46_1 = nl_layer2_out_46_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_45_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[183:180]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_45_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_45_nl[9:0];
  assign nl_Accum2_acc_1008_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_45_nl
      + conv_s2s_4_10(b2[183:180]);
  assign Accum2_acc_1008_nl = nl_Accum2_acc_1008_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_225_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[903:900]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_225_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_225_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_285_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1143:1140]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_285_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_285_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_345_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1383:1380]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_345_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_345_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_405_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1623:1620]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_405_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_405_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_465_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1863:1860]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_465_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_465_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_525_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2103:2100]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_525_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_525_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_585_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2343:2340]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_585_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_585_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_645_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2583:2580]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_645_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_645_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_105_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[423:420]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_105_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_105_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_165_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[663:660]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_165_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_165_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_705_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2823:2820]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_705_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_705_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_765_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3063:3060]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_765_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_765_nl[9:0];
  assign nl_layer2_out_45_1 = conv_s2s_10_14(Accum2_acc_1008_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_225_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_285_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_345_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_405_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_465_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_525_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_585_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_645_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_105_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_165_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_705_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_765_nl);
  assign layer2_out_45_1 = nl_layer2_out_45_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_44_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[179:176]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_44_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_44_nl[9:0];
  assign nl_Accum2_acc_1020_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_44_nl
      + conv_s2s_4_10(b2[179:176]);
  assign Accum2_acc_1020_nl = nl_Accum2_acc_1020_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_224_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[899:896]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_224_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_224_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_284_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1139:1136]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_284_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_284_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_344_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1379:1376]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_344_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_344_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_404_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1619:1616]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_404_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_404_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_464_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1859:1856]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_464_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_464_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_524_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2099:2096]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_524_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_524_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_584_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2339:2336]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_584_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_584_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_644_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2579:2576]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_644_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_644_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_104_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[419:416]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_104_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_104_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_164_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[659:656]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_164_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_164_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_704_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2819:2816]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_704_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_704_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_764_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3059:3056]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_764_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_764_nl[9:0];
  assign nl_layer2_out_44_1 = conv_s2s_10_14(Accum2_acc_1020_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_224_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_284_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_344_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_404_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_464_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_524_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_584_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_644_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_104_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_164_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_704_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_764_nl);
  assign layer2_out_44_1 = nl_layer2_out_44_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_43_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[175:172]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_43_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_43_nl[9:0];
  assign nl_Accum2_acc_1032_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_43_nl
      + conv_s2s_4_10(b2[175:172]);
  assign Accum2_acc_1032_nl = nl_Accum2_acc_1032_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_223_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[895:892]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_223_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_223_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_283_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1135:1132]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_283_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_283_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_343_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1375:1372]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_343_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_343_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_403_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1615:1612]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_403_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_403_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_463_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1855:1852]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_463_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_463_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_523_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2095:2092]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_523_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_523_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_583_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2335:2332]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_583_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_583_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_643_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2575:2572]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_643_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_643_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_103_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[415:412]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_103_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_103_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_163_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[655:652]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_163_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_163_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_703_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2815:2812]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_703_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_703_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_763_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3055:3052]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_763_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_763_nl[9:0];
  assign nl_layer2_out_43_1 = conv_s2s_10_14(Accum2_acc_1032_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_223_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_283_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_343_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_403_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_463_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_523_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_583_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_643_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_103_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_163_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_703_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_763_nl);
  assign layer2_out_43_1 = nl_layer2_out_43_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_42_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[171:168]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_42_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_42_nl[9:0];
  assign nl_Accum2_acc_1044_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_42_nl
      + conv_s2s_4_10(b2[171:168]);
  assign Accum2_acc_1044_nl = nl_Accum2_acc_1044_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_222_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[891:888]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_222_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_222_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_282_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1131:1128]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_282_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_282_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_342_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1371:1368]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_342_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_342_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_402_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1611:1608]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_402_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_402_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_462_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1851:1848]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_462_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_462_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_522_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2091:2088]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_522_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_522_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_582_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2331:2328]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_582_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_582_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_642_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2571:2568]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_642_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_642_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_102_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[411:408]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_102_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_102_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_162_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[651:648]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_162_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_162_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_702_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2811:2808]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_702_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_702_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_762_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3051:3048]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_762_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_762_nl[9:0];
  assign nl_layer2_out_42_1 = conv_s2s_10_14(Accum2_acc_1044_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_222_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_282_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_342_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_402_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_462_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_522_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_582_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_642_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_102_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_162_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_702_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_762_nl);
  assign layer2_out_42_1 = nl_layer2_out_42_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_41_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[167:164]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_41_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_41_nl[9:0];
  assign nl_Accum2_acc_1056_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_41_nl
      + conv_s2s_4_10(b2[167:164]);
  assign Accum2_acc_1056_nl = nl_Accum2_acc_1056_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_221_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[887:884]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_221_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_221_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_281_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1127:1124]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_281_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_281_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_341_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1367:1364]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_341_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_341_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_401_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1607:1604]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_401_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_401_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_461_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1847:1844]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_461_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_461_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_521_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2087:2084]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_521_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_521_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_581_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2327:2324]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_581_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_581_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_641_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2567:2564]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_641_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_641_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_101_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[407:404]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_101_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_101_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_161_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[647:644]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_161_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_161_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_701_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2807:2804]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_701_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_701_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_761_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3047:3044]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_761_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_761_nl[9:0];
  assign nl_layer2_out_41_1 = conv_s2s_10_14(Accum2_acc_1056_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_221_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_281_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_341_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_401_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_461_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_521_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_581_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_641_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_101_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_161_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_701_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_761_nl);
  assign layer2_out_41_1 = nl_layer2_out_41_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_40_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[163:160]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_40_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_40_nl[9:0];
  assign nl_Accum2_acc_1068_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_40_nl
      + conv_s2s_4_10(b2[163:160]);
  assign Accum2_acc_1068_nl = nl_Accum2_acc_1068_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_220_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[883:880]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_220_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_220_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_280_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1123:1120]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_280_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_280_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_340_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1363:1360]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_340_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_340_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_400_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1603:1600]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_400_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_400_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_460_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1843:1840]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_460_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_460_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_520_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2083:2080]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_520_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_520_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_580_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2323:2320]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_580_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_580_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_640_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2563:2560]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_640_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_640_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_100_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[403:400]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_100_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_100_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_160_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[643:640]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_160_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_160_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_700_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2803:2800]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_700_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_700_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_760_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3043:3040]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_760_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_760_nl[9:0];
  assign nl_layer2_out_40_1 = conv_s2s_10_14(Accum2_acc_1068_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_220_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_280_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_340_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_400_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_460_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_520_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_580_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_640_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_100_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_160_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_700_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_760_nl);
  assign layer2_out_40_1 = nl_layer2_out_40_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_39_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[159:156]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_39_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_39_nl[9:0];
  assign nl_Accum2_acc_1080_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_39_nl
      + conv_s2s_4_10(b2[159:156]);
  assign Accum2_acc_1080_nl = nl_Accum2_acc_1080_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_219_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[879:876]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_219_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_219_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_279_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1119:1116]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_279_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_279_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_339_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1359:1356]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_339_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_339_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_399_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1599:1596]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_399_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_399_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_459_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1839:1836]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_459_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_459_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_519_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2079:2076]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_519_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_519_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_579_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2319:2316]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_579_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_579_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_639_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2559:2556]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_639_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_639_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_99_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[399:396]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_99_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_99_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_159_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[639:636]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_159_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_159_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_699_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2799:2796]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_699_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_699_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_759_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3039:3036]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_759_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_759_nl[9:0];
  assign nl_layer2_out_39_1 = conv_s2s_10_14(Accum2_acc_1080_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_219_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_279_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_339_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_399_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_459_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_519_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_579_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_639_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_99_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_159_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_699_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_759_nl);
  assign layer2_out_39_1 = nl_layer2_out_39_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_38_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[155:152]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_38_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_38_nl[9:0];
  assign nl_Accum2_acc_1092_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_38_nl
      + conv_s2s_4_10(b2[155:152]);
  assign Accum2_acc_1092_nl = nl_Accum2_acc_1092_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_218_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[875:872]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_218_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_218_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_278_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1115:1112]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_278_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_278_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_338_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1355:1352]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_338_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_338_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_398_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1595:1592]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_398_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_398_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_458_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1835:1832]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_458_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_458_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_518_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2075:2072]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_518_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_518_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_578_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2315:2312]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_578_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_578_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_638_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2555:2552]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_638_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_638_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_98_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[395:392]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_98_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_98_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_158_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[635:632]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_158_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_158_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_698_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2795:2792]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_698_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_698_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_758_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3035:3032]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_758_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_758_nl[9:0];
  assign nl_layer2_out_38_1 = conv_s2s_10_14(Accum2_acc_1092_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_218_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_278_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_338_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_398_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_458_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_518_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_578_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_638_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_98_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_158_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_698_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_758_nl);
  assign layer2_out_38_1 = nl_layer2_out_38_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_37_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[151:148]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_37_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_37_nl[9:0];
  assign nl_Accum2_acc_1104_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_37_nl
      + conv_s2s_4_10(b2[151:148]);
  assign Accum2_acc_1104_nl = nl_Accum2_acc_1104_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_217_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[871:868]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_217_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_217_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_277_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1111:1108]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_277_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_277_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_337_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1351:1348]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_337_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_337_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_397_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1591:1588]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_397_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_397_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_457_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1831:1828]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_457_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_457_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_517_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2071:2068]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_517_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_517_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_577_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2311:2308]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_577_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_577_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_637_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2551:2548]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_637_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_637_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_97_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[391:388]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_97_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_97_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_157_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[631:628]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_157_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_157_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_697_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2791:2788]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_697_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_697_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_757_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3031:3028]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_757_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_757_nl[9:0];
  assign nl_layer2_out_37_1 = conv_s2s_10_14(Accum2_acc_1104_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_217_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_277_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_337_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_397_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_457_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_517_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_577_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_637_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_97_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_157_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_697_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_757_nl);
  assign layer2_out_37_1 = nl_layer2_out_37_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_36_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[147:144]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_36_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_36_nl[9:0];
  assign nl_Accum2_acc_1116_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_36_nl
      + conv_s2s_4_10(b2[147:144]);
  assign Accum2_acc_1116_nl = nl_Accum2_acc_1116_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_216_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[867:864]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_216_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_216_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_276_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1107:1104]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_276_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_276_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_336_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1347:1344]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_336_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_336_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_396_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1587:1584]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_396_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_396_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_456_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1827:1824]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_456_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_456_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_516_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2067:2064]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_516_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_516_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_576_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2307:2304]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_576_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_576_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_636_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2547:2544]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_636_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_636_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_96_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[387:384]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_96_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_96_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_156_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[627:624]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_156_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_156_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_696_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2787:2784]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_696_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_696_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_756_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3027:3024]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_756_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_756_nl[9:0];
  assign nl_layer2_out_36_1 = conv_s2s_10_14(Accum2_acc_1116_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_216_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_276_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_336_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_396_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_456_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_516_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_576_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_636_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_96_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_156_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_696_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_756_nl);
  assign layer2_out_36_1 = nl_layer2_out_36_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_35_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[143:140]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_35_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_35_nl[9:0];
  assign nl_Accum2_acc_1128_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_35_nl
      + conv_s2s_4_10(b2[143:140]);
  assign Accum2_acc_1128_nl = nl_Accum2_acc_1128_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_215_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[863:860]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_215_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_215_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_275_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1103:1100]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_275_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_275_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_335_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1343:1340]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_335_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_335_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_395_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1583:1580]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_395_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_395_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_455_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1823:1820]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_455_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_455_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_515_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2063:2060]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_515_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_515_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_575_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2303:2300]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_575_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_575_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_635_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2543:2540]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_635_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_635_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_95_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[383:380]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_95_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_95_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_155_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[623:620]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_155_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_155_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_695_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2783:2780]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_695_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_695_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_755_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3023:3020]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_755_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_755_nl[9:0];
  assign nl_layer2_out_35_1 = conv_s2s_10_14(Accum2_acc_1128_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_215_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_275_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_335_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_395_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_455_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_515_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_575_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_635_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_95_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_155_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_695_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_755_nl);
  assign layer2_out_35_1 = nl_layer2_out_35_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_34_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[139:136]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_34_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_34_nl[9:0];
  assign nl_Accum2_acc_1140_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_34_nl
      + conv_s2s_4_10(b2[139:136]);
  assign Accum2_acc_1140_nl = nl_Accum2_acc_1140_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_214_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[859:856]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_214_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_214_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_274_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1099:1096]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_274_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_274_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_334_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1339:1336]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_334_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_334_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_394_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1579:1576]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_394_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_394_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_454_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1819:1816]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_454_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_454_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_514_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2059:2056]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_514_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_514_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_574_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2299:2296]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_574_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_574_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_634_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2539:2536]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_634_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_634_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_94_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[379:376]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_94_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_94_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_154_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[619:616]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_154_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_154_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_694_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2779:2776]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_694_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_694_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_754_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3019:3016]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_754_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_754_nl[9:0];
  assign nl_layer2_out_34_1 = conv_s2s_10_14(Accum2_acc_1140_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_214_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_274_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_334_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_394_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_454_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_514_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_574_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_634_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_94_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_154_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_694_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_754_nl);
  assign layer2_out_34_1 = nl_layer2_out_34_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_33_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[135:132]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_33_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_33_nl[9:0];
  assign nl_Accum2_acc_1152_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_33_nl
      + conv_s2s_4_10(b2[135:132]);
  assign Accum2_acc_1152_nl = nl_Accum2_acc_1152_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_213_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[855:852]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_213_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_213_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_273_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1095:1092]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_273_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_273_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_333_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1335:1332]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_333_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_333_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_393_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1575:1572]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_393_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_393_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_453_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1815:1812]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_453_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_453_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_513_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2055:2052]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_513_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_513_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_573_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2295:2292]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_573_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_573_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_633_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2535:2532]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_633_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_633_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_93_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[375:372]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_93_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_93_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_153_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[615:612]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_153_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_153_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_693_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2775:2772]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_693_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_693_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_753_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3015:3012]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_753_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_753_nl[9:0];
  assign nl_layer2_out_33_1 = conv_s2s_10_14(Accum2_acc_1152_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_213_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_273_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_333_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_393_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_453_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_513_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_573_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_633_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_93_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_153_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_693_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_753_nl);
  assign layer2_out_33_1 = nl_layer2_out_33_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_32_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[131:128]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_32_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_32_nl[9:0];
  assign nl_Accum2_acc_1164_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_32_nl
      + conv_s2s_4_10(b2[131:128]);
  assign Accum2_acc_1164_nl = nl_Accum2_acc_1164_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_212_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[851:848]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_212_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_212_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_272_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1091:1088]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_272_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_272_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_332_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1331:1328]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_332_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_332_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_392_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1571:1568]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_392_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_392_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_452_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1811:1808]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_452_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_452_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_512_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2051:2048]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_512_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_512_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_572_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2291:2288]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_572_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_572_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_632_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2531:2528]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_632_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_632_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_92_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[371:368]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_92_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_92_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_152_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[611:608]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_152_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_152_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_692_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2771:2768]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_692_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_692_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_752_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3011:3008]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_752_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_752_nl[9:0];
  assign nl_layer2_out_32_1 = conv_s2s_10_14(Accum2_acc_1164_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_212_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_272_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_332_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_392_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_452_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_512_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_572_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_632_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_92_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_152_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_692_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_752_nl);
  assign layer2_out_32_1 = nl_layer2_out_32_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_31_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[127:124]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_31_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_31_nl[9:0];
  assign nl_Accum2_acc_1176_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_31_nl
      + conv_s2s_4_10(b2[127:124]);
  assign Accum2_acc_1176_nl = nl_Accum2_acc_1176_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_211_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[847:844]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_211_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_211_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_271_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1087:1084]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_271_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_271_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_331_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1327:1324]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_331_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_331_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_391_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1567:1564]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_391_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_391_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_451_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1807:1804]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_451_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_451_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_511_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2047:2044]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_511_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_511_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_571_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2287:2284]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_571_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_571_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_631_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2527:2524]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_631_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_631_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_91_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[367:364]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_91_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_91_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_151_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[607:604]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_151_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_151_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_691_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2767:2764]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_691_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_691_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_751_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3007:3004]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_751_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_751_nl[9:0];
  assign nl_layer2_out_31_1 = conv_s2s_10_14(Accum2_acc_1176_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_211_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_271_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_331_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_391_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_451_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_511_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_571_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_631_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_91_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_151_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_691_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_751_nl);
  assign layer2_out_31_1 = nl_layer2_out_31_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_30_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[123:120]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_30_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_30_nl[9:0];
  assign nl_Accum2_acc_1188_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_30_nl
      + conv_s2s_4_10(b2[123:120]);
  assign Accum2_acc_1188_nl = nl_Accum2_acc_1188_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_210_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[843:840]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_210_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_210_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_270_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1083:1080]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_270_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_270_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_330_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1323:1320]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_330_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_330_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_390_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1563:1560]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_390_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_390_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_450_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1803:1800]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_450_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_450_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_510_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2043:2040]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_510_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_510_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_570_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2283:2280]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_570_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_570_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_630_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2523:2520]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_630_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_630_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_90_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[363:360]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_90_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_90_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_150_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[603:600]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_150_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_150_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_690_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2763:2760]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_690_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_690_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_750_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[3003:3000]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_750_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_750_nl[9:0];
  assign nl_layer2_out_30_1 = conv_s2s_10_14(Accum2_acc_1188_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_210_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_270_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_330_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_390_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_450_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_510_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_570_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_630_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_90_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_150_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_690_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_750_nl);
  assign layer2_out_30_1 = nl_layer2_out_30_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_29_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[119:116]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_29_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_29_nl[9:0];
  assign nl_Accum2_acc_1200_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_29_nl
      + conv_s2s_4_10(b2[119:116]);
  assign Accum2_acc_1200_nl = nl_Accum2_acc_1200_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_209_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[839:836]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_209_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_209_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_269_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1079:1076]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_269_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_269_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_329_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1319:1316]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_329_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_329_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_389_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1559:1556]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_389_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_389_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_449_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1799:1796]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_449_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_449_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_509_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2039:2036]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_509_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_509_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_569_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2279:2276]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_569_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_569_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_629_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2519:2516]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_629_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_629_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_89_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[359:356]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_89_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_89_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_149_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[599:596]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_149_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_149_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_689_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2759:2756]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_689_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_689_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_749_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2999:2996]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_749_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_749_nl[9:0];
  assign nl_layer2_out_29_1 = conv_s2s_10_14(Accum2_acc_1200_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_209_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_269_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_329_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_389_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_449_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_509_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_569_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_629_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_89_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_149_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_689_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_749_nl);
  assign layer2_out_29_1 = nl_layer2_out_29_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_28_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[115:112]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_28_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_28_nl[9:0];
  assign nl_Accum2_acc_1212_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_28_nl
      + conv_s2s_4_10(b2[115:112]);
  assign Accum2_acc_1212_nl = nl_Accum2_acc_1212_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_208_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[835:832]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_208_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_208_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_268_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1075:1072]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_268_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_268_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_328_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1315:1312]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_328_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_328_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_388_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1555:1552]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_388_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_388_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_448_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1795:1792]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_448_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_448_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_508_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2035:2032]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_508_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_508_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_568_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2275:2272]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_568_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_568_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_628_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2515:2512]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_628_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_628_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_88_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[355:352]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_88_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_88_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_148_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[595:592]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_148_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_148_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_688_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2755:2752]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_688_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_688_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_748_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2995:2992]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_748_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_748_nl[9:0];
  assign nl_layer2_out_28_1 = conv_s2s_10_14(Accum2_acc_1212_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_208_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_268_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_328_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_388_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_448_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_508_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_568_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_628_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_88_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_148_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_688_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_748_nl);
  assign layer2_out_28_1 = nl_layer2_out_28_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_27_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[111:108]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_27_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_27_nl[9:0];
  assign nl_Accum2_acc_1224_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_27_nl
      + conv_s2s_4_10(b2[111:108]);
  assign Accum2_acc_1224_nl = nl_Accum2_acc_1224_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_207_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[831:828]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_207_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_207_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_267_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1071:1068]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_267_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_267_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_327_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1311:1308]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_327_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_327_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_387_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1551:1548]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_387_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_387_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_447_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1791:1788]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_447_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_447_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_507_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2031:2028]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_507_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_507_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_567_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2271:2268]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_567_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_567_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_627_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2511:2508]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_627_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_627_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_87_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[351:348]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_87_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_87_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_147_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[591:588]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_147_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_147_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_687_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2751:2748]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_687_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_687_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_747_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2991:2988]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_747_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_747_nl[9:0];
  assign nl_layer2_out_27_1 = conv_s2s_10_14(Accum2_acc_1224_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_207_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_267_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_327_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_387_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_447_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_507_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_567_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_627_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_87_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_147_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_687_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_747_nl);
  assign layer2_out_27_1 = nl_layer2_out_27_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_26_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[107:104]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_26_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_26_nl[9:0];
  assign nl_Accum2_acc_1236_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_26_nl
      + conv_s2s_4_10(b2[107:104]);
  assign Accum2_acc_1236_nl = nl_Accum2_acc_1236_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_206_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[827:824]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_206_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_206_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_266_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1067:1064]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_266_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_266_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_326_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1307:1304]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_326_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_326_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_386_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1547:1544]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_386_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_386_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_446_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1787:1784]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_446_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_446_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_506_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2027:2024]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_506_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_506_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_566_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2267:2264]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_566_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_566_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_626_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2507:2504]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_626_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_626_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_86_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[347:344]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_86_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_86_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_146_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[587:584]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_146_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_146_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_686_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2747:2744]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_686_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_686_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_746_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2987:2984]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_746_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_746_nl[9:0];
  assign nl_layer2_out_26_1 = conv_s2s_10_14(Accum2_acc_1236_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_206_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_266_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_326_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_386_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_446_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_506_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_566_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_626_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_86_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_146_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_686_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_746_nl);
  assign layer2_out_26_1 = nl_layer2_out_26_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_25_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[103:100]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_25_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_25_nl[9:0];
  assign nl_Accum2_acc_1248_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_25_nl
      + conv_s2s_4_10(b2[103:100]);
  assign Accum2_acc_1248_nl = nl_Accum2_acc_1248_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_205_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[823:820]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_205_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_205_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_265_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1063:1060]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_265_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_265_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_325_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1303:1300]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_325_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_325_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_385_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1543:1540]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_385_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_385_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_445_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1783:1780]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_445_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_445_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_505_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2023:2020]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_505_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_505_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_565_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2263:2260]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_565_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_565_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_625_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2503:2500]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_625_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_625_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_85_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[343:340]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_85_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_85_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_145_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[583:580]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_145_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_145_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_685_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2743:2740]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_685_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_685_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_745_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2983:2980]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_745_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_745_nl[9:0];
  assign nl_layer2_out_25_1 = conv_s2s_10_14(Accum2_acc_1248_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_205_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_265_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_325_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_385_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_445_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_505_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_565_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_625_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_85_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_145_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_685_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_745_nl);
  assign layer2_out_25_1 = nl_layer2_out_25_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_24_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[99:96]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_24_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_24_nl[9:0];
  assign nl_Accum2_acc_1260_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_24_nl
      + conv_s2s_4_10(b2[99:96]);
  assign Accum2_acc_1260_nl = nl_Accum2_acc_1260_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_204_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[819:816]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_204_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_204_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_264_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1059:1056]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_264_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_264_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_324_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1299:1296]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_324_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_324_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_384_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1539:1536]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_384_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_384_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_444_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1779:1776]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_444_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_444_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_504_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2019:2016]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_504_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_504_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_564_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2259:2256]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_564_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_564_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_624_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2499:2496]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_624_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_624_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_84_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[339:336]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_84_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_84_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_144_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[579:576]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_144_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_144_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_684_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2739:2736]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_684_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_684_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_744_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2979:2976]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_744_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_744_nl[9:0];
  assign nl_layer2_out_24_1 = conv_s2s_10_14(Accum2_acc_1260_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_204_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_264_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_324_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_384_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_444_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_504_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_564_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_624_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_84_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_144_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_684_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_744_nl);
  assign layer2_out_24_1 = nl_layer2_out_24_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_23_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[95:92]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_23_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_23_nl[9:0];
  assign nl_Accum2_acc_1272_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_23_nl
      + conv_s2s_4_10(b2[95:92]);
  assign Accum2_acc_1272_nl = nl_Accum2_acc_1272_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_203_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[815:812]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_203_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_203_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_263_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1055:1052]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_263_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_263_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_323_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1295:1292]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_323_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_323_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_383_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1535:1532]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_383_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_383_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_443_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1775:1772]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_443_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_443_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_503_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2015:2012]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_503_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_503_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_563_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2255:2252]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_563_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_563_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_623_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2495:2492]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_623_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_623_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_83_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[335:332]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_83_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_83_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_143_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[575:572]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_143_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_143_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_683_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2735:2732]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_683_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_683_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_743_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2975:2972]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_743_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_743_nl[9:0];
  assign nl_layer2_out_23_1 = conv_s2s_10_14(Accum2_acc_1272_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_203_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_263_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_323_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_383_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_443_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_503_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_563_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_623_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_83_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_143_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_683_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_743_nl);
  assign layer2_out_23_1 = nl_layer2_out_23_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_22_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[91:88]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_22_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_22_nl[9:0];
  assign nl_Accum2_acc_1284_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_22_nl
      + conv_s2s_4_10(b2[91:88]);
  assign Accum2_acc_1284_nl = nl_Accum2_acc_1284_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_202_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[811:808]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_202_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_202_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_262_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1051:1048]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_262_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_262_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_322_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1291:1288]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_322_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_322_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_382_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1531:1528]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_382_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_382_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_442_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1771:1768]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_442_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_442_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_502_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2011:2008]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_502_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_502_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_562_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2251:2248]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_562_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_562_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_622_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2491:2488]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_622_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_622_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_82_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[331:328]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_82_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_82_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_142_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[571:568]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_142_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_142_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_682_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2731:2728]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_682_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_682_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_742_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2971:2968]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_742_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_742_nl[9:0];
  assign nl_layer2_out_22_1 = conv_s2s_10_14(Accum2_acc_1284_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_202_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_262_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_322_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_382_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_442_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_502_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_562_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_622_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_82_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_142_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_682_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_742_nl);
  assign layer2_out_22_1 = nl_layer2_out_22_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_21_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[87:84]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_21_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_21_nl[9:0];
  assign nl_Accum2_acc_1296_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_21_nl
      + conv_s2s_4_10(b2[87:84]);
  assign Accum2_acc_1296_nl = nl_Accum2_acc_1296_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_201_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[807:804]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_201_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_201_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_261_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1047:1044]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_261_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_261_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_321_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1287:1284]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_321_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_321_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_381_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1527:1524]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_381_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_381_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_441_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1767:1764]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_441_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_441_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_501_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2007:2004]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_501_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_501_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_561_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2247:2244]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_561_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_561_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_621_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2487:2484]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_621_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_621_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_81_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[327:324]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_81_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_81_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_141_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[567:564]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_141_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_141_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_681_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2727:2724]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_681_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_681_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_741_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2967:2964]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_741_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_741_nl[9:0];
  assign nl_layer2_out_21_1 = conv_s2s_10_14(Accum2_acc_1296_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_201_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_261_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_321_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_381_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_441_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_501_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_561_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_621_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_81_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_141_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_681_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_741_nl);
  assign layer2_out_21_1 = nl_layer2_out_21_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_20_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[83:80]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_20_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_20_nl[9:0];
  assign nl_Accum2_acc_1308_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_20_nl
      + conv_s2s_4_10(b2[83:80]);
  assign Accum2_acc_1308_nl = nl_Accum2_acc_1308_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_200_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[803:800]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_200_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_200_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_260_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1043:1040]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_260_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_260_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_320_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1283:1280]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_320_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_320_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_380_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1523:1520]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_380_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_380_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_440_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1763:1760]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_440_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_440_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_500_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[2003:2000]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_500_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_500_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_560_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2243:2240]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_560_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_560_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_620_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2483:2480]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_620_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_620_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_80_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[323:320]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_80_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_80_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_140_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[563:560]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_140_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_140_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_680_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2723:2720]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_680_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_680_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_740_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2963:2960]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_740_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_740_nl[9:0];
  assign nl_layer2_out_20_1 = conv_s2s_10_14(Accum2_acc_1308_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_200_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_260_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_320_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_380_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_440_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_500_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_560_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_620_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_80_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_140_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_680_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_740_nl);
  assign layer2_out_20_1 = nl_layer2_out_20_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_19_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[79:76]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_19_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_19_nl[9:0];
  assign nl_Accum2_acc_1320_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_19_nl
      + conv_s2s_4_10(b2[79:76]);
  assign Accum2_acc_1320_nl = nl_Accum2_acc_1320_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_199_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[799:796]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_199_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_199_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_259_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1039:1036]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_259_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_259_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_319_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1279:1276]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_319_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_319_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_379_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1519:1516]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_379_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_379_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_439_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1759:1756]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_439_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_439_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_499_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1999:1996]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_499_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_499_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_559_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2239:2236]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_559_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_559_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_619_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2479:2476]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_619_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_619_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_79_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[319:316]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_79_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_79_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_139_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[559:556]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_139_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_139_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_679_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2719:2716]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_679_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_679_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_739_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2959:2956]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_739_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_739_nl[9:0];
  assign nl_layer2_out_19_1 = conv_s2s_10_14(Accum2_acc_1320_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_199_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_259_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_319_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_379_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_439_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_499_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_559_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_619_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_79_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_139_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_679_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_739_nl);
  assign layer2_out_19_1 = nl_layer2_out_19_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_18_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[75:72]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_18_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_18_nl[9:0];
  assign nl_Accum2_acc_1332_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_18_nl
      + conv_s2s_4_10(b2[75:72]);
  assign Accum2_acc_1332_nl = nl_Accum2_acc_1332_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_198_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[795:792]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_198_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_198_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_258_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1035:1032]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_258_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_258_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_318_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1275:1272]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_318_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_318_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_378_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1515:1512]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_378_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_378_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_438_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1755:1752]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_438_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_438_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_498_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1995:1992]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_498_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_498_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_558_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2235:2232]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_558_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_558_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_618_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2475:2472]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_618_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_618_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_78_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[315:312]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_78_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_78_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_138_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[555:552]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_138_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_138_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_678_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2715:2712]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_678_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_678_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_738_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2955:2952]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_738_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_738_nl[9:0];
  assign nl_layer2_out_18_1 = conv_s2s_10_14(Accum2_acc_1332_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_198_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_258_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_318_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_378_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_438_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_498_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_558_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_618_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_78_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_138_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_678_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_738_nl);
  assign layer2_out_18_1 = nl_layer2_out_18_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_17_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[71:68]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_17_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_17_nl[9:0];
  assign nl_Accum2_acc_1344_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_17_nl
      + conv_s2s_4_10(b2[71:68]);
  assign Accum2_acc_1344_nl = nl_Accum2_acc_1344_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_197_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[791:788]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_197_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_197_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_257_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1031:1028]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_257_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_257_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_317_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1271:1268]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_317_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_317_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_377_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1511:1508]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_377_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_377_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_437_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1751:1748]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_437_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_437_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_497_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1991:1988]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_497_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_497_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_557_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2231:2228]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_557_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_557_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_617_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2471:2468]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_617_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_617_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_77_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[311:308]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_77_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_77_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_137_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[551:548]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_137_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_137_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_677_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2711:2708]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_677_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_677_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_737_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2951:2948]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_737_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_737_nl[9:0];
  assign nl_layer2_out_17_1 = conv_s2s_10_14(Accum2_acc_1344_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_197_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_257_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_317_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_377_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_437_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_497_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_557_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_617_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_77_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_137_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_677_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_737_nl);
  assign layer2_out_17_1 = nl_layer2_out_17_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_16_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[67:64]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_16_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_16_nl[9:0];
  assign nl_Accum2_acc_1356_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_16_nl
      + conv_s2s_4_10(b2[67:64]);
  assign Accum2_acc_1356_nl = nl_Accum2_acc_1356_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_196_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[787:784]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_196_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_196_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_256_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1027:1024]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_256_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_256_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_316_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1267:1264]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_316_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_316_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_376_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1507:1504]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_376_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_376_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_436_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1747:1744]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_436_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_436_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_496_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1987:1984]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_496_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_496_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_556_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2227:2224]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_556_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_556_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_616_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2467:2464]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_616_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_616_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_76_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[307:304]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_76_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_76_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_136_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[547:544]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_136_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_136_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_676_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2707:2704]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_676_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_676_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_736_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2947:2944]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_736_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_736_nl[9:0];
  assign nl_layer2_out_16_1 = conv_s2s_10_14(Accum2_acc_1356_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_196_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_256_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_316_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_376_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_436_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_496_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_556_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_616_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_76_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_136_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_676_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_736_nl);
  assign layer2_out_16_1 = nl_layer2_out_16_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_15_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[63:60]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_15_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_15_nl[9:0];
  assign nl_Accum2_acc_1368_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_15_nl
      + conv_s2s_4_10(b2[63:60]);
  assign Accum2_acc_1368_nl = nl_Accum2_acc_1368_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_195_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[783:780]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_195_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_195_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_255_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1023:1020]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_255_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_255_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_315_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1263:1260]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_315_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_315_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_375_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1503:1500]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_375_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_375_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_435_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1743:1740]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_435_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_435_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_495_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1983:1980]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_495_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_495_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_555_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2223:2220]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_555_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_555_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_615_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2463:2460]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_615_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_615_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_75_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[303:300]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_75_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_75_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_135_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[543:540]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_135_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_135_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_675_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2703:2700]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_675_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_675_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_735_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2943:2940]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_735_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_735_nl[9:0];
  assign nl_layer2_out_15_1 = conv_s2s_10_14(Accum2_acc_1368_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_195_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_255_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_315_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_375_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_435_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_495_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_555_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_615_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_75_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_135_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_675_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_735_nl);
  assign layer2_out_15_1 = nl_layer2_out_15_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_14_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[59:56]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_14_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_14_nl[9:0];
  assign nl_Accum2_acc_1380_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_14_nl
      + conv_s2s_4_10(b2[59:56]);
  assign Accum2_acc_1380_nl = nl_Accum2_acc_1380_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_194_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[779:776]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_194_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_194_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_254_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1019:1016]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_254_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_254_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_314_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1259:1256]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_314_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_314_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_374_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1499:1496]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_374_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_374_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_434_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1739:1736]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_434_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_434_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_494_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1979:1976]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_494_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_494_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_554_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2219:2216]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_554_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_554_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_614_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2459:2456]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_614_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_614_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_74_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[299:296]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_74_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_74_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_134_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[539:536]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_134_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_134_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_674_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2699:2696]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_674_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_674_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_734_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2939:2936]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_734_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_734_nl[9:0];
  assign nl_layer2_out_14_1 = conv_s2s_10_14(Accum2_acc_1380_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_194_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_254_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_314_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_374_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_434_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_494_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_554_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_614_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_74_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_134_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_674_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_734_nl);
  assign layer2_out_14_1 = nl_layer2_out_14_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_13_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[55:52]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_13_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_13_nl[9:0];
  assign nl_Accum2_acc_1392_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_13_nl
      + conv_s2s_4_10(b2[55:52]);
  assign Accum2_acc_1392_nl = nl_Accum2_acc_1392_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_193_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[775:772]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_193_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_193_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_253_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1015:1012]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_253_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_253_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_313_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1255:1252]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_313_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_313_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_373_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1495:1492]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_373_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_373_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_433_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1735:1732]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_433_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_433_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_493_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1975:1972]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_493_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_493_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_553_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2215:2212]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_553_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_553_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_613_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2455:2452]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_613_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_613_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_73_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[295:292]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_73_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_73_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_133_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[535:532]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_133_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_133_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_673_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2695:2692]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_673_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_673_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_733_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2935:2932]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_733_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_733_nl[9:0];
  assign nl_layer2_out_13_1 = conv_s2s_10_14(Accum2_acc_1392_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_193_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_253_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_313_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_373_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_433_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_493_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_553_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_613_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_73_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_133_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_673_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_733_nl);
  assign layer2_out_13_1 = nl_layer2_out_13_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_12_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[51:48]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_12_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_12_nl[9:0];
  assign nl_Accum2_acc_1404_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_12_nl
      + conv_s2s_4_10(b2[51:48]);
  assign Accum2_acc_1404_nl = nl_Accum2_acc_1404_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_192_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[771:768]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_192_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_192_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_252_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1011:1008]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_252_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_252_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_312_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1251:1248]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_312_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_312_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_372_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1491:1488]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_372_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_372_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_432_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1731:1728]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_432_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_432_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_492_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1971:1968]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_492_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_492_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_552_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2211:2208]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_552_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_552_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_612_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2451:2448]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_612_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_612_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_72_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[291:288]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_72_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_72_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_132_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[531:528]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_132_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_132_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_672_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2691:2688]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_672_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_672_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_732_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2931:2928]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_732_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_732_nl[9:0];
  assign nl_layer2_out_12_1 = conv_s2s_10_14(Accum2_acc_1404_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_192_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_252_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_312_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_372_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_432_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_492_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_552_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_612_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_72_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_132_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_672_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_732_nl);
  assign layer2_out_12_1 = nl_layer2_out_12_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_11_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[47:44]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_11_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_11_nl[9:0];
  assign nl_Accum2_acc_1416_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_11_nl
      + conv_s2s_4_10(b2[47:44]);
  assign Accum2_acc_1416_nl = nl_Accum2_acc_1416_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_191_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[767:764]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_191_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_191_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_251_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1007:1004]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_251_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_251_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_311_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1247:1244]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_311_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_311_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_371_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1487:1484]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_371_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_371_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_431_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1727:1724]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_431_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_431_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_491_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1967:1964]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_491_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_491_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_551_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2207:2204]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_551_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_551_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_611_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2447:2444]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_611_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_611_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_71_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[287:284]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_71_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_71_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_131_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[527:524]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_131_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_131_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_671_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2687:2684]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_671_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_671_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_731_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2927:2924]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_731_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_731_nl[9:0];
  assign nl_layer2_out_11_1 = conv_s2s_10_14(Accum2_acc_1416_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_191_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_251_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_311_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_371_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_431_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_491_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_551_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_611_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_71_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_131_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_671_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_731_nl);
  assign layer2_out_11_1 = nl_layer2_out_11_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_10_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[43:40]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_10_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_10_nl[9:0];
  assign nl_Accum2_acc_1428_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_10_nl
      + conv_s2s_4_10(b2[43:40]);
  assign Accum2_acc_1428_nl = nl_Accum2_acc_1428_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_190_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[763:760]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_190_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_190_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_250_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[1003:1000]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_250_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_250_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_310_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1243:1240]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_310_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_310_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_370_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1483:1480]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_370_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_370_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_430_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1723:1720]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_430_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_430_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_490_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1963:1960]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_490_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_490_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_550_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2203:2200]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_550_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_550_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_610_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2443:2440]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_610_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_610_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_70_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[283:280]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_70_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_70_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_130_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[523:520]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_130_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_130_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_670_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2683:2680]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_670_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_670_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_730_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2923:2920]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_730_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_730_nl[9:0];
  assign nl_layer2_out_10_1 = conv_s2s_10_14(Accum2_acc_1428_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_190_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_250_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_310_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_370_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_430_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_490_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_550_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_610_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_70_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_130_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_670_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_730_nl);
  assign layer2_out_10_1 = nl_layer2_out_10_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_9_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[39:36]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_9_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_9_nl[9:0];
  assign nl_Accum2_acc_1440_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_9_nl
      + conv_s2s_4_10(b2[39:36]);
  assign Accum2_acc_1440_nl = nl_Accum2_acc_1440_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_189_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[759:756]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_189_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_189_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_249_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[999:996]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_249_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_249_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_309_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1239:1236]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_309_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_309_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_369_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1479:1476]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_369_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_369_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_429_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1719:1716]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_429_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_429_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_489_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1959:1956]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_489_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_489_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_549_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2199:2196]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_549_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_549_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_609_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2439:2436]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_609_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_609_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_69_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[279:276]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_69_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_69_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_129_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[519:516]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_129_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_129_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_669_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2679:2676]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_669_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_669_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_729_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2919:2916]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_729_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_729_nl[9:0];
  assign nl_layer2_out_9_1 = conv_s2s_10_14(Accum2_acc_1440_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_189_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_249_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_309_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_369_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_429_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_489_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_549_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_609_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_69_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_129_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_669_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_729_nl);
  assign layer2_out_9_1 = nl_layer2_out_9_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_8_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[35:32]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_8_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_8_nl[9:0];
  assign nl_Accum2_acc_1452_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_8_nl
      + conv_s2s_4_10(b2[35:32]);
  assign Accum2_acc_1452_nl = nl_Accum2_acc_1452_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_188_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[755:752]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_188_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_188_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_248_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[995:992]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_248_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_248_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_308_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1235:1232]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_308_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_308_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_368_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1475:1472]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_368_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_368_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_428_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1715:1712]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_428_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_428_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_488_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1955:1952]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_488_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_488_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_548_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2195:2192]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_548_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_548_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_608_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2435:2432]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_608_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_608_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_68_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[275:272]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_68_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_68_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_128_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[515:512]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_128_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_128_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_668_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2675:2672]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_668_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_668_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_728_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2915:2912]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_728_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_728_nl[9:0];
  assign nl_layer2_out_8_1 = conv_s2s_10_14(Accum2_acc_1452_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_188_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_248_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_308_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_368_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_428_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_488_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_548_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_608_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_68_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_128_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_668_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_728_nl);
  assign layer2_out_8_1 = nl_layer2_out_8_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_7_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[31:28]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_7_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_7_nl[9:0];
  assign nl_Accum2_acc_1464_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_7_nl
      + conv_s2s_4_10(b2[31:28]);
  assign Accum2_acc_1464_nl = nl_Accum2_acc_1464_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_187_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[751:748]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_187_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_187_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_247_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[991:988]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_247_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_247_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_307_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1231:1228]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_307_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_307_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_367_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1471:1468]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_367_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_367_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_427_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1711:1708]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_427_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_427_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_487_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1951:1948]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_487_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_487_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_547_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2191:2188]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_547_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_547_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_607_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2431:2428]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_607_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_607_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_67_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[271:268]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_67_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_67_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_127_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[511:508]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_127_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_127_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_667_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2671:2668]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_667_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_667_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_727_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2911:2908]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_727_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_727_nl[9:0];
  assign nl_layer2_out_7_1 = conv_s2s_10_14(Accum2_acc_1464_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_187_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_247_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_307_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_367_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_427_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_487_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_547_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_607_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_67_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_127_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_667_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_727_nl);
  assign layer2_out_7_1 = nl_layer2_out_7_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_6_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[27:24]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_6_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_6_nl[9:0];
  assign nl_Accum2_acc_1476_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_6_nl
      + conv_s2s_4_10(b2[27:24]);
  assign Accum2_acc_1476_nl = nl_Accum2_acc_1476_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_186_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[747:744]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_186_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_186_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_246_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[987:984]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_246_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_246_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_306_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1227:1224]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_306_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_306_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_366_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1467:1464]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_366_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_366_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_426_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1707:1704]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_426_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_426_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_486_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1947:1944]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_486_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_486_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_546_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2187:2184]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_546_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_546_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_606_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2427:2424]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_606_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_606_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_66_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[267:264]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_66_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_66_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_126_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[507:504]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_126_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_126_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_666_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2667:2664]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_666_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_666_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_726_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2907:2904]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_726_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_726_nl[9:0];
  assign nl_layer2_out_6_1 = conv_s2s_10_14(Accum2_acc_1476_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_186_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_246_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_306_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_366_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_426_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_486_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_546_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_606_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_66_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_126_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_666_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_726_nl);
  assign layer2_out_6_1 = nl_layer2_out_6_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_5_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[23:20]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_5_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_5_nl[9:0];
  assign nl_Accum2_acc_1488_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_5_nl
      + conv_s2s_4_10(b2[23:20]);
  assign Accum2_acc_1488_nl = nl_Accum2_acc_1488_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_185_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[743:740]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_185_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_185_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_245_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[983:980]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_245_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_245_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_305_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1223:1220]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_305_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_305_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_365_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1463:1460]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_365_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_365_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_425_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1703:1700]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_425_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_425_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_485_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1943:1940]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_485_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_485_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_545_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2183:2180]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_545_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_545_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_605_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2423:2420]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_605_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_605_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_65_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[263:260]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_65_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_65_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_125_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[503:500]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_125_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_125_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_665_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2663:2660]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_665_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_665_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_725_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2903:2900]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_725_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_725_nl[9:0];
  assign nl_layer2_out_5_1 = conv_s2s_10_14(Accum2_acc_1488_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_185_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_245_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_305_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_365_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_425_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_485_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_545_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_605_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_65_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_125_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_665_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_725_nl);
  assign layer2_out_5_1 = nl_layer2_out_5_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_4_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[19:16]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_4_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_4_nl[9:0];
  assign nl_Accum2_acc_1500_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_4_nl
      + conv_s2s_4_10(b2[19:16]);
  assign Accum2_acc_1500_nl = nl_Accum2_acc_1500_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_184_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[739:736]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_184_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_184_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_244_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[979:976]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_244_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_244_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_304_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1219:1216]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_304_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_304_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_364_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1459:1456]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_364_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_364_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_424_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1699:1696]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_424_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_424_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_484_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1939:1936]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_484_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_484_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_544_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2179:2176]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_544_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_544_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_604_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2419:2416]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_604_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_604_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_64_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[259:256]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_64_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_64_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_124_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[499:496]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_124_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_124_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_664_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2659:2656]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_664_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_664_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_724_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2899:2896]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_724_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_724_nl[9:0];
  assign nl_layer2_out_4_1 = conv_s2s_10_14(Accum2_acc_1500_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_184_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_244_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_304_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_364_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_424_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_484_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_544_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_604_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_64_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_124_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_664_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_724_nl);
  assign layer2_out_4_1 = nl_layer2_out_4_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_3_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[15:12]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_3_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_3_nl[9:0];
  assign nl_Accum2_acc_1512_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_3_nl
      + conv_s2s_4_10(b2[15:12]);
  assign Accum2_acc_1512_nl = nl_Accum2_acc_1512_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_183_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[735:732]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_183_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_183_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_243_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[975:972]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_243_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_243_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_303_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1215:1212]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_303_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_303_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_363_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1455:1452]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_363_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_363_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_423_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1695:1692]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_423_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_423_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_483_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1935:1932]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_483_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_483_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_543_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2175:2172]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_543_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_543_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_603_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2415:2412]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_603_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_603_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_63_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[255:252]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_63_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_63_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_123_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[495:492]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_123_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_123_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_663_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2655:2652]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_663_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_663_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_723_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2895:2892]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_723_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_723_nl[9:0];
  assign nl_layer2_out_3_1 = conv_s2s_10_14(Accum2_acc_1512_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_183_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_243_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_303_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_363_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_423_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_483_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_543_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_603_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_63_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_123_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_663_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_723_nl);
  assign layer2_out_3_1 = nl_layer2_out_3_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_2_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[11:8]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_2_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_2_nl[9:0];
  assign nl_Accum2_acc_1524_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_2_nl
      + conv_s2s_4_10(b2[11:8]);
  assign Accum2_acc_1524_nl = nl_Accum2_acc_1524_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_182_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[731:728]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_182_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_182_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_242_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[971:968]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_242_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_242_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_302_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1211:1208]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_302_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_302_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_362_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1451:1448]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_362_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_362_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_422_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1691:1688]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_422_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_422_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_482_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1931:1928]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_482_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_482_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_542_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2171:2168]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_542_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_542_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_602_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2411:2408]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_602_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_602_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_62_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[251:248]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_62_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_62_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_122_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[491:488]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_122_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_122_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_662_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2651:2648]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_662_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_662_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_722_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2891:2888]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_722_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_722_nl[9:0];
  assign nl_layer2_out_2_1 = conv_s2s_10_14(Accum2_acc_1524_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_182_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_242_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_302_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_362_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_422_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_482_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_542_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_602_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_62_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_122_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_662_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_722_nl);
  assign layer2_out_2_1 = nl_layer2_out_2_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_1_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[7:4]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_1_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_1_nl[9:0];
  assign nl_Accum2_acc_1536_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_1_nl
      + conv_s2s_4_10(b2[7:4]);
  assign Accum2_acc_1536_nl = nl_Accum2_acc_1536_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_181_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[727:724]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_181_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_181_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_241_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[967:964]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_241_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_241_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_301_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1207:1204]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_301_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_301_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_361_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1447:1444]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_361_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_361_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_421_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1687:1684]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_421_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_421_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_481_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1927:1924]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_481_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_481_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_541_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2167:2164]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_541_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_541_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_601_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2407:2404]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_601_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_601_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_61_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[247:244]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_61_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_61_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_121_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[487:484]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_121_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_121_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_661_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2647:2644]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_661_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_661_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_721_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2887:2884]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_721_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_721_nl[9:0];
  assign nl_layer2_out_1_1 = conv_s2s_10_14(Accum2_acc_1536_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_181_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_241_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_301_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_361_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_421_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_481_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_541_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_601_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_61_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_121_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_661_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_721_nl);
  assign layer2_out_1_1 = nl_layer2_out_1_1[13:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_nl = $signed(conv_u2s_6_7(input1[5:0]))
      * $signed((w2[3:0]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_nl[9:0];
  assign nl_Accum2_acc_1548_nl = nnet_product_mult_input_t_config2_weight_t_product_mul_nl
      + conv_s2s_4_10(b2[3:0]);
  assign Accum2_acc_1548_nl = nl_Accum2_acc_1548_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_180_nl = $signed(conv_u2s_6_7(input1[23:18]))
      * $signed((w2[723:720]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_180_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_180_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_240_nl = $signed(conv_u2s_6_7(input1[29:24]))
      * $signed((w2[963:960]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_240_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_240_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_300_nl = $signed(conv_u2s_6_7(input1[35:30]))
      * $signed((w2[1203:1200]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_300_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_300_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_360_nl = $signed(conv_u2s_6_7(input1[41:36]))
      * $signed((w2[1443:1440]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_360_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_360_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_420_nl = $signed(conv_u2s_6_7(input1[47:42]))
      * $signed((w2[1683:1680]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_420_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_420_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_480_nl = $signed(conv_u2s_6_7(input1[53:48]))
      * $signed((w2[1923:1920]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_480_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_480_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_540_nl = $signed(conv_u2s_6_7(input1[59:54]))
      * $signed((w2[2163:2160]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_540_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_540_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_600_nl = $signed(conv_u2s_6_7(input1[65:60]))
      * $signed((w2[2403:2400]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_600_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_600_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_60_nl = $signed(conv_u2s_6_7(input1[11:6]))
      * $signed((w2[243:240]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_60_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_60_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_120_nl = $signed(conv_u2s_6_7(input1[17:12]))
      * $signed((w2[483:480]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_120_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_120_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_660_nl = $signed(conv_u2s_6_7(input1[71:66]))
      * $signed((w2[2643:2640]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_660_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_660_nl[9:0];
  assign nl_nnet_product_mult_input_t_config2_weight_t_product_mul_720_nl = $signed(conv_u2s_6_7(input1[77:72]))
      * $signed((w2[2883:2880]));
  assign nnet_product_mult_input_t_config2_weight_t_product_mul_720_nl = nl_nnet_product_mult_input_t_config2_weight_t_product_mul_720_nl[9:0];
  assign nl_layer2_out_0_1 = conv_s2s_10_14(Accum2_acc_1548_nl) + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_180_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_240_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_300_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_360_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_420_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_480_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_540_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_600_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_60_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_120_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_660_nl)
      + conv_s2s_10_14(nnet_product_mult_input_t_config2_weight_t_product_mul_720_nl);
  assign layer2_out_0_1 = nl_layer2_out_0_1[13:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_102_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_130_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_102_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_718_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_130_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_61_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_7_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_61_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_62);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_720_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_7_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_100_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_124_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_100_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_722_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_124_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_itm_16_1);
  assign layer4_out_conc_4_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_1_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_60);
  assign layer4_out_conc_4_6_5 = MUX_v_2_2_2(2'b00, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_1_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_74_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_46_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_74_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_724_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_46_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_81_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_67_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_81_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_726_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_67_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_73_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_43_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_73_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_728_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_43_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_65_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_19_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_65_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_730_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_19_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_118_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_178_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_118_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_732_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_178_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_90_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_94_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_90_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_734_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_94_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_62_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_10_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_62_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_63);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_736_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_10_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_101_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_127_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_101_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_738_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_127_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_87_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_85_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_87_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_740_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_85_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_63_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_13_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_63_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_742_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_13_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_89_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_91_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_89_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_744_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_91_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_99_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_121_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_99_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_746_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_121_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_85_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_79_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_85_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_748_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_79_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_79_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_61_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_79_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_750_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_61_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_116_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_172_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_116_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_752_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_172_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_83_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_73_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_83_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_754_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_73_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_113_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_163_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_113_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_756_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_163_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_98_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_118_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_98_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_758_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_118_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_112_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_160_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_112_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_760_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_160_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_97_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_115_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_97_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_762_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_115_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_95_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_109_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_95_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_764_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_109_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_67_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_25_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_67_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_766_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_25_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_92_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_100_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_92_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_768_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_100_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_91_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_97_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_91_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_770_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_97_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_66_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_22_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_66_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_772_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_22_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_96_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_112_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_96_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_774_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_112_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_107_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_145_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_107_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_776_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_145_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_93_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_103_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_93_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_778_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_103_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_80_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_64_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_80_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_780_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_64_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_115_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_169_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_115_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_782_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_169_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_106_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_142_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_106_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_784_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_142_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_104_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_136_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_104_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_786_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_136_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_68_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_28_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_68_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_788_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_28_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_94_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_106_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_94_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_790_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_106_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_105_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_139_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_105_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_792_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_139_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_82_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_70_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_82_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_794_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_70_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_72_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_40_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_72_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_796_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_40_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_117_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_175_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_117_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_798_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_175_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_77_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_55_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_77_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_800_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_55_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_69_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_31_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_69_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_802_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_31_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_86_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_82_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_86_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_804_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_82_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_109_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_151_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_109_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_806_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_151_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_70_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_34_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_70_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_808_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_34_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_108_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_148_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_108_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_810_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_148_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_103_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_133_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_103_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_812_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_133_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_78_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_58_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_78_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_814_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_58_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_88_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_88_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_88_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_816_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_88_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_60_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_4_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_60_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_61);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_818_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_4_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_84_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_76_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_84_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_820_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_76_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_64_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_16_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_64_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_822_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_16_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_110_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_154_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_110_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_824_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_154_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_76_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_52_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_76_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_826_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_52_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_114_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_166_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_114_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_828_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_166_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_111_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_157_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_111_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_830_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_157_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_71_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_37_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_71_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_832_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_37_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_itm_16_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_7 = ((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_75_psp_1[2])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76) & operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_itm_16_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_49_nl
      = MUX_v_2_2_2((nnet_relu_layer3_t_layer4_t_relu_config4_for_if_acc_75_psp_1[1:0]),
      2'b11, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_834_6_5 = MUX_v_2_2_2(2'b00,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_49_nl,
      operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_itm_16_1);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_nl = conv_s2s_16_17({(~
      (layer2_out_59_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_60_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_119)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_59_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_nl = conv_s2s_16_17({(~
      (layer2_out_58_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_59_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_118)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_58_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_nl = conv_s2s_16_17({(~
      (layer2_out_57_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_58_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_117)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_57_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_nl = conv_s2s_16_17({(~
      (layer2_out_56_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_57_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_116)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_56_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_nl = conv_s2s_16_17({(~
      (layer2_out_55_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_56_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_115)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_55_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_nl = conv_s2s_16_17({(~
      (layer2_out_54_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_55_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_114)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_54_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_nl = conv_s2s_16_17({(~
      (layer2_out_53_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_54_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_113)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_53_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_nl = conv_s2s_16_17({(~
      (layer2_out_52_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_53_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_112)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_52_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_nl = conv_s2s_16_17({(~
      (layer2_out_51_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_52_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_111)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_51_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_nl = conv_s2s_16_17({(~
      (layer2_out_50_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_51_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_110)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_50_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_nl = conv_s2s_16_17({(~
      (layer2_out_49_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_50_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_109)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_49_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_nl = conv_s2s_16_17({(~
      (layer2_out_48_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_49_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_108)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_48_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_nl = conv_s2s_16_17({(~
      (layer2_out_47_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_48_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_107)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_47_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_nl = conv_s2s_16_17({(~
      (layer2_out_46_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_47_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_106)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_46_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_nl = conv_s2s_16_17({(~
      (layer2_out_45_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_46_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_105)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_45_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_nl = conv_s2s_16_17({(~
      (layer2_out_44_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_45_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_104)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_44_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_nl = conv_s2s_16_17({(~
      (layer2_out_43_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_44_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_103)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_43_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_nl = conv_s2s_16_17({(~
      (layer2_out_42_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_43_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_102)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_42_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_nl = conv_s2s_16_17({(~
      (layer2_out_41_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_42_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_101)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_41_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_nl = conv_s2s_16_17({(~
      (layer2_out_40_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_41_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_100)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_40_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_nl = conv_s2s_16_17({(~
      (layer2_out_39_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_40_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_99)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_39_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_nl = conv_s2s_16_17({(~
      (layer2_out_38_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_39_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_98)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_38_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_nl = conv_s2s_16_17({(~
      (layer2_out_37_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_38_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_97)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_37_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_nl = conv_s2s_16_17({(~
      (layer2_out_36_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_37_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_96)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_36_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_nl = conv_s2s_16_17({(~
      (layer2_out_35_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_36_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_95)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_35_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_nl = conv_s2s_16_17({(~
      (layer2_out_34_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_35_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_94)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_34_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_nl = conv_s2s_16_17({(~
      (layer2_out_33_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_34_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_93)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_33_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_nl = conv_s2s_16_17({(~
      (layer2_out_32_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_33_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_92)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_32_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_nl = conv_s2s_16_17({(~
      (layer2_out_31_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_32_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_91)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_31_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_nl = conv_s2s_16_17({(~
      (layer2_out_30_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_31_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_90)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_30_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_nl = conv_s2s_16_17({(~
      (layer2_out_29_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_30_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_89)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_29_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_nl = conv_s2s_16_17({(~
      (layer2_out_28_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_29_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_88)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_28_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_nl = conv_s2s_16_17({(~
      (layer2_out_27_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_28_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_87)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_27_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_nl = conv_s2s_16_17({(~
      (layer2_out_26_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_27_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_86)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_26_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_nl = conv_s2s_16_17({(~
      (layer2_out_25_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_26_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_85)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_25_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_nl = conv_s2s_16_17({(~
      (layer2_out_24_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_25_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_84)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_24_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_nl = conv_s2s_16_17({(~
      (layer2_out_23_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_24_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_83)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_23_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_nl = conv_s2s_16_17({(~
      (layer2_out_22_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_23_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_82)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_22_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_nl = conv_s2s_16_17({(~
      (layer2_out_21_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_22_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_81)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_21_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_nl = conv_s2s_16_17({(~
      (layer2_out_20_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_21_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_80)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_20_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_nl = conv_s2s_16_17({(~
      (layer2_out_19_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_20_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_79)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_19_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_nl = conv_s2s_16_17({(~
      (layer2_out_18_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_19_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_78)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_18_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_nl = conv_s2s_16_17({(~
      (layer2_out_17_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_18_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_77)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_17_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_nl = conv_s2s_16_17({(~
      (layer2_out_16_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_17_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_76)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_16_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_nl = conv_s2s_16_17({(~
      (layer2_out_15_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_16_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_75)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_15_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_nl = conv_s2s_16_17({(~
      (layer2_out_14_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_15_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_74)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_14_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_nl = conv_s2s_16_17({(~
      (layer2_out_13_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_14_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_73)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_13_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_nl = conv_s2s_16_17({(~
      (layer2_out_12_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_13_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_72)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_12_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_nl = conv_s2s_16_17({(~
      (layer2_out_11_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_12_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_71)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_11_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_nl = conv_s2s_16_17({(~
      (layer2_out_10_1[13])) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_11_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_70)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_10_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_nl = conv_s2s_16_17({(~ (layer2_out_9_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_10_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_69)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_9_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_nl = conv_s2s_16_17({(~ (layer2_out_8_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_9_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_68)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_8_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_nl = conv_s2s_16_17({(~ (layer2_out_7_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_8_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_67)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_7_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_nl = conv_s2s_16_17({(~ (layer2_out_6_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_7_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_66)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_6_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_nl = conv_s2s_16_17({(~ (layer2_out_5_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_6_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_65)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_5_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_nl = conv_s2s_16_17({(~ (layer2_out_4_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_5_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_64)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_4_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_nl = conv_s2s_16_17({(~ (layer2_out_3_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_4_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_63)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_3_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_nl = conv_s2s_16_17({(~ (layer2_out_2_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_3_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_62)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_2_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_nl = conv_s2s_16_17({(~ (layer2_out_1_1[13]))
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_2_psp_1)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_61)}) + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_1_nl);
  assign nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_nl = conv_s2s_16_17({(~ (layer2_out_0_1[13]))
      , (~ layer3_out_0_14_7_1) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60)
      , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60) , (~ nnet_linear_layer2_t_layer3_t_linear_config3_for_nor_ovfl_60)})
      + 17'b00000000000000001;
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_nl = nl_operator_16_6_true_AC_RND_CONV_AC_SAT_acc_nl[16:0];
  assign operator_16_6_true_AC_RND_CONV_AC_SAT_acc_itm_16_1 = readslicef_17_1_16(operator_16_6_true_AC_RND_CONV_AC_SAT_acc_nl);

  function automatic [13:0] MUX_v_14_2_2;
    input [13:0] input_0;
    input [13:0] input_1;
    input  sel;
    reg [13:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_14_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [7:0] MUX_v_8_2_2;
    input [7:0] input_0;
    input [7:0] input_1;
    input  sel;
    reg [7:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_8_2_2 = result;
  end
  endfunction


  function automatic [0:0] readslicef_17_1_16;
    input [16:0] vector;
    reg [16:0] tmp;
  begin
    tmp = vector >> 16;
    readslicef_17_1_16 = tmp[0:0];
  end
  endfunction


  function automatic [4:0] conv_s2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_s2s_4_5 = {vector[3], vector};
  end
  endfunction


  function automatic [9:0] conv_s2s_4_10 ;
    input [3:0]  vector ;
  begin
    conv_s2s_4_10 = {{6{vector[3]}}, vector};
  end
  endfunction


  function automatic [13:0] conv_s2s_10_14 ;
    input [9:0]  vector ;
  begin
    conv_s2s_10_14 = {{4{vector[9]}}, vector};
  end
  endfunction


  function automatic [17:0] conv_s2s_12_18 ;
    input [11:0]  vector ;
  begin
    conv_s2s_12_18 = {{6{vector[11]}}, vector};
  end
  endfunction


  function automatic [17:0] conv_s2s_13_18 ;
    input [12:0]  vector ;
  begin
    conv_s2s_13_18 = {{5{vector[12]}}, vector};
  end
  endfunction


  function automatic [16:0] conv_s2s_16_17 ;
    input [15:0]  vector ;
  begin
    conv_s2s_16_17 = {vector[15], vector};
  end
  endfunction


  function automatic [16:0] conv_u2s_1_17 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_17 = {{16{1'b0}}, vector};
  end
  endfunction


  function automatic [6:0] conv_u2s_6_7 ;
    input [5:0]  vector ;
  begin
    conv_u2s_6_7 =  {1'b0, vector};
  end
  endfunction


  function automatic [8:0] conv_u2s_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2s_8_9 =  {1'b0, vector};
  end
  endfunction


  function automatic [8:0] conv_u2u_1_9 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_9 = {{8{1'b0}}, vector};
  end
  endfunction


  function automatic [8:0] conv_u2u_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2u_8_9 = {1'b0, vector};
  end
  endfunction

endmodule



