

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Tue May 16 14:41:50 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        axi_interfaces_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.65|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |    5|    6|    4|    4| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    5|    5|         3|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 4 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / true
3 --> 
	2  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: StgValue_5 (25)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_0, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_6 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_1, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_7 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_2, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_8 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_3, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_9 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_4, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_10 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_5, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_11 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_6, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_12 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_7, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_13 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_14 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_1, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_15 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_2, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_16 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_3, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_17 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_4, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_18 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_5, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_19 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_6, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_20 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_7, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_21 (41)  [1/1] 1.08ns  loc: axi_interfaces.c:64
:16  br label %rewind_header


 <State 2>: 2.65ns
ST_2: do_init (43)  [1/1] 0.00ns
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %1 ], [ true, %2 ]

ST_2: i1 (44)  [1/1] 0.00ns  loc: axi_interfaces.c:64
rewind_header:1  %i1 = phi i5 [ 0, %0 ], [ %tmp_12, %1 ], [ 0, %2 ]

ST_2: StgValue_24 (45)  [1/1] 0.00ns
rewind_header:2  br i1 %do_init, label %rewind_init, label %1

ST_2: i1_cast (66)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:0  %i1_cast = zext i5 %i1 to i6

ST_2: d_i_0_read (72)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:6  %d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)

ST_2: d_i_1_read (81)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:15  %d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)

ST_2: d_i_2_read (89)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:23  %d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)

ST_2: d_i_3_read (97)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:31  %d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)

ST_2: d_i_4_read (105)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:39  %d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)

ST_2: d_i_5_read (113)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:47  %d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)

ST_2: d_i_6_read (121)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:55  %d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)

ST_2: d_i_7_read (129)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:63  %d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)

ST_2: i_1_7 (136)  [1/1] 1.34ns  loc: axi_interfaces.c:64
:70  %i_1_7 = add i6 8, %i1_cast

ST_2: tmp_12 (137)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:71  %tmp_12 = trunc i6 %i_1_7 to i5

ST_2: exitcond (138)  [1/1] 1.31ns  loc: axi_interfaces.c:64
:72  %exitcond = icmp eq i6 %i_1_7, -32

ST_2: StgValue_37 (139)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:73  br i1 %exitcond, label %2, label %rewind_header

ST_2: StgValue_38 (142)  [1/1] 0.00ns  loc: axi_interfaces.c:69
:1  br label %rewind_header


 <State 3>: 0.00ns
ST_3: StgValue_39 (47)  [1/1] 0.00ns
rewind_init:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !7

ST_3: StgValue_40 (48)  [1/1] 0.00ns
rewind_init:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !13

ST_3: StgValue_41 (49)  [1/1] 0.00ns
rewind_init:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !19

ST_3: StgValue_42 (50)  [1/1] 0.00ns
rewind_init:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !25

ST_3: StgValue_43 (51)  [1/1] 0.00ns
rewind_init:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !31

ST_3: StgValue_44 (52)  [1/1] 0.00ns
rewind_init:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !37

ST_3: StgValue_45 (53)  [1/1] 0.00ns
rewind_init:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !43

ST_3: StgValue_46 (54)  [1/1] 0.00ns
rewind_init:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !49

ST_3: StgValue_47 (55)  [1/1] 0.00ns
rewind_init:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_7), !map !55

ST_3: StgValue_48 (56)  [1/1] 0.00ns
rewind_init:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_6), !map !59

ST_3: StgValue_49 (57)  [1/1] 0.00ns
rewind_init:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_5), !map !63

ST_3: StgValue_50 (58)  [1/1] 0.00ns
rewind_init:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_4), !map !67

ST_3: StgValue_51 (59)  [1/1] 0.00ns
rewind_init:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_3), !map !71

ST_3: StgValue_52 (60)  [1/1] 0.00ns
rewind_init:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_2), !map !75

ST_3: StgValue_53 (61)  [1/1] 0.00ns
rewind_init:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_1), !map !79

ST_3: StgValue_54 (62)  [1/1] 0.00ns
rewind_init:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_0), !map !83

ST_3: StgValue_55 (63)  [1/1] 0.00ns
rewind_init:16  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind

ST_3: StgValue_56 (64)  [1/1] 0.00ns  loc: axi_interfaces.c:64
rewind_init:17  br label %1

ST_3: empty (67)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_3: StgValue_58 (68)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind

ST_3: tmp (69)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind

ST_3: StgValue_60 (70)  [1/1] 0.00ns  loc: axi_interfaces.c:65
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_61 (78)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:12  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %tmp_4)

ST_3: empty_2 (79)  [1/1] 0.00ns  loc: axi_interfaces.c:68
:13  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp) nounwind

ST_3: StgValue_63 (87)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:21  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %tmp_4_1)

ST_3: StgValue_64 (95)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:29  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %tmp_4_2)

ST_3: StgValue_65 (103)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:37  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %tmp_4_3)

ST_3: StgValue_66 (111)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:45  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %tmp_4_4)

ST_3: StgValue_67 (119)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:53  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %tmp_4_5)

ST_3: StgValue_68 (127)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:61  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %tmp_4_6)

ST_3: StgValue_69 (135)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:69  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %tmp_4_7)

ST_3: StgValue_70 (141)  [1/1] 0.00ns  loc: axi_interfaces.c:69
:0  call void (...)* @_ssdm_op_Return()


 <State 4>: 1.70ns
ST_4: acc_0_load (71)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:5  %acc_0_load = load i32* @acc_0, align 16

ST_4: d_i_0_read (72)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:6  %d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)

ST_4: tmp_2 (73)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:7  %tmp_2 = sext i16 %d_i_0_read to i32

ST_4: tmp_1 (74)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:8  %tmp_1 = trunc i32 %acc_0_load to i16

ST_4: tmp_3 (75)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:9  %tmp_3 = add nsw i32 %tmp_2, %acc_0_load

ST_4: StgValue_76 (76)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:10  store i32 %tmp_3, i32* @acc_0, align 16

ST_4: tmp_4 (77)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:11  %tmp_4 = add i16 %tmp_1, %d_i_0_read

ST_4: StgValue_78 (78)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:12  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %tmp_4)

ST_4: acc_1_load (80)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:14  %acc_1_load = load i32* @acc_1, align 4

ST_4: d_i_1_read (81)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:15  %d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)

ST_4: tmp_2_1 (82)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:16  %tmp_2_1 = sext i16 %d_i_1_read to i32

ST_4: tmp_5 (83)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:17  %tmp_5 = trunc i32 %acc_1_load to i16

ST_4: tmp_3_1 (84)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:18  %tmp_3_1 = add nsw i32 %tmp_2_1, %acc_1_load

ST_4: StgValue_84 (85)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:19  store i32 %tmp_3_1, i32* @acc_1, align 4

ST_4: tmp_4_1 (86)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:20  %tmp_4_1 = add i16 %tmp_5, %d_i_1_read

ST_4: StgValue_86 (87)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:21  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %tmp_4_1)

ST_4: acc_2_load (88)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:22  %acc_2_load = load i32* @acc_2, align 8

ST_4: d_i_2_read (89)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:23  %d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)

ST_4: tmp_2_2 (90)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:24  %tmp_2_2 = sext i16 %d_i_2_read to i32

ST_4: tmp_6 (91)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:25  %tmp_6 = trunc i32 %acc_2_load to i16

ST_4: tmp_3_2 (92)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:26  %tmp_3_2 = add nsw i32 %tmp_2_2, %acc_2_load

ST_4: StgValue_92 (93)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:27  store i32 %tmp_3_2, i32* @acc_2, align 8

ST_4: tmp_4_2 (94)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:28  %tmp_4_2 = add i16 %tmp_6, %d_i_2_read

ST_4: StgValue_94 (95)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:29  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %tmp_4_2)

ST_4: acc_3_load (96)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:30  %acc_3_load = load i32* @acc_3, align 4

ST_4: d_i_3_read (97)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:31  %d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)

ST_4: tmp_2_3 (98)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:32  %tmp_2_3 = sext i16 %d_i_3_read to i32

ST_4: tmp_7 (99)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:33  %tmp_7 = trunc i32 %acc_3_load to i16

ST_4: tmp_3_3 (100)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:34  %tmp_3_3 = add nsw i32 %tmp_2_3, %acc_3_load

ST_4: StgValue_100 (101)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:35  store i32 %tmp_3_3, i32* @acc_3, align 4

ST_4: tmp_4_3 (102)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:36  %tmp_4_3 = add i16 %tmp_7, %d_i_3_read

ST_4: StgValue_102 (103)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:37  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %tmp_4_3)

ST_4: acc_4_load (104)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:38  %acc_4_load = load i32* @acc_4, align 16

ST_4: d_i_4_read (105)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:39  %d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)

ST_4: tmp_2_4 (106)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:40  %tmp_2_4 = sext i16 %d_i_4_read to i32

ST_4: tmp_8 (107)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:41  %tmp_8 = trunc i32 %acc_4_load to i16

ST_4: tmp_3_4 (108)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:42  %tmp_3_4 = add nsw i32 %tmp_2_4, %acc_4_load

ST_4: StgValue_108 (109)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:43  store i32 %tmp_3_4, i32* @acc_4, align 16

ST_4: tmp_4_4 (110)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:44  %tmp_4_4 = add i16 %tmp_8, %d_i_4_read

ST_4: StgValue_110 (111)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:45  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %tmp_4_4)

ST_4: acc_5_load (112)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:46  %acc_5_load = load i32* @acc_5, align 4

ST_4: d_i_5_read (113)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:47  %d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)

ST_4: tmp_2_5 (114)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:48  %tmp_2_5 = sext i16 %d_i_5_read to i32

ST_4: tmp_9 (115)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:49  %tmp_9 = trunc i32 %acc_5_load to i16

ST_4: tmp_3_5 (116)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:50  %tmp_3_5 = add nsw i32 %tmp_2_5, %acc_5_load

ST_4: StgValue_116 (117)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:51  store i32 %tmp_3_5, i32* @acc_5, align 4

ST_4: tmp_4_5 (118)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:52  %tmp_4_5 = add i16 %tmp_9, %d_i_5_read

ST_4: StgValue_118 (119)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:53  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %tmp_4_5)

ST_4: acc_6_load (120)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:54  %acc_6_load = load i32* @acc_6, align 8

ST_4: d_i_6_read (121)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:55  %d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)

ST_4: tmp_2_6 (122)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:56  %tmp_2_6 = sext i16 %d_i_6_read to i32

ST_4: tmp_10 (123)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:57  %tmp_10 = trunc i32 %acc_6_load to i16

ST_4: tmp_3_6 (124)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:58  %tmp_3_6 = add nsw i32 %tmp_2_6, %acc_6_load

ST_4: StgValue_124 (125)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:59  store i32 %tmp_3_6, i32* @acc_6, align 8

ST_4: tmp_4_6 (126)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:60  %tmp_4_6 = add i16 %tmp_10, %d_i_6_read

ST_4: StgValue_126 (127)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:61  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %tmp_4_6)

ST_4: acc_7_load (128)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:62  %acc_7_load = load i32* @acc_7, align 4

ST_4: d_i_7_read (129)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:63  %d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)

ST_4: tmp_2_7 (130)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:64  %tmp_2_7 = sext i16 %d_i_7_read to i32

ST_4: tmp_11 (131)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:65  %tmp_11 = trunc i32 %acc_7_load to i16

ST_4: tmp_3_7 (132)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:66  %tmp_3_7 = add nsw i32 %tmp_2_7, %acc_7_load

ST_4: StgValue_132 (133)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:67  store i32 %tmp_3_7, i32* @acc_7, align 4

ST_4: tmp_4_7 (134)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:68  %tmp_4_7 = add i16 %tmp_11, %d_i_7_read

ST_4: StgValue_134 (135)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:69  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %tmp_4_7)



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5   (specinterface    ) [ 00000]
StgValue_6   (specinterface    ) [ 00000]
StgValue_7   (specinterface    ) [ 00000]
StgValue_8   (specinterface    ) [ 00000]
StgValue_9   (specinterface    ) [ 00000]
StgValue_10  (specinterface    ) [ 00000]
StgValue_11  (specinterface    ) [ 00000]
StgValue_12  (specinterface    ) [ 00000]
StgValue_13  (specinterface    ) [ 00000]
StgValue_14  (specinterface    ) [ 00000]
StgValue_15  (specinterface    ) [ 00000]
StgValue_16  (specinterface    ) [ 00000]
StgValue_17  (specinterface    ) [ 00000]
StgValue_18  (specinterface    ) [ 00000]
StgValue_19  (specinterface    ) [ 00000]
StgValue_20  (specinterface    ) [ 00000]
StgValue_21  (br               ) [ 01111]
do_init      (phi              ) [ 00111]
i1           (phi              ) [ 00111]
StgValue_24  (br               ) [ 00000]
i1_cast      (zext             ) [ 00000]
i_1_7        (add              ) [ 00000]
tmp_12       (trunc            ) [ 01111]
exitcond     (icmp             ) [ 00111]
StgValue_37  (br               ) [ 01111]
StgValue_38  (br               ) [ 01111]
StgValue_39  (specbitsmap      ) [ 00000]
StgValue_40  (specbitsmap      ) [ 00000]
StgValue_41  (specbitsmap      ) [ 00000]
StgValue_42  (specbitsmap      ) [ 00000]
StgValue_43  (specbitsmap      ) [ 00000]
StgValue_44  (specbitsmap      ) [ 00000]
StgValue_45  (specbitsmap      ) [ 00000]
StgValue_46  (specbitsmap      ) [ 00000]
StgValue_47  (specbitsmap      ) [ 00000]
StgValue_48  (specbitsmap      ) [ 00000]
StgValue_49  (specbitsmap      ) [ 00000]
StgValue_50  (specbitsmap      ) [ 00000]
StgValue_51  (specbitsmap      ) [ 00000]
StgValue_52  (specbitsmap      ) [ 00000]
StgValue_53  (specbitsmap      ) [ 00000]
StgValue_54  (specbitsmap      ) [ 00000]
StgValue_55  (spectopmodule    ) [ 00000]
StgValue_56  (br               ) [ 00000]
empty        (speclooptripcount) [ 00000]
StgValue_58  (specloopname     ) [ 00000]
tmp          (specregionbegin  ) [ 00000]
StgValue_60  (specpipeline     ) [ 00000]
StgValue_61  (write            ) [ 00000]
empty_2      (specregionend    ) [ 00000]
StgValue_63  (write            ) [ 00000]
StgValue_64  (write            ) [ 00000]
StgValue_65  (write            ) [ 00000]
StgValue_66  (write            ) [ 00000]
StgValue_67  (write            ) [ 00000]
StgValue_68  (write            ) [ 00000]
StgValue_69  (write            ) [ 00000]
StgValue_70  (return           ) [ 00000]
acc_0_load   (load             ) [ 00000]
d_i_0_read   (read             ) [ 00000]
tmp_2        (sext             ) [ 00000]
tmp_1        (trunc            ) [ 00000]
tmp_3        (add              ) [ 00000]
StgValue_76  (store            ) [ 00000]
tmp_4        (add              ) [ 00110]
acc_1_load   (load             ) [ 00000]
d_i_1_read   (read             ) [ 00000]
tmp_2_1      (sext             ) [ 00000]
tmp_5        (trunc            ) [ 00000]
tmp_3_1      (add              ) [ 00000]
StgValue_84  (store            ) [ 00000]
tmp_4_1      (add              ) [ 00110]
acc_2_load   (load             ) [ 00000]
d_i_2_read   (read             ) [ 00000]
tmp_2_2      (sext             ) [ 00000]
tmp_6        (trunc            ) [ 00000]
tmp_3_2      (add              ) [ 00000]
StgValue_92  (store            ) [ 00000]
tmp_4_2      (add              ) [ 00110]
acc_3_load   (load             ) [ 00000]
d_i_3_read   (read             ) [ 00000]
tmp_2_3      (sext             ) [ 00000]
tmp_7        (trunc            ) [ 00000]
tmp_3_3      (add              ) [ 00000]
StgValue_100 (store            ) [ 00000]
tmp_4_3      (add              ) [ 00110]
acc_4_load   (load             ) [ 00000]
d_i_4_read   (read             ) [ 00000]
tmp_2_4      (sext             ) [ 00000]
tmp_8        (trunc            ) [ 00000]
tmp_3_4      (add              ) [ 00000]
StgValue_108 (store            ) [ 00000]
tmp_4_4      (add              ) [ 00110]
acc_5_load   (load             ) [ 00000]
d_i_5_read   (read             ) [ 00000]
tmp_2_5      (sext             ) [ 00000]
tmp_9        (trunc            ) [ 00000]
tmp_3_5      (add              ) [ 00000]
StgValue_116 (store            ) [ 00000]
tmp_4_5      (add              ) [ 00110]
acc_6_load   (load             ) [ 00000]
d_i_6_read   (read             ) [ 00000]
tmp_2_6      (sext             ) [ 00000]
tmp_10       (trunc            ) [ 00000]
tmp_3_6      (add              ) [ 00000]
StgValue_124 (store            ) [ 00000]
tmp_4_6      (add              ) [ 00110]
acc_7_load   (load             ) [ 00000]
d_i_7_read   (read             ) [ 00000]
tmp_2_7      (sext             ) [ 00000]
tmp_11       (trunc            ) [ 00000]
tmp_3_7      (add              ) [ 00000]
StgValue_132 (store            ) [ 00000]
tmp_4_7      (add              ) [ 00110]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_interfaces_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_78/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="16" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_86/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_94/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_102/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_110/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_118/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_126/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_134/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="do_init_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="do_init_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i1_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="1" slack="0"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i1_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_1_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_7/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_12_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="exitcond_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="StgValue_70_fu_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_70/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="acc_0_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="StgValue_76_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="acc_1_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_2_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_3_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_1/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="StgValue_84_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_4_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_1/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="acc_2_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_2_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_2/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_3_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_2/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="StgValue_92_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_4_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_2/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="acc_3_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_2_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_3/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_7_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_3_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_3/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="StgValue_100_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_4_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_3/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="acc_4_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_2_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_4/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_8_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_3_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_4/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_108_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_4_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_4/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="acc_5_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_2_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_5/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_3_5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_5/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="StgValue_116_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_4_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_5/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="acc_6_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_2_6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_6/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_10_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_3_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_6/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_124_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_4_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_6/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="acc_7_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_2_7_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_7/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_11_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_3_7_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_7/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="StgValue_132_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_4_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_7/4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_12_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="505" class="1005" name="exitcond_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_4_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="1"/>
<pin id="511" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_4_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_4_2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_4_3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="1"/>
<pin id="526" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_3 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_4_4_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="1"/>
<pin id="531" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_4 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_4_5_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="1"/>
<pin id="536" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_5 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_4_6_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_6 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_4_7_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="1"/>
<pin id="546" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="92" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="92" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="92" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="92" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="92" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="92" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="92" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="92" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="215"><net_src comp="204" pin="6"/><net_sink comp="200" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="233"><net_src comp="220" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="234" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="96" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="252" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="252" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="96" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="276" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="102" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="283" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="287" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="283" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="291" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="102" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="307" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="108" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="314" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="314" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="322" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="108" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="114" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="345" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="349" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="345" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="353" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="114" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="379"><net_src comp="40" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="120" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="376" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="380" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="376" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="384" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="120" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="126" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="407" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="411" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="407" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="415" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="126" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="132" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="438" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="442" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="438" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="446" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="132" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="462" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="472"><net_src comp="46" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="138" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="469" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="473" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="469" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="477" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="138" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="493" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="503"><net_src comp="240" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="508"><net_src comp="244" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="276" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="517"><net_src comp="307" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="522"><net_src comp="338" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="527"><net_src comp="369" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="532"><net_src comp="400" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="537"><net_src comp="431" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="542"><net_src comp="462" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="547"><net_src comp="493" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="193" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {3 }
	Port: d_o_1 | {3 }
	Port: d_o_2 | {3 }
	Port: d_o_3 | {3 }
	Port: d_o_4 | {3 }
	Port: d_o_5 | {3 }
	Port: d_o_6 | {3 }
	Port: d_o_7 | {3 }
	Port: acc_0 | {4 }
	Port: acc_1 | {4 }
	Port: acc_2 | {4 }
	Port: acc_3 | {4 }
	Port: acc_4 | {4 }
	Port: acc_5 | {4 }
	Port: acc_6 | {4 }
	Port: acc_7 | {4 }
 - Input state : 
	Port: axi_interfaces : d_i_0 | {2 }
	Port: axi_interfaces : d_i_1 | {2 }
	Port: axi_interfaces : d_i_2 | {2 }
	Port: axi_interfaces : d_i_3 | {2 }
	Port: axi_interfaces : d_i_4 | {2 }
	Port: axi_interfaces : d_i_5 | {2 }
	Port: axi_interfaces : d_i_6 | {2 }
	Port: axi_interfaces : d_i_7 | {2 }
	Port: axi_interfaces : acc_0 | {4 }
	Port: axi_interfaces : acc_1 | {4 }
	Port: axi_interfaces : acc_2 | {4 }
	Port: axi_interfaces : acc_3 | {4 }
	Port: axi_interfaces : acc_4 | {4 }
	Port: axi_interfaces : acc_5 | {4 }
	Port: axi_interfaces : acc_6 | {4 }
	Port: axi_interfaces : acc_7 | {4 }
  - Chain level:
	State 1
	State 2
		StgValue_24 : 1
		i1_cast : 1
		i_1_7 : 2
		tmp_12 : 3
		exitcond : 3
		StgValue_37 : 4
	State 3
		empty_2 : 1
	State 4
		tmp_1 : 1
		tmp_3 : 1
		StgValue_76 : 2
		tmp_4 : 2
		StgValue_78 : 3
		tmp_5 : 1
		tmp_3_1 : 1
		StgValue_84 : 2
		tmp_4_1 : 2
		StgValue_86 : 3
		tmp_6 : 1
		tmp_3_2 : 1
		StgValue_92 : 2
		tmp_4_2 : 2
		StgValue_94 : 3
		tmp_7 : 1
		tmp_3_3 : 1
		StgValue_100 : 2
		tmp_4_3 : 2
		StgValue_102 : 3
		tmp_8 : 1
		tmp_3_4 : 1
		StgValue_108 : 2
		tmp_4_4 : 2
		StgValue_110 : 3
		tmp_9 : 1
		tmp_3_5 : 1
		StgValue_116 : 2
		tmp_4_5 : 2
		StgValue_118 : 3
		tmp_10 : 1
		tmp_3_6 : 1
		StgValue_124 : 2
		tmp_4_6 : 2
		StgValue_126 : 3
		tmp_11 : 1
		tmp_3_7 : 1
		StgValue_132 : 2
		tmp_4_7 : 2
		StgValue_134 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |    i_1_7_fu_234    |    0    |    5    |
|          |    tmp_3_fu_264    |    0    |    32   |
|          |    tmp_4_fu_276    |    0    |    16   |
|          |   tmp_3_1_fu_295   |    0    |    32   |
|          |   tmp_4_1_fu_307   |    0    |    16   |
|          |   tmp_3_2_fu_326   |    0    |    32   |
|          |   tmp_4_2_fu_338   |    0    |    16   |
|          |   tmp_3_3_fu_357   |    0    |    32   |
|    add   |   tmp_4_3_fu_369   |    0    |    16   |
|          |   tmp_3_4_fu_388   |    0    |    32   |
|          |   tmp_4_4_fu_400   |    0    |    16   |
|          |   tmp_3_5_fu_419   |    0    |    32   |
|          |   tmp_4_5_fu_431   |    0    |    16   |
|          |   tmp_3_6_fu_450   |    0    |    32   |
|          |   tmp_4_6_fu_462   |    0    |    16   |
|          |   tmp_3_7_fu_481   |    0    |    32   |
|          |   tmp_4_7_fu_493   |    0    |    16   |
|----------|--------------------|---------|---------|
|   icmp   |   exitcond_fu_244  |    0    |    3    |
|----------|--------------------|---------|---------|
|          |   grp_read_fu_96   |    0    |    0    |
|          |   grp_read_fu_102  |    0    |    0    |
|          |   grp_read_fu_108  |    0    |    0    |
|   read   |   grp_read_fu_114  |    0    |    0    |
|          |   grp_read_fu_120  |    0    |    0    |
|          |   grp_read_fu_126  |    0    |    0    |
|          |   grp_read_fu_132  |    0    |    0    |
|          |   grp_read_fu_138  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  grp_write_fu_144  |    0    |    0    |
|          |  grp_write_fu_151  |    0    |    0    |
|          |  grp_write_fu_158  |    0    |    0    |
|   write  |  grp_write_fu_165  |    0    |    0    |
|          |  grp_write_fu_172  |    0    |    0    |
|          |  grp_write_fu_179  |    0    |    0    |
|          |  grp_write_fu_186  |    0    |    0    |
|          |  grp_write_fu_193  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |   i1_cast_fu_230   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_12_fu_240   |    0    |    0    |
|          |    tmp_1_fu_260    |    0    |    0    |
|          |    tmp_5_fu_291    |    0    |    0    |
|          |    tmp_6_fu_322    |    0    |    0    |
|   trunc  |    tmp_7_fu_353    |    0    |    0    |
|          |    tmp_8_fu_384    |    0    |    0    |
|          |    tmp_9_fu_415    |    0    |    0    |
|          |    tmp_10_fu_446   |    0    |    0    |
|          |    tmp_11_fu_477   |    0    |    0    |
|----------|--------------------|---------|---------|
|  return  | StgValue_70_fu_250 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_2_fu_256    |    0    |    0    |
|          |   tmp_2_1_fu_287   |    0    |    0    |
|          |   tmp_2_2_fu_318   |    0    |    0    |
|   sext   |   tmp_2_3_fu_349   |    0    |    0    |
|          |   tmp_2_4_fu_380   |    0    |    0    |
|          |   tmp_2_5_fu_411   |    0    |    0    |
|          |   tmp_2_6_fu_442   |    0    |    0    |
|          |   tmp_2_7_fu_473   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   392   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| do_init_reg_200|    1   |
|exitcond_reg_505|    1   |
|   i1_reg_216   |    5   |
| tmp_12_reg_500 |    5   |
| tmp_4_1_reg_514|   16   |
| tmp_4_2_reg_519|   16   |
| tmp_4_3_reg_524|   16   |
| tmp_4_4_reg_529|   16   |
| tmp_4_5_reg_534|   16   |
| tmp_4_6_reg_539|   16   |
| tmp_4_7_reg_544|   16   |
|  tmp_4_reg_509 |   16   |
+----------------+--------+
|      Total     |   140  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_144 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_151 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_158 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_165 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_172 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_179 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_186 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_193 |  p2  |   2  |  16  |   32   ||    16   |
|  do_init_reg_200 |  p0  |   2  |   1  |    2   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  ||  9.765  ||   129   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   392  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   129  |
|  Register |    -   |   140  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   140  |   521  |
+-----------+--------+--------+--------+
