5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd gate1.1.vcd -o gate1.1.cdd -v gate1.1.v
3 0 main main gate1.1.v 1 50
1 qo 0 3 30008 1 0 2
1 ro 0 3 3000c 1 0 2
1 so 0 3 30010 1 0 2
1 to 0 3 30014 1 0 2
1 uo 0 3 30018 1 0 2
1 vo 0 3 3001c 1 0 2
1 wo 0 3 30020 1 0 2
1 xo 0 3 30024 1 0 2
1 q1 0 5 30008 1 0 2
1 r1 0 5 3000c 1 0 2
1 s1 0 5 30010 1 0 2
1 t1 0 5 30014 1 0 2
1 u1 0 5 30018 1 0 2
1 v1 0 5 3001c 1 0 2
1 s2 0 7 30008 1 0 102
1 t2 0 8 30008 1 0 102
1 u2 0 9 30008 1 0 102
1 v2 0 10 30008 1 0 102
1 w1 0 12 30008 1 0 2
1 w2 0 12 3000c 1 0 102
1 w3 0 12 30010 1 0 2
1 x1 0 13 30008 1 0 2
1 x2 0 13 3000c 1 0 102
1 x3 0 13 30010 1 0 2
