// Seed: 1849946950
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wor id_6;
  inout tri id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  ;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  parameter id_10 = 1;
  wire id_11;
  parameter id_12 = -1;
  wire id_13;
  wire id_14;
  assign id_6 = 1;
  wire [-1 : 1 'b0] id_15;
  logic id_16;
endmodule
