// Seed: 1790636447
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    input  wor   id_2
    , id_6,
    input  wor   id_3,
    input  wor   id_4
);
  uwire id_7 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3,
    input wire id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    input wire id_10,
    output supply0 id_11,
    input tri1 id_12,
    input uwire id_13
);
  tri1  id_15  =  id_8  ,  id_16  =  id_4  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  module_0(
      id_6, id_23, id_7, id_16, id_9
  );
endmodule
