
Efinix FPGA Placement and Routing.
Version: 2022.2.322 
Compiled: Dec 18 2022.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T20F256" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "C:/Capstone/WES207/rtl/WES207_basic/WES207_basic.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0347677 seconds.
	VDB Netlist Checker took 0.03125 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 15.22 MB, end = 15.22 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 52.76 MB
VDB Netlist Checker resident set memory usage: begin = 25.948 MB, end = 26.12 MB, delta = 0.172 MB
	VDB Netlist Checker peak resident set memory usage = 61.94 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv'.
Successfully processed interface constraints file "C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv".
Creating interface clock pin tx_fastclk.
Creating interface clock buffer tx_fastclk~CLKBUF.
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "C:/Capstone/WES207/rtl/WES207_basic/WES207_basic.vdb".
Netlist pre-processing took 0.0885098 seconds.
	Netlist pre-processing took 0.09375 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 10.948 MB, end = 19.788 MB, delta = 8.84 MB
	Netlist pre-processing peak virtual memory usage = 52.76 MB
Netlist pre-processing resident set memory usage: begin = 21.62 MB, end = 30.784 MB, delta = 9.164 MB
	Netlist pre-processing peak resident set memory usage = 61.94 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.net_proto" took 0.003 seconds
Creating IO constraints file 'C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.io_place'
Packing took 0.0207486 seconds.
	Packing took 0.015625 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 22.984 MB, end = 24.572 MB, delta = 1.588 MB
	Packing peak virtual memory usage = 52.76 MB
Packing resident set memory usage: begin = 34.148 MB, end = 35.824 MB, delta = 1.676 MB
	Packing peak resident set memory usage = 61.94 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.net_proto
Read proto netlist for file "C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.net_proto" took 0.007 seconds
Setup net and block data structure took 0.076 seconds
Packed netlist loading took 0.0989913 seconds.
	Packed netlist loading took 0.078125 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 24.572 MB, end = 49.74 MB, delta = 25.168 MB
	Packed netlist loading peak virtual memory usage = 88.884 MB
Packed netlist loading resident set memory usage: begin = 35.832 MB, end = 60.116 MB, delta = 24.284 MB
	Packed netlist loading peak resident set memory usage = 99.156 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

[SDC line 1] create_clock: no pin(s)/port(s)/net(s) specified, only virtual clock 'INPUT_CLK' will be created. If you don't want this, please specify pin(s)/port(s)/net(s) to the command.

SDC file 'C:/Capstone/WES207/rtl/WES207_basic/WES207constrain.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv'.
Successfully processed interface constraints file "C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv".
Writing IO placement constraints to 'C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic.interface.io'.

Reading placement constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic.interface.io'.

Reading placement constraints from 'C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.io_place'.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Create C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic_after_qp.qdelay
WARNING(1): No constrained clocks found. Qplacer will be run with timing driven mode disabled.
QPLACER STATIC DB USAGE DISABLED
NumRegions 1
Starting Global Placer with 16 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1       81953     -2147483647         1.3%
          2       62994     -2147483647         1.6%
          3       44587     -2147483647         2.2%
          4       39473     -2147483647         3.0%
          5       40886     -2147483647         5.1%
          6       25451     -2147483647        18.3%
          7       17879     -2147483647        46.5%
          8       16735     -2147483647        61.7%
          9       16602     -2147483647        65.2%
         10       17947     -2147483647        67.2%
         11       18783     -2147483647        70.2%
         12       19771     -2147483647        71.6%
         13       20107     -2147483647        74.3%
         14       20426     -2147483647        77.0%
         15       20631     -2147483647        79.0%
         16       20774     -2147483647        81.4%
         17       20902     -2147483647        83.0%
         18       21180     -2147483647        84.4%
         19       21408     -2147483647        84.4%
         20       21495     -2147483647        85.0%
         21       21719     -2147483647        85.5%
         22       14891     -2147483647        85.9%
         23       14830     -2147483647        87.7%
         24       14703     -2147483647        89.1%
         25       14771     -2147483647        90.8%
         26       14898     -2147483647        91.2%
         27       14978     -2147483647        92.3%
         28       15005     -2147483647        93.1%
         29       15050     -2147483647        93.7%
         30       15020     -2147483647        95.0%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0       14703              NA        30.0
          1       14303              NA        30.0
          2       20087              NA        30.0
          3       19397              NA        30.0
          4       18254              NA        30.0
          5       17057              NA        30.0
          6       16110              NA        30.0
          7       15198              NA        30.0
          8       14750              NA        30.0
          9       14187              NA        30.0
         10       13510              NA        30.0
         11       12980              NA        30.0
         12       12577              NA        30.0
         13       12057              NA        30.0
         14       11755              NA        30.0
         15       11356              NA        30.0
         16       11079              NA        30.0
         17       10688              NA        30.0
         18       10448              NA        29.9
         19       10219              NA        30.0
         20        9969              NA        29.4
         21        9741              NA        29.1
         22        9548              NA        28.2
         23        9231              NA        27.6
         24        9073              NA        26.4
         25        8909              NA        25.2
         26        8664              NA        23.9
         27        8585              NA        22.8
         28        8449              NA        21.5
         29        8297              NA        20.4
         30        8197              NA        19.2
         31        7981              NA        18.1
         32        7825              NA        16.6
No timing data to generate C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic_after_qp.qdelay
Placement successful: 2310 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.0792459 at 65,80
Congestion-weighted HPWL per net: 2.87085

Reading placement constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.qplace'.
Finished Realigning Types (437 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.place'
Placement took 5.96739 seconds.
	Placement took 5.84375 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 49.74 MB, end = 68.22 MB, delta = 18.48 MB
	Placement peak virtual memory usage = 237.124 MB
Placement resident set memory usage: begin = 60.124 MB, end = 75.656 MB, delta = 15.532 MB
	Placement peak resident set memory usage = 241.704 MB
***** Ending stage placement *****

