	component nios_system is
		port (
			clk_clk            : in  std_logic                    := 'X';             -- clk
			leds_export        : out std_logic_vector(9 downto 0);                    -- export
			reset_reset_n      : in  std_logic                    := 'X';             -- reset_n
			switches_export    : in  std_logic_vector(9 downto 0) := (others => 'X'); -- export
			vga_b_export       : out std_logic_vector(7 downto 0);                    -- export
			vga_blank_n_export : out std_logic;                                       -- export
			vga_clk_export     : out std_logic;                                       -- export
			vga_g_export       : out std_logic_vector(7 downto 0);                    -- export
			vga_hs_export      : out std_logic;                                       -- export
			vga_r_export       : out std_logic_vector(7 downto 0);                    -- export
			vga_sync_n_export  : out std_logic;                                       -- export
			vga_vs_export      : out std_logic                                        -- export
		);
	end component nios_system;

