/// Auto-generated bit field definitions for TC0
/// Device: ATSAME70J21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70j21::tc0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TC0 Bit Field Definitions
// ============================================================================

/// CCR - Channel Control Register (channel = 0)
namespace ccr {
    /// Counter Clock Enable Command
    /// Position: 0, Width: 1
    using CLKEN = BitField<0, 1>;
    constexpr uint32_t CLKEN_Pos = 0;
    constexpr uint32_t CLKEN_Msk = CLKEN::mask;

    /// Counter Clock Disable Command
    /// Position: 1, Width: 1
    using CLKDIS = BitField<1, 1>;
    constexpr uint32_t CLKDIS_Pos = 1;
    constexpr uint32_t CLKDIS_Msk = CLKDIS::mask;

    /// Software Trigger Command
    /// Position: 2, Width: 1
    using SWTRG = BitField<2, 1>;
    constexpr uint32_t SWTRG_Pos = 2;
    constexpr uint32_t SWTRG_Msk = SWTRG::mask;

}  // namespace ccr

/// CMR - Channel Mode Register (channel = 0)
namespace cmr {
    /// Clock Selection
    /// Position: 0, Width: 3
    using TCCLKS = BitField<0, 3>;
    constexpr uint32_t TCCLKS_Pos = 0;
    constexpr uint32_t TCCLKS_Msk = TCCLKS::mask;
    /// Enumerated values for TCCLKS
    namespace tcclks {
        constexpr uint32_t TIMER_CLOCK1 = 0;
        constexpr uint32_t TIMER_CLOCK2 = 1;
        constexpr uint32_t TIMER_CLOCK3 = 2;
        constexpr uint32_t TIMER_CLOCK4 = 3;
        constexpr uint32_t TIMER_CLOCK5 = 4;
        constexpr uint32_t XC0 = 5;
        constexpr uint32_t XC1 = 6;
        constexpr uint32_t XC2 = 7;
    }

    /// Clock Invert
    /// Position: 3, Width: 1
    using CLKI = BitField<3, 1>;
    constexpr uint32_t CLKI_Pos = 3;
    constexpr uint32_t CLKI_Msk = CLKI::mask;

    /// Burst Signal Selection
    /// Position: 4, Width: 2
    using BURST = BitField<4, 2>;
    constexpr uint32_t BURST_Pos = 4;
    constexpr uint32_t BURST_Msk = BURST::mask;
    /// Enumerated values for BURST
    namespace burst {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// Counter Clock Stopped with RB Loading
    /// Position: 6, Width: 1
    using LDBSTOP = BitField<6, 1>;
    constexpr uint32_t LDBSTOP_Pos = 6;
    constexpr uint32_t LDBSTOP_Msk = LDBSTOP::mask;

    /// Counter Clock Disable with RB Loading
    /// Position: 7, Width: 1
    using LDBDIS = BitField<7, 1>;
    constexpr uint32_t LDBDIS_Pos = 7;
    constexpr uint32_t LDBDIS_Msk = LDBDIS::mask;

    /// External Trigger Edge Selection
    /// Position: 8, Width: 2
    using ETRGEDG = BitField<8, 2>;
    constexpr uint32_t ETRGEDG_Pos = 8;
    constexpr uint32_t ETRGEDG_Msk = ETRGEDG::mask;
    /// Enumerated values for ETRGEDG
    namespace etrgedg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// TIOAx or TIOBx External Trigger Selection
    /// Position: 10, Width: 1
    using ABETRG = BitField<10, 1>;
    constexpr uint32_t ABETRG_Pos = 10;
    constexpr uint32_t ABETRG_Msk = ABETRG::mask;

    /// RC Compare Trigger Enable
    /// Position: 14, Width: 1
    using CPCTRG = BitField<14, 1>;
    constexpr uint32_t CPCTRG_Pos = 14;
    constexpr uint32_t CPCTRG_Msk = CPCTRG::mask;

    /// Waveform Mode
    /// Position: 15, Width: 1
    using WAVE = BitField<15, 1>;
    constexpr uint32_t WAVE_Pos = 15;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// RA Loading Edge Selection
    /// Position: 16, Width: 2
    using LDRA = BitField<16, 2>;
    constexpr uint32_t LDRA_Pos = 16;
    constexpr uint32_t LDRA_Msk = LDRA::mask;
    /// Enumerated values for LDRA
    namespace ldra {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// RB Loading Edge Selection
    /// Position: 18, Width: 2
    using LDRB = BitField<18, 2>;
    constexpr uint32_t LDRB_Pos = 18;
    constexpr uint32_t LDRB_Msk = LDRB::mask;
    /// Enumerated values for LDRB
    namespace ldrb {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// Loading Edge Subsampling Ratio
    /// Position: 20, Width: 3
    using SBSMPLR = BitField<20, 3>;
    constexpr uint32_t SBSMPLR_Pos = 20;
    constexpr uint32_t SBSMPLR_Msk = SBSMPLR::mask;
    /// Enumerated values for SBSMPLR
    namespace sbsmplr {
        constexpr uint32_t ONE = 0;
        constexpr uint32_t HALF = 1;
        constexpr uint32_t FOURTH = 2;
        constexpr uint32_t EIGHTH = 3;
        constexpr uint32_t SIXTEENTH = 4;
    }

}  // namespace cmr

/// SMMR - Stepper Motor Mode Register (channel = 0)
namespace smmr {
    /// Gray Count Enable
    /// Position: 0, Width: 1
    using GCEN = BitField<0, 1>;
    constexpr uint32_t GCEN_Pos = 0;
    constexpr uint32_t GCEN_Msk = GCEN::mask;

    /// Down Count
    /// Position: 1, Width: 1
    using DOWN = BitField<1, 1>;
    constexpr uint32_t DOWN_Pos = 1;
    constexpr uint32_t DOWN_Msk = DOWN::mask;

}  // namespace smmr

/// RAB - Register AB (channel = 0)
namespace rab {
    /// Register A or Register B
    /// Position: 0, Width: 32
    using RAB = BitField<0, 32>;
    constexpr uint32_t RAB_Pos = 0;
    constexpr uint32_t RAB_Msk = RAB::mask;

}  // namespace rab

/// CV - Counter Value (channel = 0)
namespace cv {
    /// Counter Value
    /// Position: 0, Width: 32
    using CV = BitField<0, 32>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

}  // namespace cv

/// RA - Register A (channel = 0)
namespace ra {
    /// Register A
    /// Position: 0, Width: 32
    using RA = BitField<0, 32>;
    constexpr uint32_t RA_Pos = 0;
    constexpr uint32_t RA_Msk = RA::mask;

}  // namespace ra

/// RB - Register B (channel = 0)
namespace rb {
    /// Register B
    /// Position: 0, Width: 32
    using RB = BitField<0, 32>;
    constexpr uint32_t RB_Pos = 0;
    constexpr uint32_t RB_Msk = RB::mask;

}  // namespace rb

/// RC - Register C (channel = 0)
namespace rc {
    /// Register C
    /// Position: 0, Width: 32
    using RC = BitField<0, 32>;
    constexpr uint32_t RC_Pos = 0;
    constexpr uint32_t RC_Msk = RC::mask;

}  // namespace rc

/// SR - Status Register (channel = 0)
namespace sr {
    /// Counter Overflow Status (cleared on read)
    /// Position: 0, Width: 1
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun Status (cleared on read)
    /// Position: 1, Width: 1
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare Status (cleared on read)
    /// Position: 2, Width: 1
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare Status (cleared on read)
    /// Position: 3, Width: 1
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare Status (cleared on read)
    /// Position: 4, Width: 1
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading Status (cleared on read)
    /// Position: 5, Width: 1
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading Status (cleared on read)
    /// Position: 6, Width: 1
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger Status (cleared on read)
    /// Position: 7, Width: 1
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

    /// Clock Enabling Status
    /// Position: 16, Width: 1
    using CLKSTA = BitField<16, 1>;
    constexpr uint32_t CLKSTA_Pos = 16;
    constexpr uint32_t CLKSTA_Msk = CLKSTA::mask;

    /// TIOAx Mirror
    /// Position: 17, Width: 1
    using MTIOA = BitField<17, 1>;
    constexpr uint32_t MTIOA_Pos = 17;
    constexpr uint32_t MTIOA_Msk = MTIOA::mask;

    /// TIOBx Mirror
    /// Position: 18, Width: 1
    using MTIOB = BitField<18, 1>;
    constexpr uint32_t MTIOB_Pos = 18;
    constexpr uint32_t MTIOB_Msk = MTIOB::mask;

}  // namespace sr

/// IER - Interrupt Enable Register (channel = 0)
namespace ier {
    /// Counter Overflow
    /// Position: 0, Width: 1
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register (channel = 0)
namespace idr {
    /// Counter Overflow
    /// Position: 0, Width: 1
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register (channel = 0)
namespace imr {
    /// Counter Overflow
    /// Position: 0, Width: 1
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace imr

/// EMR - Extended Mode Register (channel = 0)
namespace emr {
    /// Trigger Source for Input A
    /// Position: 0, Width: 2
    using TRIGSRCA = BitField<0, 2>;
    constexpr uint32_t TRIGSRCA_Pos = 0;
    constexpr uint32_t TRIGSRCA_Msk = TRIGSRCA::mask;
    /// Enumerated values for TRIGSRCA
    namespace trigsrca {
        constexpr uint32_t EXTERNAL_TIOAx = 0;
        constexpr uint32_t PWMx = 1;
    }

    /// Trigger Source for Input B
    /// Position: 4, Width: 2
    using TRIGSRCB = BitField<4, 2>;
    constexpr uint32_t TRIGSRCB_Pos = 4;
    constexpr uint32_t TRIGSRCB_Msk = TRIGSRCB::mask;
    /// Enumerated values for TRIGSRCB
    namespace trigsrcb {
        constexpr uint32_t EXTERNAL_TIOBx = 0;
        constexpr uint32_t PWMx = 1;
    }

    /// No Divided Clock
    /// Position: 8, Width: 1
    using NODIVCLK = BitField<8, 1>;
    constexpr uint32_t NODIVCLK_Pos = 8;
    constexpr uint32_t NODIVCLK_Msk = NODIVCLK::mask;

}  // namespace emr

/// BCR - Block Control Register
namespace bcr {
    /// Synchro Command
    /// Position: 0, Width: 1
    using SYNC = BitField<0, 1>;
    constexpr uint32_t SYNC_Pos = 0;
    constexpr uint32_t SYNC_Msk = SYNC::mask;

}  // namespace bcr

/// BMR - Block Mode Register
namespace bmr {
    /// External Clock Signal 0 Selection
    /// Position: 0, Width: 2
    using TC0XC0S = BitField<0, 2>;
    constexpr uint32_t TC0XC0S_Pos = 0;
    constexpr uint32_t TC0XC0S_Msk = TC0XC0S::mask;
    /// Enumerated values for TC0XC0S
    namespace tc0xc0s {
        constexpr uint32_t TCLK0 = 0;
        constexpr uint32_t TIOA1 = 2;
        constexpr uint32_t TIOA2 = 3;
    }

    /// External Clock Signal 1 Selection
    /// Position: 2, Width: 2
    using TC1XC1S = BitField<2, 2>;
    constexpr uint32_t TC1XC1S_Pos = 2;
    constexpr uint32_t TC1XC1S_Msk = TC1XC1S::mask;
    /// Enumerated values for TC1XC1S
    namespace tc1xc1s {
        constexpr uint32_t TCLK1 = 0;
        constexpr uint32_t TIOA0 = 2;
        constexpr uint32_t TIOA2 = 3;
    }

    /// External Clock Signal 2 Selection
    /// Position: 4, Width: 2
    using TC2XC2S = BitField<4, 2>;
    constexpr uint32_t TC2XC2S_Pos = 4;
    constexpr uint32_t TC2XC2S_Msk = TC2XC2S::mask;
    /// Enumerated values for TC2XC2S
    namespace tc2xc2s {
        constexpr uint32_t TCLK2 = 0;
        constexpr uint32_t TIOA0 = 2;
        constexpr uint32_t TIOA1 = 3;
    }

    /// Quadrature Decoder Enabled
    /// Position: 8, Width: 1
    using QDEN = BitField<8, 1>;
    constexpr uint32_t QDEN_Pos = 8;
    constexpr uint32_t QDEN_Msk = QDEN::mask;

    /// Position Enabled
    /// Position: 9, Width: 1
    using POSEN = BitField<9, 1>;
    constexpr uint32_t POSEN_Pos = 9;
    constexpr uint32_t POSEN_Msk = POSEN::mask;

    /// Speed Enabled
    /// Position: 10, Width: 1
    using SPEEDEN = BitField<10, 1>;
    constexpr uint32_t SPEEDEN_Pos = 10;
    constexpr uint32_t SPEEDEN_Msk = SPEEDEN::mask;

    /// Quadrature Decoding Transparent
    /// Position: 11, Width: 1
    using QDTRANS = BitField<11, 1>;
    constexpr uint32_t QDTRANS_Pos = 11;
    constexpr uint32_t QDTRANS_Msk = QDTRANS::mask;

    /// Edge on PHA Count Mode
    /// Position: 12, Width: 1
    using EDGPHA = BitField<12, 1>;
    constexpr uint32_t EDGPHA_Pos = 12;
    constexpr uint32_t EDGPHA_Msk = EDGPHA::mask;

    /// Inverted PHA
    /// Position: 13, Width: 1
    using INVA = BitField<13, 1>;
    constexpr uint32_t INVA_Pos = 13;
    constexpr uint32_t INVA_Msk = INVA::mask;

    /// Inverted PHB
    /// Position: 14, Width: 1
    using INVB = BitField<14, 1>;
    constexpr uint32_t INVB_Pos = 14;
    constexpr uint32_t INVB_Msk = INVB::mask;

    /// Inverted Index
    /// Position: 15, Width: 1
    using INVIDX = BitField<15, 1>;
    constexpr uint32_t INVIDX_Pos = 15;
    constexpr uint32_t INVIDX_Msk = INVIDX::mask;

    /// Swap PHA and PHB
    /// Position: 16, Width: 1
    using SWAP = BitField<16, 1>;
    constexpr uint32_t SWAP_Pos = 16;
    constexpr uint32_t SWAP_Msk = SWAP::mask;

    /// Index Pin is PHB Pin
    /// Position: 17, Width: 1
    using IDXPHB = BitField<17, 1>;
    constexpr uint32_t IDXPHB_Pos = 17;
    constexpr uint32_t IDXPHB_Msk = IDXPHB::mask;

    /// Maximum Filter
    /// Position: 20, Width: 6
    using MAXFILT = BitField<20, 6>;
    constexpr uint32_t MAXFILT_Pos = 20;
    constexpr uint32_t MAXFILT_Msk = MAXFILT::mask;

}  // namespace bmr

/// QIER - QDEC Interrupt Enable Register
namespace qier {
    /// Index
    /// Position: 0, Width: 1
    using IDX = BitField<0, 1>;
    constexpr uint32_t IDX_Pos = 0;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// Direction Change
    /// Position: 1, Width: 1
    using DIRCHG = BitField<1, 1>;
    constexpr uint32_t DIRCHG_Pos = 1;
    constexpr uint32_t DIRCHG_Msk = DIRCHG::mask;

    /// Quadrature Error
    /// Position: 2, Width: 1
    using QERR = BitField<2, 1>;
    constexpr uint32_t QERR_Pos = 2;
    constexpr uint32_t QERR_Msk = QERR::mask;

}  // namespace qier

/// QIDR - QDEC Interrupt Disable Register
namespace qidr {
    /// Index
    /// Position: 0, Width: 1
    using IDX = BitField<0, 1>;
    constexpr uint32_t IDX_Pos = 0;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// Direction Change
    /// Position: 1, Width: 1
    using DIRCHG = BitField<1, 1>;
    constexpr uint32_t DIRCHG_Pos = 1;
    constexpr uint32_t DIRCHG_Msk = DIRCHG::mask;

    /// Quadrature Error
    /// Position: 2, Width: 1
    using QERR = BitField<2, 1>;
    constexpr uint32_t QERR_Pos = 2;
    constexpr uint32_t QERR_Msk = QERR::mask;

}  // namespace qidr

/// QIMR - QDEC Interrupt Mask Register
namespace qimr {
    /// Index
    /// Position: 0, Width: 1
    using IDX = BitField<0, 1>;
    constexpr uint32_t IDX_Pos = 0;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// Direction Change
    /// Position: 1, Width: 1
    using DIRCHG = BitField<1, 1>;
    constexpr uint32_t DIRCHG_Pos = 1;
    constexpr uint32_t DIRCHG_Msk = DIRCHG::mask;

    /// Quadrature Error
    /// Position: 2, Width: 1
    using QERR = BitField<2, 1>;
    constexpr uint32_t QERR_Pos = 2;
    constexpr uint32_t QERR_Msk = QERR::mask;

}  // namespace qimr

/// QISR - QDEC Interrupt Status Register
namespace qisr {
    /// Index
    /// Position: 0, Width: 1
    using IDX = BitField<0, 1>;
    constexpr uint32_t IDX_Pos = 0;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// Direction Change
    /// Position: 1, Width: 1
    using DIRCHG = BitField<1, 1>;
    constexpr uint32_t DIRCHG_Pos = 1;
    constexpr uint32_t DIRCHG_Msk = DIRCHG::mask;

    /// Quadrature Error
    /// Position: 2, Width: 1
    using QERR = BitField<2, 1>;
    constexpr uint32_t QERR_Pos = 2;
    constexpr uint32_t QERR_Msk = QERR::mask;

    /// Direction
    /// Position: 8, Width: 1
    using DIR = BitField<8, 1>;
    constexpr uint32_t DIR_Pos = 8;
    constexpr uint32_t DIR_Msk = DIR::mask;

}  // namespace qisr

/// FMR - Fault Mode Register
namespace fmr {
    /// Enable Compare Fault Channel 0
    /// Position: 0, Width: 1
    using ENCF0 = BitField<0, 1>;
    constexpr uint32_t ENCF0_Pos = 0;
    constexpr uint32_t ENCF0_Msk = ENCF0::mask;

    /// Enable Compare Fault Channel 1
    /// Position: 1, Width: 1
    using ENCF1 = BitField<1, 1>;
    constexpr uint32_t ENCF1_Pos = 1;
    constexpr uint32_t ENCF1_Msk = ENCF1::mask;

}  // namespace fmr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5523789;
    }

}  // namespace wpmr

}  // namespace alloy::hal::atmel::same70::atsame70j21::tc0
