# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do slc3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/mux.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module gateMux
# 
# Top level modules:
# 	mux2to1
# 	mux4to1
# 	gateMux
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 11:15:52 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:52 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:15:53 on Feb 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:53 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 11:15:53 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:53 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 11:15:53 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:53 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:15:53 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:15:53 on Feb 24,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.reg_16
# Loading work.mux2to1
# Loading work.mux4to1
# Loading work.gateMux
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Too few port connections. Expected 14, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/memory_subsystem File: C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX3'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# Success!
do slc3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/mux.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module gateMux
# 
# Top level modules:
# 	mux2to1
# 	mux4to1
# 	gateMux
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:16:21 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:21 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 11:16:22 on Feb 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:22 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 11:16:22 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:22 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:16:22 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 11:16:23 on Feb 24,2022, Elapsed time: 0:00:30
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:16:23 on Feb 24,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.reg_16
# Loading work.mux2to1
# Loading work.mux4to1
# Loading work.gateMux
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Too few port connections. Expected 14, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/memory_subsystem File: C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX3'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# Success!
# WARNING: No extended dataflow license exists
add wave -position 11 sim:/testbench/test/slc/d0/MAR_reg/*
add wave -position 11  sim:/testbench/test/slc/d0/MAR_reg/Data_Out
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Too few port connections. Expected 14, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/memory_subsystem File: C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX3'.
# Success!
add wave -position 11  sim:/testbench/test/slc/d0/MAR_reg/Data_Out
do slc3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/mux.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module gateMux
# 
# Top level modules:
# 	mux2to1
# 	mux4to1
# 	gateMux
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:09 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:25:09 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 11:25:10 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 11:25:10 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:10 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv 
# -- Compiling module testbench
# ** Error: C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): (vlog-2730) Undefined variable: 'Coutinue'.
# End time: 11:25:10 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./slc3_run_msim_rtl_verilog.do line 21
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provid..."
do slc3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:34 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:25:34 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:34 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 11:25:34 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:34 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 11:25:34 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/mux.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module gateMux
# 
# Top level modules:
# 	mux2to1
# 	mux4to1
# 	gateMux
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided {C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:35 on Feb 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided" C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:25:35 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 11:25:37 on Feb 24,2022, Elapsed time: 0:09:14
# Errors: 4, Warnings: 11
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:25:37 on Feb 24,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.reg_16
# Loading work.mux2to1
# Loading work.mux4to1
# Loading work.gateMux
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3017) C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): [TFMPC] - Too few port connections. Expected 10, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test File: C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3_testtop.sv
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/lab_5/../Lab5provided/testbench.sv(29): [TFMPC] - Missing connection for port 'MAR_Out'.
# ** Warning: (vsim-3017) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Too few port connections. Expected 14, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/memory_subsystem File: C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/Mem2IO.sv
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/ldm18/Desktop/385_FPGA_project/Lab5provided/slc3.sv(89): [TFMPC] - Missing connection for port 'HEX3'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# Success!
# End time: 11:27:01 on Feb 24,2022, Elapsed time: 0:01:24
# Errors: 0, Warnings: 13
