// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2024 MediaTek Inc.
 * Author: Chong-ming Wei <chong-ming.wei@mediatek.com>
 */

#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/io.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/seq_file.h>
#include <linux/spinlock.h>

#include <dt-bindings/power/mt6991-power.h>

#if IS_ENABLED(CONFIG_DEVICE_MODULES_MTK_DEVAPC)
#include <devapc_public.h>
#endif

#if IS_ENABLED(CONFIG_MTK_DVFSRC_HELPER)
#include <mt-plat/dvfsrc-exp.h>
#endif

#ifdef CONFIG_MTK_SERROR_HOOK
#include <trace/hooks/traps.h>
#endif

#include "clkchk.h"
#include "clkchk-mt6991.h"
#include "clk-fmeter.h"
#include "clk-mt6991-fmeter.h"

#include "vcp_status.h"

#define BUG_ON_CHK_ENABLE		0
#define CHECK_VCORE_FREQ		0
#define CG_CHK_PWRON_ENABLE		0

#define HWV_INT_PLL_TRIGGER		0x0004
#define HWV_INT_CG_TRIGGER		0x10001

#define HWV_IRQ_STATUS			0x1500
#define HWV_CG_SET(xpu, id)		((0x10000 * (xpu)) + (id * 0x8))
#define HWV_CG_STA(id)			(0x1800 + (id * 0x4))
#define HWV_CG_EN(id)			(0x1910 + (id * 0x4))
#define HWV_CG_XPU_DONE(xpu)		(0x2B00 + (xpu * 0x8))
#define HWV_CG_DONE(id)			(0x2C00 + (id * 0x4))
#define HWV_XPU(n) ((n < 5) ? (0x00000 + (n * 0x10000)) : \
					(0x41000 + ((n - 5) * 0x1000)))
#define HWV_XPU_CG_SET(n,x)		(HWV_XPU(n) + (x) * 0x8)
#define HWV_XPU_CG_CLR(n,x)		(HWV_XPU(n) + (x) * 0x8 + 0x004)
#define HWV_TIMELINE_PTR		(0x2AA0)
#define HWV_TIMELINE_HIS(idx)		(0x2AA4 + (idx / 4))
#define HWV_CG_ADDR_HIS(idx)		(0x18D8 + (idx * 4))
#define HWV_CG_ADDR_14_HIS(idx)		(0x19EC + ((idx - 14) * 4))
#define HWV_CG_DATA_HIS(idx)		(0x2AC8 + (idx * 4))
#define HWV_CG_DATA_14_HIS(idx)		(0x2BC8 + ((idx - 14) * 4))
#define HWV_IRQ_XPU_HIS_PTR		(0x2B50)
#define HWV_IRQ_ADDR_HIS(idx)		(0x2B54 + (idx * 4))
#define HWV_IRQ_DATA_HIS(idx)		(0x2B8C + (idx * 4))

#define EVT_LEN				40
#define CLK_ID_SHIFT			0
#define CLK_STA_SHIFT			8

static DEFINE_SPINLOCK(clk_trace_lock);
static unsigned int clk_event[EVT_LEN];
static unsigned int evt_cnt, suspend_cnt;
static struct regmap *hwv_regmap, *mm_hwv_regmap;
static bool clkchk_bug_on_flag = true;

/* xpu*/
enum {
	APMCU = 0,
	TEE,
	MMUP,
	SCP,
	SSPM,
	XPU_NUM,
};

static u32 xpu_id[XPU_NUM] = {
	[APMCU] = 0,
	[TEE] = 1,
	[MMUP] = 2,
	[SCP] = 3,
	[SSPM] = 4,
};

/* trace all subsys cgs */
enum {
	CLK_AFE_PCM1_CG = 0,
	CLK_AFE_PCM0_CG = 1,
	CLK_AFE_CM2_CG = 2,
	CLK_AFE_CM1_CG = 3,
	CLK_AFE_CM0_CG = 4,
	CLK_AFE_STF_CG = 5,
	CLK_AFE_HW_GAIN23_CG = 6,
	CLK_AFE_HW_GAIN01_CG = 7,
	CLK_AFE_FM_I2S_CG = 8,
	CLK_AFE_MTKAIFV4_CG = 9,
	CLK_AFE_AUDIO_HOPPING_CG = 10,
	CLK_AFE_AUDIO_F26M_CG = 11,
	CLK_AFE_APLL1_CG = 12,
	CLK_AFE_APLL2_CG = 13,
	CLK_AFE_H208M_CG = 14,
	CLK_AFE_APLL_TUNER2_CG = 15,
	CLK_AFE_APLL_TUNER1_CG = 16,
	CLK_AFE_UL2_ADC_HIRES_TML_CG = 17,
	CLK_AFE_UL2_ADC_HIRES_CG = 18,
	CLK_AFE_UL2_TML_CG = 19,
	CLK_AFE_UL2_ADC_CG = 20,
	CLK_AFE_UL1_ADC_HIRES_TML_CG = 21,
	CLK_AFE_UL1_ADC_HIRES_CG = 22,
	CLK_AFE_UL1_TML_CG = 23,
	CLK_AFE_UL1_ADC_CG = 24,
	CLK_AFE_UL0_ADC_HIRES_TML_CG = 25,
	CLK_AFE_UL0_ADC_HIRES_CG = 26,
	CLK_AFE_UL0_TML_CG = 27,
	CLK_AFE_UL0_ADC_CG = 28,
	CLK_AFE_ETDM_IN6_CG = 29,
	CLK_AFE_ETDM_IN5_CG = 30,
	CLK_AFE_ETDM_IN4_CG = 31,
	CLK_AFE_ETDM_IN3_CG = 32,
	CLK_AFE_ETDM_IN2_CG = 33,
	CLK_AFE_ETDM_IN1_CG = 34,
	CLK_AFE_ETDM_IN0_CG = 35,
	CLK_AFE_ETDM_OUT6_CG = 36,
	CLK_AFE_ETDM_OUT5_CG = 37,
	CLK_AFE_ETDM_OUT4_CG = 38,
	CLK_AFE_ETDM_OUT3_CG = 39,
	CLK_AFE_ETDM_OUT2_CG = 40,
	CLK_AFE_ETDM_OUT1_CG = 41,
	CLK_AFE_ETDM_OUT0_CG = 42,
	CLK_AFE_TDM_OUT_CG = 43,
	CLK_AFE_GENERAL15_ASRC_CG = 44,
	CLK_AFE_GENERAL14_ASRC_CG = 45,
	CLK_AFE_GENERAL13_ASRC_CG = 46,
	CLK_AFE_GENERAL12_ASRC_CG = 47,
	CLK_AFE_GENERAL11_ASRC_CG = 48,
	CLK_AFE_GENERAL10_ASRC_CG = 49,
	CLK_AFE_GENERAL9_ASRC_CG = 50,
	CLK_AFE_GENERAL8_ASRC_CG = 51,
	CLK_AFE_GENERAL7_ASRC_CG = 52,
	CLK_AFE_GENERAL6_ASRC_CG = 53,
	CLK_AFE_GENERAL5_ASRC_CG = 54,
	CLK_AFE_GENERAL4_ASRC_CG = 55,
	CLK_AFE_GENERAL3_ASRC_CG = 56,
	CLK_AFE_GENERAL2_ASRC_CG = 57,
	CLK_AFE_GENERAL1_ASRC_CG = 58,
	CLK_AFE_GENERAL0_ASRC_CG = 59,
	CLK_AFE_CONNSYS_I2S_ASRC_CG = 60,
	CLK_IFR_MEM_DPMAIF_MAIN_CG = 61,
	CLK_IFR_MEM_DPMAIF_26M_CG = 62,
	CLK_CAMSYS_IPE_LARB19_CG = 63,
	CLK_CAMSYS_IPE_DPE_CG = 64,
	CLK_CAMSYS_IPE_FUS_CG = 65,
	CLK_CAMSYS_IPE_DHZE_CG = 66,
	CLK_CAMSYS_IPE_GALS_CG = 67,
	CLK_CAM_MR_LARBX_CG = 68,
	CLK_CAM_MR_GALS_CG = 69,
	CLK_CAM_MR_CAMTG_CG = 70,
	CLK_CAM_MR_MRAW0_CG = 71,
	CLK_CAM_MR_MRAW1_CG = 72,
	CLK_CAM_MR_MRAW2_CG = 73,
	CLK_CAM_MR_MRAW3_CG = 74,
	CLK_CAM_MR_PDA0_CG = 75,
	CLK_CAM_MR_PDA1_CG = 76,
	CLK_CAM_RA_LARBX_CG = 77,
	CLK_CAM_RA_CAM_CG = 78,
	CLK_CAM_RA_CAMTG_CG = 79,
	CLK_CAM_RA_RAW2MM_GALS_CG = 80,
	CLK_CAM_RA_YUV2RAW2MM_GALS_CG = 81,
	CLK_CAM_RB_LARBX_CG = 82,
	CLK_CAM_RB_CAM_CG = 83,
	CLK_CAM_RB_CAMTG_CG = 84,
	CLK_CAM_RB_RAW2MM_GALS_CG = 85,
	CLK_CAM_RB_YUV2RAW2MM_GALS_CG = 86,
	CLK_CAM_RC_LARBX_CG = 87,
	CLK_CAM_RC_CAM_CG = 88,
	CLK_CAM_RC_CAMTG_CG = 89,
	CLK_CAM_RC_RAW2MM_GALS_CG = 90,
	CLK_CAM_RC_YUV2RAW2MM_GALS_CG = 91,
	CLK_CAMSYS_RMSA_LARBX_CG = 92,
	CLK_CAMSYS_RMSA_CAM_CG = 93,
	CLK_CAMSYS_RMSA_CAMTG_CG = 94,
	CLK_CAMSYS_RMSB_LARBX_CG = 95,
	CLK_CAMSYS_RMSB_CAM_CG = 96,
	CLK_CAMSYS_RMSB_CAMTG_CG = 97,
	CLK_CAMSYS_RMSC_LARBX_CG = 98,
	CLK_CAMSYS_RMSC_CAM_CG = 99,
	CLK_CAMSYS_RMSC_CAMTG_CG = 100,
	CLK_CAM_YA_LARBX_CG = 101,
	CLK_CAM_YA_CAM_CG = 102,
	CLK_CAM_YA_CAMTG_CG = 103,
	CLK_CAM_YB_LARBX_CG = 104,
	CLK_CAM_YB_CAM_CG = 105,
	CLK_CAM_YB_CAMTG_CG = 106,
	CLK_CAM_YC_LARBX_CG = 107,
	CLK_CAM_YC_CAM_CG = 108,
	CLK_CAM_YC_CAMTG_CG = 109,
	CLK_CAM_MAIN_LARB13_CG = 110,
	CLK_CAM_MAIN_LARB14_CG = 111,
	CLK_CAM_MAIN_LARB27_CG = 112,
	CLK_CAM_MAIN_LARB29_CG = 113,
	CLK_CAM_MAIN_CAM_CG = 114,
	CLK_CAM_MAIN_CAM_SUBA_CG = 115,
	CLK_CAM_MAIN_CAM_SUBB_CG = 116,
	CLK_CAM_MAIN_CAM_SUBC_CG = 117,
	CLK_CAM_MAIN_CAM_MRAW_CG = 118,
	CLK_CAM_MAIN_CAMTG_CG = 119,
	CLK_CAM_MAIN_SENINF_CG = 120,
	CLK_CAM_MAIN_CAMSV_TOP_CG = 121,
	CLK_CAM_MAIN_ADLRD_CG = 122,
	CLK_CAM_MAIN_ADLWR_CG = 123,
	CLK_CAM_MAIN_UISP_CG = 124,
	CLK_CAM_MAIN_FAKE_ENG_CG = 125,
	CLK_CAM_MAIN_CAM2MM0_GALS_CG = 126,
	CLK_CAM_MAIN_CAM2MM1_GALS_CG = 127,
	CLK_CAM_MAIN_CAM2SYS_GALS_CG = 128,
	CLK_CAM_MAIN_CAM2MM2_GALS_CG = 129,
	CLK_CAM_MAIN_IPS_CG = 130,
	CLK_CAM_MAIN_CAM_DPE_CG = 131,
	CLK_CAM_MAIN_CAM_ASG_CG = 132,
	CLK_CAM_MAIN_CAMSV_A_CON_1_CG = 133,
	CLK_CAM_MAIN_CAMSV_B_CON_1_CG = 134,
	CLK_CAM_MAIN_CAMSV_C_CON_1_CG = 135,
	CLK_CAM_MAIN_CAMSV_D_CON_1_CG = 136,
	CLK_CAM_MAIN_CAMSV_E_CON_1_CG = 137,
	CLK_CAM_MAIN_CAMSV_CON_1_CG = 138,
	CLK_CAM_MAIN_CAM_QOF_CON_1_CG = 139,
	CLK_CAM_MAIN_CAM_BLS_FULL_CON_1_CG = 140,
	CLK_CAM_MAIN_CAM_BLS_PART_CON_1_CG = 141,
	CLK_CAM_MAIN_CAM_BWR_CON_1_CG = 142,
	CLK_CAM_MAIN_CAM_RTCQ_CON_1_CG = 143,
	CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_CG = 144,
	CLK_CAM_MAIN_CAM2MM1_SUB_COMMON_DCM_DIS_CG = 145,
	CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_CG = 146,
	CLK_CAM_MAIN_CAM2MM2_SUB_COMMON_DCM_DIS_CG = 147,
	CLK_2MM0_SUBCOMMON_DCM_DIS_CG = 148,
	CLK_CAM_V_MM0_SUBCOMM_CG = 149,
	CLK_VCORE_CG = 150,
	CLK__26M_CG = 151,
	CLK_CCLARB30_CON_CG = 152,
	CLK_CCU2INFRA_GALS_CON_CG = 153,
	CLK_CCUSYS_CCU0_CON_CG = 154,
	CLK_CCUSYS_CCU1_CON_CG = 155,
	CLK_CCU2MM0_GALS_CON_CG = 156,
	CLK_DIP_NR1_DIP1_LARB_CG = 157,
	CLK_DIP_NR1_DIP1_DIP_NR1_CG = 158,
	CLK_DIP_NR2_DIP1_DIP_NR_CG = 159,
	CLK_DIP_NR2_DIP1_LARB15_CG = 160,
	CLK_DIP_NR2_DIP1_LARB39_CG = 161,
	CLK_DIP_TOP_DIP1_DIP_TOP_CG = 162,
	CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CG = 163,
	CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CG = 164,
	CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CG = 165,
	CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CG = 166,
	CLK_DIP_TOP_DIP1_LARB10_CG = 167,
	CLK_DIP_TOP_DIP1_LARB15_CG = 168,
	CLK_DIP_TOP_DIP1_LARB38_CG = 169,
	CLK_DIP_TOP_DIP1_LARB39_CG = 170,
	CLK_IMG_LARB9_CG = 171,
	CLK_IMG_TRAW0_CG = 172,
	CLK_IMG_TRAW1_CG = 173,
	CLK_IMG_DIP0_CG = 174,
	CLK_IMG_WPE0_CG = 175,
	CLK_IMG_IPE_CG = 176,
	CLK_IMG_WPE1_CG = 177,
	CLK_IMG_WPE2_CG = 178,
	CLK_IMG_ADL_LARB_CG = 179,
	CLK_IMG_ADLRD_CG = 180,
	CLK_IMG_ADLWR0_CG = 181,
	CLK_IMG_AVS_CG = 182,
	CLK_IMG_IPS_CG = 183,
	CLK_IMG_ADLWR1_CG = 184,
	CLK_IMG_ROOTCQ_CG = 185,
	CLK_IMG_BLS_CG = 186,
	CLK_IMG_SUB_COMMON0_CG = 187,
	CLK_IMG_SUB_COMMON1_CG = 188,
	CLK_IMG_SUB_COMMON2_CG = 189,
	CLK_IMG_SUB_COMMON3_CG = 190,
	CLK_IMG_SUB_COMMON4_CG = 191,
	CLK_IMG_GALS_RX_DIP0_CG = 192,
	CLK_IMG_GALS_RX_DIP1_CG = 193,
	CLK_IMG_GALS_RX_TRAW0_CG = 194,
	CLK_IMG_GALS_RX_WPE0_CG = 195,
	CLK_IMG_GALS_RX_WPE1_CG = 196,
	CLK_IMG_GALS_RX_WPE2_CG = 197,
	CLK_IMG_GALS_TRX_IPE0_CG = 198,
	CLK_IMG_GALS_TRX_IPE1_CG = 199,
	CLK_IMG26_CG = 200,
	CLK_IMG_BWR_CG = 201,
	CLK_IMG_GALS_CG = 202,
	CLK_IMG_FDVT_CG = 203,
	CLK_IMG_ME_CG = 204,
	CLK_IMG_MMG_CG = 205,
	CLK_IMG_LARB12_CG = 206,
	CLK_IMG_VCORE_GALS_DISP_CG = 207,
	CLK_IMG_VCORE_MAIN_CG = 208,
	CLK_IMG_VCORE_SUB0_CG = 209,
	CLK_IMG_VCORE_SUB1_CG = 210,
	CLK_IMG_VCORE_IMG_26M_CG = 211,
	CLK_TRAW_CAP_DIP1_TRAW_CAP_CG = 212,
	CLK_TRAW_DIP1_LARB28_CG = 213,
	CLK_TRAW_DIP1_LARB40_CG = 214,
	CLK_TRAW_DIP1_TRAW_CG = 215,
	CLK_TRAW_DIP1_GALS_CG = 216,
	CLK_WPE1_DIP1_LARB11_CG = 217,
	CLK_WPE1_DIP1_WPE_CG = 218,
	CLK_WPE1_DIP1_GALS0_CG = 219,
	CLK_WPE2_DIP1_LARB11_CG = 220,
	CLK_WPE2_DIP1_WPE_CG = 221,
	CLK_WPE2_DIP1_GALS0_CG = 222,
	CLK_WPE3_DIP1_LARB11_CG = 223,
	CLK_WPE3_DIP1_WPE_CG = 224,
	CLK_WPE3_DIP1_GALS0_CG = 225,
	CLK_MM1_DISPSYS1_CONFIG_CG = 226,
	CLK_MM1_DISPSYS1_S_CONFIG_CG = 227,
	CLK_MM1_DISP_MUTEX0_CG = 228,
	CLK_MM1_DISP_DLI_ASYNC20_CG = 229,
	CLK_MM1_DISP_DLI_ASYNC21_CG = 230,
	CLK_MM1_DISP_DLI_ASYNC22_CG = 231,
	CLK_MM1_DISP_DLI_ASYNC23_CG = 232,
	CLK_MM1_DISP_DLI_ASYNC24_CG = 233,
	CLK_MM1_DISP_DLI_ASYNC25_CG = 234,
	CLK_MM1_DISP_DLI_ASYNC26_CG = 235,
	CLK_MM1_DISP_DLI_ASYNC27_CG = 236,
	CLK_MM1_DISP_DLI_ASYNC28_CG = 237,
	CLK_MM1_DISP_RELAY0_CG = 238,
	CLK_MM1_DISP_RELAY1_CG = 239,
	CLK_MM1_DISP_RELAY2_CG = 240,
	CLK_MM1_DISP_RELAY3_CG = 241,
	CLK_MM1_DISP_DP_INTF0_CG = 242,
	CLK_MM1_DISP_DP_INTF1_CG = 243,
	CLK_MM1_DISP_DSC_WRAP0_CG = 244,
	CLK_MM1_DISP_DSC_WRAP1_CG = 245,
	CLK_MM1_DISP_DSC_WRAP2_CG = 246,
	CLK_MM1_DISP_DSC_WRAP3_CG = 247,
	CLK_MM1_DISP_DSI0_CG = 248,
	CLK_MM1_DISP_DSI1_CG = 249,
	CLK_MM1_DISP_DSI2_CG = 250,
	CLK_MM1_DISP_DVO0_CG = 251,
	CLK_MM1_DISP_GDMA0_CG = 252,
	CLK_MM1_DISP_MERGE0_CG = 253,
	CLK_MM1_DISP_MERGE1_CG = 254,
	CLK_MM1_DISP_MERGE2_CG = 255,
	CLK_MM1_DISP_ODDMR0_CG = 256,
	CLK_MM1_DISP_POSTALIGN0_CG = 257,
	CLK_MM1_DISP_DITHER2_CG = 258,
	CLK_MM1_DISP_R2Y0_CG = 259,
	CLK_MM1_DISP_SPLITTER0_CG = 260,
	CLK_MM1_DISP_SPLITTER1_CG = 261,
	CLK_MM1_DISP_SPLITTER2_CG = 262,
	CLK_MM1_DISP_SPLITTER3_CG = 263,
	CLK_MM1_DISP_VDCM0_CG = 264,
	CLK_MM1_DISP_WDMA1_CG = 265,
	CLK_MM1_DISP_WDMA2_CG = 266,
	CLK_MM1_DISP_WDMA3_CG = 267,
	CLK_MM1_DISP_WDMA4_CG = 268,
	CLK_MM1_MDP_RDMA1_CG = 269,
	CLK_MM1_SMI_LARB0_CG = 270,
	CLK_MM1_MOD1_CG = 271,
	CLK_MM1_MOD2_CG = 272,
	CLK_MM1_MOD3_CG = 273,
	CLK_MM1_MOD4_CG = 274,
	CLK_MM1_MOD5_CG = 275,
	CLK_MM1_CK_CG0_CG = 276,
	CLK_MM1_CK_CG1_CG = 277,
	CLK_MM1_CK_CG2_CG = 278,
	CLK_MM1_CK_CG3_CG = 279,
	CLK_MM1_CK_CG4_CG = 280,
	CLK_MM1_CK_CG5_CG = 281,
	CLK_MM1_CK_CG6_CG = 282,
	CLK_MM1_CK_CG7_CG = 283,
	CLK_MM1_F26M_CG = 284,
	CLK_MM_CONFIG_CG = 285,
	CLK_MM_DISP_MUTEX0_CG = 286,
	CLK_MM_DISP_AAL0_CG = 287,
	CLK_MM_DISP_AAL1_CG = 288,
	CLK_MM_DISP_C3D0_CG = 289,
	CLK_MM_DISP_C3D1_CG = 290,
	CLK_MM_DISP_C3D2_CG = 291,
	CLK_MM_DISP_C3D3_CG = 292,
	CLK_MM_DISP_CCORR0_CG = 293,
	CLK_MM_DISP_CCORR1_CG = 294,
	CLK_MM_DISP_CCORR2_CG = 295,
	CLK_MM_DISP_CCORR3_CG = 296,
	CLK_MM_DISP_CHIST0_CG = 297,
	CLK_MM_DISP_CHIST1_CG = 298,
	CLK_MM_DISP_COLOR0_CG = 299,
	CLK_MM_DISP_COLOR1_CG = 300,
	CLK_MM_DISP_DITHER0_CG = 301,
	CLK_MM_DISP_DITHER1_CG = 302,
	CLK_MM_DISP_DLI_ASYNC0_CG = 303,
	CLK_MM_DISP_DLI_ASYNC1_CG = 304,
	CLK_MM_DISP_DLI_ASYNC2_CG = 305,
	CLK_MM_DISP_DLI_ASYNC3_CG = 306,
	CLK_MM_DISP_DLI_ASYNC4_CG = 307,
	CLK_MM_DISP_DLI_ASYNC5_CG = 308,
	CLK_MM_DISP_DLI_ASYNC6_CG = 309,
	CLK_MM_DISP_DLI_ASYNC7_CG = 310,
	CLK_MM_DISP_DLI_ASYNC8_CG = 311,
	CLK_MM_DISP_DLI_ASYNC9_CG = 312,
	CLK_MM_DISP_DLI_ASYNC10_CG = 313,
	CLK_MM_DISP_DLI_ASYNC11_CG = 314,
	CLK_MM_DISP_DLI_ASYNC12_CG = 315,
	CLK_MM_DISP_DLI_ASYNC13_CG = 316,
	CLK_MM_DISP_DLI_ASYNC14_CG = 317,
	CLK_MM_DISP_DLI_ASYNC15_CG = 318,
	CLK_MM_DISP_DLO_ASYNC0_CG = 319,
	CLK_MM_DISP_DLO_ASYNC1_CG = 320,
	CLK_MM_DISP_DLO_ASYNC2_CG = 321,
	CLK_MM_DISP_DLO_ASYNC3_CG = 322,
	CLK_MM_DISP_DLO_ASYNC4_CG = 323,
	CLK_MM_DISP_DLO_ASYNC5_CG = 324,
	CLK_MM_DISP_DLO_ASYNC6_CG = 325,
	CLK_MM_DISP_DLO_ASYNC7_CG = 326,
	CLK_MM_DISP_DLO_ASYNC8_CG = 327,
	CLK_MM_DISP_GAMMA0_CG = 328,
	CLK_MM_DISP_GAMMA1_CG = 329,
	CLK_MM_MDP_AAL0_CG = 330,
	CLK_MM_MDP_AAL1_CG = 331,
	CLK_MM_MDP_RDMA0_CG = 332,
	CLK_MM_DISP_POSTMASK0_CG = 333,
	CLK_MM_DISP_POSTMASK1_CG = 334,
	CLK_MM_MDP_RSZ0_CG = 335,
	CLK_MM_MDP_RSZ1_CG = 336,
	CLK_MM_DISP_SPR0_CG = 337,
	CLK_MM_DISP_TDSHP0_CG = 338,
	CLK_MM_DISP_TDSHP1_CG = 339,
	CLK_MM_DISP_WDMA0_CG = 340,
	CLK_MM_DISP_Y2R0_CG = 341,
	CLK_MM_SMI_SUB_COMM0_CG = 342,
	CLK_MM_DISP_FAKE_ENG0_CG = 343,
	CLK_MM_V_DISP_VDISP_AO_CONFIG_CG = 344,
	CLK_MM_V_DISP_DPC_CG = 345,
	CLK_MM_V_SMI_SUB_SOMM0_CG = 346,
	CLK_OVL1_OVLSYS_CONFIG_CG = 347,
	CLK_OVL1_OVL_FAKE_ENG0_CG = 348,
	CLK_OVL1_OVL_FAKE_ENG1_CG = 349,
	CLK_OVL1_OVL_MUTEX0_CG = 350,
	CLK_OVL1_OVL_EXDMA0_CG = 351,
	CLK_OVL1_OVL_EXDMA1_CG = 352,
	CLK_OVL1_OVL_EXDMA2_CG = 353,
	CLK_OVL1_OVL_EXDMA3_CG = 354,
	CLK_OVL1_OVL_EXDMA4_CG = 355,
	CLK_OVL1_OVL_EXDMA5_CG = 356,
	CLK_OVL1_OVL_EXDMA6_CG = 357,
	CLK_OVL1_OVL_EXDMA7_CG = 358,
	CLK_OVL1_OVL_EXDMA8_CG = 359,
	CLK_OVL1_OVL_EXDMA9_CG = 360,
	CLK_OVL1_OVL_BLENDER0_CG = 361,
	CLK_OVL1_OVL_BLENDER1_CG = 362,
	CLK_OVL1_OVL_BLENDER2_CG = 363,
	CLK_OVL1_OVL_BLENDER3_CG = 364,
	CLK_OVL1_OVL_BLENDER4_CG = 365,
	CLK_OVL1_OVL_BLENDER5_CG = 366,
	CLK_OVL1_OVL_BLENDER6_CG = 367,
	CLK_OVL1_OVL_BLENDER7_CG = 368,
	CLK_OVL1_OVL_BLENDER8_CG = 369,
	CLK_OVL1_OVL_BLENDER9_CG = 370,
	CLK_OVL1_OVL_OUTPROC0_CG = 371,
	CLK_OVL1_OVL_OUTPROC1_CG = 372,
	CLK_OVL1_OVL_OUTPROC2_CG = 373,
	CLK_OVL1_OVL_OUTPROC3_CG = 374,
	CLK_OVL1_OVL_OUTPROC4_CG = 375,
	CLK_OVL1_OVL_OUTPROC5_CG = 376,
	CLK_OVL1_OVL_MDP_RSZ0_CG = 377,
	CLK_OVL1_OVL_MDP_RSZ1_CG = 378,
	CLK_OVL1_OVL_DISP_WDMA0_CG = 379,
	CLK_OVL1_OVL_DISP_WDMA1_CG = 380,
	CLK_OVL1_OVL_UFBC_WDMA0_CG = 381,
	CLK_OVL1_OVL_MDP_RDMA0_CG = 382,
	CLK_OVL1_OVL_MDP_RDMA1_CG = 383,
	CLK_OVL1_OVL_BWM0_CG = 384,
	CLK_OVL1_DLI0_CG = 385,
	CLK_OVL1_DLI1_CG = 386,
	CLK_OVL1_DLI2_CG = 387,
	CLK_OVL1_DLI3_CG = 388,
	CLK_OVL1_DLI4_CG = 389,
	CLK_OVL1_DLI5_CG = 390,
	CLK_OVL1_DLI6_CG = 391,
	CLK_OVL1_DLI7_CG = 392,
	CLK_OVL1_DLI8_CG = 393,
	CLK_OVL1_DLO0_CG = 394,
	CLK_OVL1_DLO1_CG = 395,
	CLK_OVL1_DLO2_CG = 396,
	CLK_OVL1_DLO3_CG = 397,
	CLK_OVL1_DLO4_CG = 398,
	CLK_OVL1_DLO5_CG = 399,
	CLK_OVL1_DLO6_CG = 400,
	CLK_OVL1_DLO7_CG = 401,
	CLK_OVL1_DLO8_CG = 402,
	CLK_OVL1_DLO9_CG = 403,
	CLK_OVL1_DLO10_CG = 404,
	CLK_OVL1_DLO11_CG = 405,
	CLK_OVL1_DLO12_CG = 406,
	CLK_OVL1_OVLSYS_RELAY0_CG = 407,
	CLK_OVL1_OVL_INLINEROT0_CG = 408,
	CLK_OVL1_SMI_CG = 409,
	CLK_OVLSYS_CONFIG_CG = 410,
	CLK_OVL_FAKE_ENG0_CG = 411,
	CLK_OVL_FAKE_ENG1_CG = 412,
	CLK_OVL_MUTEX0_CG = 413,
	CLK_OVL_EXDMA0_CG = 414,
	CLK_OVL_EXDMA1_CG = 415,
	CLK_OVL_EXDMA2_CG = 416,
	CLK_OVL_EXDMA3_CG = 417,
	CLK_OVL_EXDMA4_CG = 418,
	CLK_OVL_EXDMA5_CG = 419,
	CLK_OVL_EXDMA6_CG = 420,
	CLK_OVL_EXDMA7_CG = 421,
	CLK_OVL_EXDMA8_CG = 422,
	CLK_OVL_EXDMA9_CG = 423,
	CLK_OVL_BLENDER0_CG = 424,
	CLK_OVL_BLENDER1_CG = 425,
	CLK_OVL_BLENDER2_CG = 426,
	CLK_OVL_BLENDER3_CG = 427,
	CLK_OVL_BLENDER4_CG = 428,
	CLK_OVL_BLENDER5_CG = 429,
	CLK_OVL_BLENDER6_CG = 430,
	CLK_OVL_BLENDER7_CG = 431,
	CLK_OVL_BLENDER8_CG = 432,
	CLK_OVL_BLENDER9_CG = 433,
	CLK_OVL_OUTPROC0_CG = 434,
	CLK_OVL_OUTPROC1_CG = 435,
	CLK_OVL_OUTPROC2_CG = 436,
	CLK_OVL_OUTPROC3_CG = 437,
	CLK_OVL_OUTPROC4_CG = 438,
	CLK_OVL_OUTPROC5_CG = 439,
	CLK_OVL_MDP_RSZ0_CG = 440,
	CLK_OVL_MDP_RSZ1_CG = 441,
	CLK_OVL_DISP_WDMA0_CG = 442,
	CLK_OVL_DISP_WDMA1_CG = 443,
	CLK_OVL_UFBC_WDMA0_CG = 444,
	CLK_OVL_MDP_RDMA0_CG = 445,
	CLK_OVL_MDP_RDMA1_CG = 446,
	CLK_OVL_BWM0_CG = 447,
	CLK_OVL_DLI0_CG = 448,
	CLK_OVL_DLI1_CG = 449,
	CLK_OVL_DLI2_CG = 450,
	CLK_OVL_DLI3_CG = 451,
	CLK_OVL_DLI4_CG = 452,
	CLK_OVL_DLI5_CG = 453,
	CLK_OVL_DLI6_CG = 454,
	CLK_OVL_DLI7_CG = 455,
	CLK_OVL_DLI8_CG = 456,
	CLK_OVL_DLO0_CG = 457,
	CLK_OVL_DLO1_CG = 458,
	CLK_OVL_DLO2_CG = 459,
	CLK_OVL_DLO3_CG = 460,
	CLK_OVL_DLO4_CG = 461,
	CLK_OVL_DLO5_CG = 462,
	CLK_OVL_DLO6_CG = 463,
	CLK_OVL_DLO7_CG = 464,
	CLK_OVL_DLO8_CG = 465,
	CLK_OVL_DLO9_CG = 466,
	CLK_OVL_DLO10_CG = 467,
	CLK_OVL_DLO11_CG = 468,
	CLK_OVL_DLO12_CG = 469,
	CLK_OVLSYS_RELAY0_CG = 470,
	CLK_OVL_INLINEROT0_CG = 471,
	CLK_OVL_SMI_CG = 472,
	CLK_IMPC_I2C11_CG = 473,
	CLK_IMPC_I2C12_CG = 474,
	CLK_IMPC_I2C13_CG = 475,
	CLK_IMPC_I2C14_CG = 476,
	CLK_IMPE_I2C5_CG = 477,
	CLK_IMPN_I2C1_CG = 478,
	CLK_IMPN_I2C2_CG = 479,
	CLK_IMPN_I2C4_CG = 480,
	CLK_IMPN_I2C7_CG = 481,
	CLK_IMPN_I2C8_CG = 482,
	CLK_IMPN_I2C9_CG = 483,
	CLK_IMPW_I2C0_CG = 484,
	CLK_IMPW_I2C3_CG = 485,
	CLK_IMPW_I2C6_CG = 486,
	CLK_IMPW_I2C10_CG = 487,
	CLK_PERAO_UART0_BCLK_CG = 488,
	CLK_PERAO_UART1_BCLK_CG = 489,
	CLK_PERAO_UART2_BCLK_CG = 490,
	CLK_PERAO_UART3_BCLK_CG = 491,
	CLK_PERAO_UART4_BCLK_CG = 492,
	CLK_PERAO_UART5_BCLK_CG = 493,
	CLK_PERAO_PWM_X16W_HCLK_CG = 494,
	CLK_PERAO_PWM_X16W_BCLK_CG = 495,
	CLK_PERAO_PWM_PWM_BCLK0_CG = 496,
	CLK_PERAO_PWM_PWM_BCLK1_CG = 497,
	CLK_PERAO_PWM_PWM_BCLK2_CG = 498,
	CLK_PERAO_PWM_PWM_BCLK3_CG = 499,
	CLK_PERAO_SPI0_BCLK_CG = 500,
	CLK_PERAO_SPI1_BCLK_CG = 501,
	CLK_PERAO_SPI2_BCLK_CG = 502,
	CLK_PERAO_SPI3_BCLK_CG = 503,
	CLK_PERAO_SPI4_BCLK_CG = 504,
	CLK_PERAO_SPI5_BCLK_CG = 505,
	CLK_PERAO_SPI6_BCLK_CG = 506,
	CLK_PERAO_SPI7_BCLK_CG = 507,
	CLK_PERAO_AP_DMA_X32W_BCLK_CG = 508,
	CLK_PERAO_MSDC1_MSDC_SRC_CG = 509,
	CLK_PERAO_MSDC1_HCLK_CG = 510,
	CLK_PERAO_MSDC1_AXI_CG = 511,
	CLK_PERAO_MSDC1_HCLK_WRAP_CG = 512,
	CLK_PERAO_MSDC2_MSDC_SRC_CG = 513,
	CLK_PERAO_MSDC2_HCLK_CG = 514,
	CLK_PERAO_MSDC2_AXI_CG = 515,
	CLK_PERAO_MSDC2_HCLK_WRAP_CG = 516,
	CLK_PEXT_PEXTP_MAC_P0_TL_CG = 517,
	CLK_PEXT_PEXTP_MAC_P0_REF_CG = 518,
	CLK_PEXT_PEXTP_PHY_P0_MCU_BUS_CG = 519,
	CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF_CG = 520,
	CLK_PEXT_PEXTP_MAC_P0_AXI_250_CG = 521,
	CLK_PEXT_PEXTP_MAC_P0_AHB_APB_CG = 522,
	CLK_PEXT_PEXTP_MAC_P0_PL_P_CG = 523,
	CLK_PEXT_PEXTP_VLP_AO_P0_LP_CG = 524,
	CLK_PEXT1_PEXTP_MAC_P1_TL_CG = 525,
	CLK_PEXT1_PEXTP_MAC_P1_REF_CG = 526,
	CLK_PEXT1_PEXTP_MAC_P2_TL_CG = 527,
	CLK_PEXT1_PEXTP_MAC_P2_REF_CG = 528,
	CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS_CG = 529,
	CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF_CG = 530,
	CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS_CG = 531,
	CLK_PEXT1_PEXTP_PHY_P2_PEXTP_REF_CG = 532,
	CLK_PEXT1_PEXTP_MAC_P1_AXI_250_CG = 533,
	CLK_PEXT1_PEXTP_MAC_P1_AHB_APB_CG = 534,
	CLK_PEXT1_PEXTP_MAC_P1_PL_P_CG = 535,
	CLK_PEXT1_PEXTP_MAC_P2_AXI_250_CG = 536,
	CLK_PEXT1_PEXTP_MAC_P2_AHB_APB_CG = 537,
	CLK_PEXT1_PEXTP_MAC_P2_PL_P_CG = 538,
	CLK_PEXT1_PEXTP_VLP_AO_P1_LP_CG = 539,
	CLK_PEXT1_PEXTP_VLP_AO_P2_LP_CG = 540,
	CLK_SCP_I3C_I2C1_CG = 541,
	CLK_UFSAO_UFSHCI_UFS_CG = 542,
	CLK_UFSAO_UFSHCI_AES_CG = 543,
	CLK_UFSAO_UNIPRO_TX_SYM_CG = 544,
	CLK_UFSAO_UNIPRO_RX_SYM0_CG = 545,
	CLK_UFSAO_UNIPRO_RX_SYM1_CG = 546,
	CLK_UFSAO_UNIPRO_SYS_CG = 547,
	CLK_UFSAO_UNIPRO_SAP_CG = 548,
	CLK_UFSAO_PHY_SAP_CG = 549,
	CLK_MDP1_MDP_MUTEX0_CG = 550,
	CLK_MDP1_SMI0_CG = 551,
	CLK_MDP1_APB_BUS_CG = 552,
	CLK_MDP1_MDP_RDMA0_CG = 553,
	CLK_MDP1_MDP_RDMA1_CG = 554,
	CLK_MDP1_MDP_RDMA2_CG = 555,
	CLK_MDP1_MDP_BIRSZ0_CG = 556,
	CLK_MDP1_MDP_HDR0_CG = 557,
	CLK_MDP1_MDP_AAL0_CG = 558,
	CLK_MDP1_MDP_RSZ0_CG = 559,
	CLK_MDP1_MDP_RSZ2_CG = 560,
	CLK_MDP1_MDP_TDSHP0_CG = 561,
	CLK_MDP1_MDP_COLOR0_CG = 562,
	CLK_MDP1_MDP_WROT0_CG = 563,
	CLK_MDP1_MDP_WROT1_CG = 564,
	CLK_MDP1_MDP_WROT2_CG = 565,
	CLK_MDP1_MDP_FAKE_ENG0_CG = 566,
	CLK_MDP1_APB_DB_CG = 567,
	CLK_MDP1_MDP_DLI_ASYNC0_CG = 568,
	CLK_MDP1_MDP_DLI_ASYNC1_CG = 569,
	CLK_MDP1_MDP_DLO_ASYNC0_CG = 570,
	CLK_MDP1_MDP_DLO_ASYNC1_CG = 571,
	CLK_MDP1_MDP_DLI_ASYNC2_CG = 572,
	CLK_MDP1_MDP_DLO_ASYNC2_CG = 573,
	CLK_MDP1_MDP_DLO_ASYNC3_CG = 574,
	CLK_MDP1_IMG_DL_ASYNC0_CG = 575,
	CLK_MDP1_MDP_RROT0_CG = 576,
	CLK_MDP1_MDP_MERGE0_CG = 577,
	CLK_MDP1_MDP_C3D0_CG = 578,
	CLK_MDP1_MDP_FG0_CG = 579,
	CLK_MDP1_MDP_CLA2_CG = 580,
	CLK_MDP1_MDP_DLO_ASYNC4_CG = 581,
	CLK_MDP1_VPP_RSZ0_CG = 582,
	CLK_MDP1_VPP_RSZ1_CG = 583,
	CLK_MDP1_MDP_DLO_ASYNC5_CG = 584,
	CLK_MDP1_IMG0_CG = 585,
	CLK_MDP1_F26M_CG = 586,
	CLK_MDP1_IMG_DL_RELAY0_CG = 587,
	CLK_MDP1_IMG_DL_RELAY1_CG = 588,
	CLK_MDP_MDP_MUTEX0_CG = 589,
	CLK_MDP_SMI0_CG = 590,
	CLK_MDP_APB_BUS_CG = 591,
	CLK_MDP_MDP_RDMA0_CG = 592,
	CLK_MDP_MDP_RDMA1_CG = 593,
	CLK_MDP_MDP_RDMA2_CG = 594,
	CLK_MDP_MDP_BIRSZ0_CG = 595,
	CLK_MDP_MDP_HDR0_CG = 596,
	CLK_MDP_MDP_AAL0_CG = 597,
	CLK_MDP_MDP_RSZ0_CG = 598,
	CLK_MDP_MDP_RSZ2_CG = 599,
	CLK_MDP_MDP_TDSHP0_CG = 600,
	CLK_MDP_MDP_COLOR0_CG = 601,
	CLK_MDP_MDP_WROT0_CG = 602,
	CLK_MDP_MDP_WROT1_CG = 603,
	CLK_MDP_MDP_WROT2_CG = 604,
	CLK_MDP_MDP_FAKE_ENG0_CG = 605,
	CLK_MDP_APB_DB_CG = 606,
	CLK_MDP_MDP_DLI_ASYNC0_CG = 607,
	CLK_MDP_MDP_DLI_ASYNC1_CG = 608,
	CLK_MDP_MDP_DLO_ASYNC0_CG = 609,
	CLK_MDP_MDP_DLO_ASYNC1_CG = 610,
	CLK_MDP_MDP_DLI_ASYNC2_CG = 611,
	CLK_MDP_MDP_DLO_ASYNC2_CG = 612,
	CLK_MDP_MDP_DLO_ASYNC3_CG = 613,
	CLK_MDP_IMG_DL_ASYNC0_CG = 614,
	CLK_MDP_MDP_RROT0_CG = 615,
	CLK_MDP_MDP_MERGE0_CG = 616,
	CLK_MDP_MDP_C3D0_CG = 617,
	CLK_MDP_MDP_FG0_CG = 618,
	CLK_MDP_MDP_CLA2_CG = 619,
	CLK_MDP_MDP_DLO_ASYNC4_CG = 620,
	CLK_MDP_VPP_RSZ0_CG = 621,
	CLK_MDP_VPP_RSZ1_CG = 622,
	CLK_MDP_MDP_DLO_ASYNC5_CG = 623,
	CLK_MDP_IMG0_CG = 624,
	CLK_MDP_F26M_CG = 625,
	CLK_MDP_IMG_DL_RELAY0_CG = 626,
	CLK_MDP_IMG_DL_RELAY1_CG = 627,
	CLK_VDE2_VDEC_CKEN_CG = 628,
	CLK_VDE2_VDEC_ACTIVE_CG = 629,
	CLK_VDE2_VDEC_CKEN_ENG_CG = 630,
	CLK_VDE2_LAT_CKEN_CG = 631,
	CLK_VDE2_LAT_ACTIVE_CG = 632,
	CLK_VDE2_LAT_CKEN_ENG_CG = 633,
	CLK_VDE2_LARB1_CKEN_CG = 634,
	CLK_VDE1_VDEC_CKEN_CG = 635,
	CLK_VDE1_VDEC_ACTIVE_CG = 636,
	CLK_VDE1_VDEC_CKEN_ENG_CG = 637,
	CLK_VDE1_VDEC_SOC_IPS_EN_CG = 638,
	CLK_VDE1_VDEC_SOC_APTV_EN_CG = 639,
	CLK_VDE1_VDEC_SOC_APTV_TOP_EN_CG = 640,
	CLK_VDE1_LAT_CKEN_CG = 641,
	CLK_VDE1_LAT_ACTIVE_CG = 642,
	CLK_VDE1_LAT_CKEN_ENG_CG = 643,
	CLK_VDE1_LARB1_CKEN_CG = 644,
	CLK_VEN1_CKE0_LARB_CG = 645,
	CLK_VEN1_CKE1_VENC_CG = 646,
	CLK_VEN1_CKE2_JPGENC_CG = 647,
	CLK_VEN1_CKE3_JPGDEC_CG = 648,
	CLK_VEN1_CKE4_JPGDEC_C1_CG = 649,
	CLK_VEN1_CKE5_GALS_CG = 650,
	CLK_VEN1_CKE29_VENC_ADAB_CTRL_CG = 651,
	CLK_VEN1_CKE29_VENC_XPC_CTRL_CG = 652,
	CLK_VEN1_CKE6_GALS_SRAM_CG = 653,
	CLK_VEN1_RES_FLAT_CG = 654,
	CLK_VEN2_CKE0_LARB_CG = 655,
	CLK_VEN2_CKE1_VENC_CG = 656,
	CLK_VEN2_CKE2_JPGENC_CG = 657,
	CLK_VEN2_CKE3_JPGDEC_CG = 658,
	CLK_VEN2_CKE5_GALS_CG = 659,
	CLK_VEN2_CKE29_VENC_XPC_CTRL_CG = 660,
	CLK_VEN2_CKE6_GALS_SRAM_CG = 661,
	CLK_VEN2_RES_FLAT_CG = 662,
	CLK_VEN_C2_CKE0_LARB_CG = 663,
	CLK_VEN_C2_CKE1_VENC_CG = 664,
	CLK_VEN_C2_CKE5_GALS_CG = 665,
	CLK_VEN_C2_CKE29_VENC_XPC_CTRL_CG = 666,
	CLK_VEN_C2_CKE6_GALS_SRAM_CG = 667,
	CLK_VEN_C2_RES_FLAT_CG = 668,
	TRACE_CLK_NUM = 669,
};

const char *trace_subsys_cgs[] = {
	[CLK_AFE_PCM1_CG] = "afe_pcm1",
	[CLK_AFE_PCM0_CG] = "afe_pcm0",
	[CLK_AFE_CM2_CG] = "afe_cm2",
	[CLK_AFE_CM1_CG] = "afe_cm1",
	[CLK_AFE_CM0_CG] = "afe_cm0",
	[CLK_AFE_STF_CG] = "afe_stf",
	[CLK_AFE_HW_GAIN23_CG] = "afe_hw_gain23",
	[CLK_AFE_HW_GAIN01_CG] = "afe_hw_gain01",
	[CLK_AFE_FM_I2S_CG] = "afe_fm_i2s",
	[CLK_AFE_MTKAIFV4_CG] = "afe_mtkaifv4",
	[CLK_AFE_AUDIO_HOPPING_CG] = "afe_audio_hopping_ck",
	[CLK_AFE_AUDIO_F26M_CG] = "afe_audio_f26m_ck",
	[CLK_AFE_APLL1_CG] = "afe_apll1_ck",
	[CLK_AFE_APLL2_CG] = "afe_apll2_ck",
	[CLK_AFE_H208M_CG] = "afe_h208m_ck",
	[CLK_AFE_APLL_TUNER2_CG] = "afe_apll_tuner2",
	[CLK_AFE_APLL_TUNER1_CG] = "afe_apll_tuner1",
	[CLK_AFE_UL2_ADC_HIRES_TML_CG] = "afe_ul2_aht",
	[CLK_AFE_UL2_ADC_HIRES_CG] = "afe_ul2_adc_hires",
	[CLK_AFE_UL2_TML_CG] = "afe_ul2_tml",
	[CLK_AFE_UL2_ADC_CG] = "afe_ul2_adc",
	[CLK_AFE_UL1_ADC_HIRES_TML_CG] = "afe_ul1_aht",
	[CLK_AFE_UL1_ADC_HIRES_CG] = "afe_ul1_adc_hires",
	[CLK_AFE_UL1_TML_CG] = "afe_ul1_tml",
	[CLK_AFE_UL1_ADC_CG] = "afe_ul1_adc",
	[CLK_AFE_UL0_ADC_HIRES_TML_CG] = "afe_ul0_aht",
	[CLK_AFE_UL0_ADC_HIRES_CG] = "afe_ul0_adc_hires",
	[CLK_AFE_UL0_TML_CG] = "afe_ul0_tml",
	[CLK_AFE_UL0_ADC_CG] = "afe_ul0_adc",
	[CLK_AFE_ETDM_IN6_CG] = "afe_etdm_in6",
	[CLK_AFE_ETDM_IN5_CG] = "afe_etdm_in5",
	[CLK_AFE_ETDM_IN4_CG] = "afe_etdm_in4",
	[CLK_AFE_ETDM_IN3_CG] = "afe_etdm_in3",
	[CLK_AFE_ETDM_IN2_CG] = "afe_etdm_in2",
	[CLK_AFE_ETDM_IN1_CG] = "afe_etdm_in1",
	[CLK_AFE_ETDM_IN0_CG] = "afe_etdm_in0",
	[CLK_AFE_ETDM_OUT6_CG] = "afe_etdm_out6",
	[CLK_AFE_ETDM_OUT5_CG] = "afe_etdm_out5",
	[CLK_AFE_ETDM_OUT4_CG] = "afe_etdm_out4",
	[CLK_AFE_ETDM_OUT3_CG] = "afe_etdm_out3",
	[CLK_AFE_ETDM_OUT2_CG] = "afe_etdm_out2",
	[CLK_AFE_ETDM_OUT1_CG] = "afe_etdm_out1",
	[CLK_AFE_ETDM_OUT0_CG] = "afe_etdm_out0",
	[CLK_AFE_TDM_OUT_CG] = "afe_tdm_out",
	[CLK_AFE_GENERAL15_ASRC_CG] = "afe_general15_asrc",
	[CLK_AFE_GENERAL14_ASRC_CG] = "afe_general14_asrc",
	[CLK_AFE_GENERAL13_ASRC_CG] = "afe_general13_asrc",
	[CLK_AFE_GENERAL12_ASRC_CG] = "afe_general12_asrc",
	[CLK_AFE_GENERAL11_ASRC_CG] = "afe_general11_asrc",
	[CLK_AFE_GENERAL10_ASRC_CG] = "afe_general10_asrc",
	[CLK_AFE_GENERAL9_ASRC_CG] = "afe_general9_asrc",
	[CLK_AFE_GENERAL8_ASRC_CG] = "afe_general8_asrc",
	[CLK_AFE_GENERAL7_ASRC_CG] = "afe_general7_asrc",
	[CLK_AFE_GENERAL6_ASRC_CG] = "afe_general6_asrc",
	[CLK_AFE_GENERAL5_ASRC_CG] = "afe_general5_asrc",
	[CLK_AFE_GENERAL4_ASRC_CG] = "afe_general4_asrc",
	[CLK_AFE_GENERAL3_ASRC_CG] = "afe_general3_asrc",
	[CLK_AFE_GENERAL2_ASRC_CG] = "afe_general2_asrc",
	[CLK_AFE_GENERAL1_ASRC_CG] = "afe_general1_asrc",
	[CLK_AFE_GENERAL0_ASRC_CG] = "afe_general0_asrc",
	[CLK_AFE_CONNSYS_I2S_ASRC_CG] = "afe_connsys_i2s_asrc",
	[CLK_IFR_MEM_DPMAIF_MAIN_CG] = "ifr_mem_dpmaif_main",
	[CLK_IFR_MEM_DPMAIF_26M_CG] = "ifr_mem_dpmaif_26m",
	[CLK_CAMSYS_IPE_LARB19_CG] = "camsys_ipe_larb19",
	[CLK_CAMSYS_IPE_DPE_CG] = "camsys_ipe_dpe",
	[CLK_CAMSYS_IPE_FUS_CG] = "camsys_ipe_fus",
	[CLK_CAMSYS_IPE_DHZE_CG] = "camsys_ipe_dhze",
	[CLK_CAMSYS_IPE_GALS_CG] = "camsys_ipe_gals",
	[CLK_CAM_MR_LARBX_CG] = "cam_mr_larbx",
	[CLK_CAM_MR_GALS_CG] = "cam_mr_gals",
	[CLK_CAM_MR_CAMTG_CG] = "cam_mr_camtg",
	[CLK_CAM_MR_MRAW0_CG] = "cam_mr_mraw0",
	[CLK_CAM_MR_MRAW1_CG] = "cam_mr_mraw1",
	[CLK_CAM_MR_MRAW2_CG] = "cam_mr_mraw2",
	[CLK_CAM_MR_MRAW3_CG] = "cam_mr_mraw3",
	[CLK_CAM_MR_PDA0_CG] = "cam_mr_pda0",
	[CLK_CAM_MR_PDA1_CG] = "cam_mr_pda1",
	[CLK_CAM_RA_LARBX_CG] = "cam_ra_larbx",
	[CLK_CAM_RA_CAM_CG] = "cam_ra_cam",
	[CLK_CAM_RA_CAMTG_CG] = "cam_ra_camtg",
	[CLK_CAM_RA_RAW2MM_GALS_CG] = "cam_ra_raw2mm_gals",
	[CLK_CAM_RA_YUV2RAW2MM_GALS_CG] = "cam_ra_yuv2raw2mm",
	[CLK_CAM_RB_LARBX_CG] = "cam_rb_larbx",
	[CLK_CAM_RB_CAM_CG] = "cam_rb_cam",
	[CLK_CAM_RB_CAMTG_CG] = "cam_rb_camtg",
	[CLK_CAM_RB_RAW2MM_GALS_CG] = "cam_rb_raw2mm_gals",
	[CLK_CAM_RB_YUV2RAW2MM_GALS_CG] = "cam_rb_yuv2raw2mm",
	[CLK_CAM_RC_LARBX_CG] = "cam_rc_larbx",
	[CLK_CAM_RC_CAM_CG] = "cam_rc_cam",
	[CLK_CAM_RC_CAMTG_CG] = "cam_rc_camtg",
	[CLK_CAM_RC_RAW2MM_GALS_CG] = "cam_rc_raw2mm_gals",
	[CLK_CAM_RC_YUV2RAW2MM_GALS_CG] = "cam_rc_yuv2raw2mm",
	[CLK_CAMSYS_RMSA_LARBX_CG] = "camsys_rmsa_larbx",
	[CLK_CAMSYS_RMSA_CAM_CG] = "camsys_rmsa_cam",
	[CLK_CAMSYS_RMSA_CAMTG_CG] = "camsys_rmsa_camtg",
	[CLK_CAMSYS_RMSB_LARBX_CG] = "camsys_rmsb_larbx",
	[CLK_CAMSYS_RMSB_CAM_CG] = "camsys_rmsb_cam",
	[CLK_CAMSYS_RMSB_CAMTG_CG] = "camsys_rmsb_camtg",
	[CLK_CAMSYS_RMSC_LARBX_CG] = "camsys_rmsc_larbx",
	[CLK_CAMSYS_RMSC_CAM_CG] = "camsys_rmsc_cam",
	[CLK_CAMSYS_RMSC_CAMTG_CG] = "camsys_rmsc_camtg",
	[CLK_CAM_YA_LARBX_CG] = "cam_ya_larbx",
	[CLK_CAM_YA_CAM_CG] = "cam_ya_cam",
	[CLK_CAM_YA_CAMTG_CG] = "cam_ya_camtg",
	[CLK_CAM_YB_LARBX_CG] = "cam_yb_larbx",
	[CLK_CAM_YB_CAM_CG] = "cam_yb_cam",
	[CLK_CAM_YB_CAMTG_CG] = "cam_yb_camtg",
	[CLK_CAM_YC_LARBX_CG] = "cam_yc_larbx",
	[CLK_CAM_YC_CAM_CG] = "cam_yc_cam",
	[CLK_CAM_YC_CAMTG_CG] = "cam_yc_camtg",
	[CLK_CAM_MAIN_LARB13_CG] = "cam_m_larb13",
	[CLK_CAM_MAIN_LARB14_CG] = "cam_m_larb14",
	[CLK_CAM_MAIN_LARB27_CG] = "cam_m_larb27",
	[CLK_CAM_MAIN_LARB29_CG] = "cam_m_larb29",
	[CLK_CAM_MAIN_CAM_CG] = "cam_m_cam",
	[CLK_CAM_MAIN_CAM_SUBA_CG] = "cam_m_cam_suba",
	[CLK_CAM_MAIN_CAM_SUBB_CG] = "cam_m_cam_subb",
	[CLK_CAM_MAIN_CAM_SUBC_CG] = "cam_m_cam_subc",
	[CLK_CAM_MAIN_CAM_MRAW_CG] = "cam_m_cam_mraw",
	[CLK_CAM_MAIN_CAMTG_CG] = "cam_m_camtg",
	[CLK_CAM_MAIN_SENINF_CG] = "cam_m_seninf",
	[CLK_CAM_MAIN_CAMSV_TOP_CG] = "cam_m_camsv",
	[CLK_CAM_MAIN_ADLRD_CG] = "cam_m_adlrd",
	[CLK_CAM_MAIN_ADLWR_CG] = "cam_m_adlwr",
	[CLK_CAM_MAIN_UISP_CG] = "cam_m_uisp",
	[CLK_CAM_MAIN_FAKE_ENG_CG] = "cam_m_fake_eng",
	[CLK_CAM_MAIN_CAM2MM0_GALS_CG] = "cam_m_cam2mm0_GCON_0",
	[CLK_CAM_MAIN_CAM2MM1_GALS_CG] = "cam_m_cam2mm1_GCON_0",
	[CLK_CAM_MAIN_CAM2SYS_GALS_CG] = "cam_m_cam2sys_GCON_0",
	[CLK_CAM_MAIN_CAM2MM2_GALS_CG] = "cam_m_cam2mm2_GCON_0",
	[CLK_CAM_MAIN_IPS_CG] = "cam_m_ips",
	[CLK_CAM_MAIN_CAM_DPE_CG] = "cam_m_cam_dpe",
	[CLK_CAM_MAIN_CAM_ASG_CG] = "cam_m_cam_asg",
	[CLK_CAM_MAIN_CAMSV_A_CON_1_CG] = "cam_m_camsv_a_con_1",
	[CLK_CAM_MAIN_CAMSV_B_CON_1_CG] = "cam_m_camsv_b_con_1",
	[CLK_CAM_MAIN_CAMSV_C_CON_1_CG] = "cam_m_camsv_c_con_1",
	[CLK_CAM_MAIN_CAMSV_D_CON_1_CG] = "cam_m_camsv_d_con_1",
	[CLK_CAM_MAIN_CAMSV_E_CON_1_CG] = "cam_m_camsv_e_con_1",
	[CLK_CAM_MAIN_CAMSV_CON_1_CG] = "cam_m_camsv_con_1",
	[CLK_CAM_MAIN_CAM_QOF_CON_1_CG] = "cam_m_cam_qof_con_1",
	[CLK_CAM_MAIN_CAM_BLS_FULL_CON_1_CG] = "cam_m_cam_bls_full_con_1",
	[CLK_CAM_MAIN_CAM_BLS_PART_CON_1_CG] = "cam_m_cam_bls_part_con_1",
	[CLK_CAM_MAIN_CAM_BWR_CON_1_CG] = "cam_m_cam_bwr_con_1",
	[CLK_CAM_MAIN_CAM_RTCQ_CON_1_CG] = "cam_m_cam_rtcq_con_1",
	[CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_CG] = "cam_m_cam2mm0_CG",
	[CLK_CAM_MAIN_CAM2MM1_SUB_COMMON_DCM_DIS_CG] = "cam_m_cam2mm1_CG",
	[CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_CG] = "cam_m_cam2sys_CG",
	[CLK_CAM_MAIN_CAM2MM2_SUB_COMMON_DCM_DIS_CG] = "cam_m_cam2mm2_CG",
	[CLK_2MM0_SUBCOMMON_DCM_DIS_CG] = "2mm0_subcommon_dis",
	[CLK_CAM_V_MM0_SUBCOMM_CG] = "CAM_V_MM0_SUBCOMM",
	[CLK_VCORE_CG] = "vcore",
	[CLK__26M_CG] = "_26m",
	[CLK_CCLARB30_CON_CG] = "cclarb30_con",
	[CLK_CCU2INFRA_GALS_CON_CG] = "ccu2infra_GCON",
	[CLK_CCUSYS_CCU0_CON_CG] = "ccusys_ccu0_con",
	[CLK_CCUSYS_CCU1_CON_CG] = "ccusys_ccu1_con",
	[CLK_CCU2MM0_GALS_CON_CG] = "ccu2mm0_GCON",
	[CLK_DIP_NR1_DIP1_LARB_CG] = "dip_nr1_dip1_larb",
	[CLK_DIP_NR1_DIP1_DIP_NR1_CG] = "dip_nr1_dip1_dip_nr1",
	[CLK_DIP_NR2_DIP1_DIP_NR_CG] = "dip_nr2_dip1_dip_nr",
	[CLK_DIP_NR2_DIP1_LARB15_CG] = "dip_nr2_dip1_larb15",
	[CLK_DIP_NR2_DIP1_LARB39_CG] = "dip_nr2_dip1_larb39",
	[CLK_DIP_TOP_DIP1_DIP_TOP_CG] = "dip_dip1_dip_top",
	[CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CG] = "dip_dip1_dip_gals0",
	[CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CG] = "dip_dip1_dip_gals1",
	[CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CG] = "dip_dip1_dip_gals2",
	[CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CG] = "dip_dip1_dip_gals3",
	[CLK_DIP_TOP_DIP1_LARB10_CG] = "dip_dip1_larb10",
	[CLK_DIP_TOP_DIP1_LARB15_CG] = "dip_dip1_larb15",
	[CLK_DIP_TOP_DIP1_LARB38_CG] = "dip_dip1_larb38",
	[CLK_DIP_TOP_DIP1_LARB39_CG] = "dip_dip1_larb39",
	[CLK_IMG_LARB9_CG] = "img_larb9",
	[CLK_IMG_TRAW0_CG] = "img_traw0",
	[CLK_IMG_TRAW1_CG] = "img_traw1",
	[CLK_IMG_DIP0_CG] = "img_dip0",
	[CLK_IMG_WPE0_CG] = "img_wpe0",
	[CLK_IMG_IPE_CG] = "img_ipe",
	[CLK_IMG_WPE1_CG] = "img_wpe1",
	[CLK_IMG_WPE2_CG] = "img_wpe2",
	[CLK_IMG_ADL_LARB_CG] = "img_adl_larb",
	[CLK_IMG_ADLRD_CG] = "img_adlrd",
	[CLK_IMG_ADLWR0_CG] = "img_adlwr0",
	[CLK_IMG_AVS_CG] = "img_avs",
	[CLK_IMG_IPS_CG] = "img_ips",
	[CLK_IMG_ADLWR1_CG] = "img_adlwr1",
	[CLK_IMG_ROOTCQ_CG] = "img_rootcq",
	[CLK_IMG_BLS_CG] = "img_bls",
	[CLK_IMG_SUB_COMMON0_CG] = "img_sub_common0",
	[CLK_IMG_SUB_COMMON1_CG] = "img_sub_common1",
	[CLK_IMG_SUB_COMMON2_CG] = "img_sub_common2",
	[CLK_IMG_SUB_COMMON3_CG] = "img_sub_common3",
	[CLK_IMG_SUB_COMMON4_CG] = "img_sub_common4",
	[CLK_IMG_GALS_RX_DIP0_CG] = "img_gals_rx_dip0",
	[CLK_IMG_GALS_RX_DIP1_CG] = "img_gals_rx_dip1",
	[CLK_IMG_GALS_RX_TRAW0_CG] = "img_gals_rx_traw0",
	[CLK_IMG_GALS_RX_WPE0_CG] = "img_gals_rx_wpe0",
	[CLK_IMG_GALS_RX_WPE1_CG] = "img_gals_rx_wpe1",
	[CLK_IMG_GALS_RX_WPE2_CG] = "img_gals_rx_wpe2",
	[CLK_IMG_GALS_TRX_IPE0_CG] = "img_gals_trx_ipe0",
	[CLK_IMG_GALS_TRX_IPE1_CG] = "img_gals_trx_ipe1",
	[CLK_IMG26_CG] = "img26",
	[CLK_IMG_BWR_CG] = "img_bwr",
	[CLK_IMG_GALS_CG] = "img_gals",
	[CLK_IMG_FDVT_CG] = "img_fdvt",
	[CLK_IMG_ME_CG] = "img_me",
	[CLK_IMG_MMG_CG] = "img_mmg",
	[CLK_IMG_LARB12_CG] = "img_larb12",
	[CLK_IMG_VCORE_GALS_DISP_CG] = "img_vcore_gals_disp",
	[CLK_IMG_VCORE_MAIN_CG] = "img_vcore_main",
	[CLK_IMG_VCORE_SUB0_CG] = "img_vcore_sub0",
	[CLK_IMG_VCORE_SUB1_CG] = "img_vcore_sub1",
	[CLK_IMG_VCORE_IMG_26M_CG] = "img_vcore_img_26m",
	[CLK_TRAW_CAP_DIP1_TRAW_CAP_CG] = "traw__dip1_cap",
	[CLK_TRAW_DIP1_LARB28_CG] = "traw_dip1_larb28",
	[CLK_TRAW_DIP1_LARB40_CG] = "traw_dip1_larb40",
	[CLK_TRAW_DIP1_TRAW_CG] = "traw_dip1_traw",
	[CLK_TRAW_DIP1_GALS_CG] = "traw_dip1_gals",
	[CLK_WPE1_DIP1_LARB11_CG] = "wpe1_dip1_larb11",
	[CLK_WPE1_DIP1_WPE_CG] = "wpe1_dip1_wpe",
	[CLK_WPE1_DIP1_GALS0_CG] = "wpe1_dip1_gals0",
	[CLK_WPE2_DIP1_LARB11_CG] = "wpe2_dip1_larb11",
	[CLK_WPE2_DIP1_WPE_CG] = "wpe2_dip1_wpe",
	[CLK_WPE2_DIP1_GALS0_CG] = "wpe2_dip1_gals0",
	[CLK_WPE3_DIP1_LARB11_CG] = "wpe3_dip1_larb11",
	[CLK_WPE3_DIP1_WPE_CG] = "wpe3_dip1_wpe",
	[CLK_WPE3_DIP1_GALS0_CG] = "wpe3_dip1_gals0",
	[CLK_MM1_DISPSYS1_CONFIG_CG] = "mm1_dispsys1_config",
	[CLK_MM1_DISPSYS1_S_CONFIG_CG] = "mm1_dispsys1_s_config",
	[CLK_MM1_DISP_MUTEX0_CG] = "mm1_disp_mutex0",
	[CLK_MM1_DISP_DLI_ASYNC20_CG] = "mm1_disp_dli_async20",
	[CLK_MM1_DISP_DLI_ASYNC21_CG] = "mm1_disp_dli_async21",
	[CLK_MM1_DISP_DLI_ASYNC22_CG] = "mm1_disp_dli_async22",
	[CLK_MM1_DISP_DLI_ASYNC23_CG] = "mm1_disp_dli_async23",
	[CLK_MM1_DISP_DLI_ASYNC24_CG] = "mm1_disp_dli_async24",
	[CLK_MM1_DISP_DLI_ASYNC25_CG] = "mm1_disp_dli_async25",
	[CLK_MM1_DISP_DLI_ASYNC26_CG] = "mm1_disp_dli_async26",
	[CLK_MM1_DISP_DLI_ASYNC27_CG] = "mm1_disp_dli_async27",
	[CLK_MM1_DISP_DLI_ASYNC28_CG] = "mm1_disp_dli_async28",
	[CLK_MM1_DISP_RELAY0_CG] = "mm1_disp_relay0",
	[CLK_MM1_DISP_RELAY1_CG] = "mm1_disp_relay1",
	[CLK_MM1_DISP_RELAY2_CG] = "mm1_disp_relay2",
	[CLK_MM1_DISP_RELAY3_CG] = "mm1_disp_relay3",
	[CLK_MM1_DISP_DP_INTF0_CG] = "mm1_DP_CLK",
	[CLK_MM1_DISP_DP_INTF1_CG] = "mm1_disp_dp_intf1",
	[CLK_MM1_DISP_DSC_WRAP0_CG] = "mm1_disp_dsc_wrap0",
	[CLK_MM1_DISP_DSC_WRAP1_CG] = "mm1_disp_dsc_wrap1",
	[CLK_MM1_DISP_DSC_WRAP2_CG] = "mm1_disp_dsc_wrap2",
	[CLK_MM1_DISP_DSC_WRAP3_CG] = "mm1_disp_dsc_wrap3",
	[CLK_MM1_DISP_DSI0_CG] = "mm1_CLK0",
	[CLK_MM1_DISP_DSI1_CG] = "mm1_CLK1",
	[CLK_MM1_DISP_DSI2_CG] = "mm1_CLK2",
	[CLK_MM1_DISP_DVO0_CG] = "mm1_disp_dvo0",
	[CLK_MM1_DISP_GDMA0_CG] = "mm1_disp_gdma0",
	[CLK_MM1_DISP_MERGE0_CG] = "mm1_disp_merge0",
	[CLK_MM1_DISP_MERGE1_CG] = "mm1_disp_merge1",
	[CLK_MM1_DISP_MERGE2_CG] = "mm1_disp_merge2",
	[CLK_MM1_DISP_ODDMR0_CG] = "mm1_disp_oddmr0",
	[CLK_MM1_DISP_POSTALIGN0_CG] = "mm1_disp_postalign0",
	[CLK_MM1_DISP_DITHER2_CG] = "mm1_disp_dither2",
	[CLK_MM1_DISP_R2Y0_CG] = "mm1_disp_r2y0",
	[CLK_MM1_DISP_SPLITTER0_CG] = "mm1_disp_splitter0",
	[CLK_MM1_DISP_SPLITTER1_CG] = "mm1_disp_splitter1",
	[CLK_MM1_DISP_SPLITTER2_CG] = "mm1_disp_splitter2",
	[CLK_MM1_DISP_SPLITTER3_CG] = "mm1_disp_splitter3",
	[CLK_MM1_DISP_VDCM0_CG] = "mm1_disp_vdcm0",
	[CLK_MM1_DISP_WDMA1_CG] = "mm1_disp_wdma1",
	[CLK_MM1_DISP_WDMA2_CG] = "mm1_disp_wdma2",
	[CLK_MM1_DISP_WDMA3_CG] = "mm1_disp_wdma3",
	[CLK_MM1_DISP_WDMA4_CG] = "mm1_disp_wdma4",
	[CLK_MM1_MDP_RDMA1_CG] = "mm1_mdp_rdma1",
	[CLK_MM1_SMI_LARB0_CG] = "mm1_smi_larb0",
	[CLK_MM1_MOD1_CG] = "mm1_mod1",
	[CLK_MM1_MOD2_CG] = "mm1_mod2",
	[CLK_MM1_MOD3_CG] = "mm1_mod3",
	[CLK_MM1_MOD4_CG] = "mm1_mod4",
	[CLK_MM1_MOD5_CG] = "mm1_mod5",
	[CLK_MM1_CK_CG0_CG] = "mm1_cg0",
	[CLK_MM1_CK_CG1_CG] = "mm1_cg1",
	[CLK_MM1_CK_CG2_CG] = "mm1_cg2",
	[CLK_MM1_CK_CG3_CG] = "mm1_cg3",
	[CLK_MM1_CK_CG4_CG] = "mm1_cg4",
	[CLK_MM1_CK_CG5_CG] = "mm1_cg5",
	[CLK_MM1_CK_CG6_CG] = "mm1_cg6",
	[CLK_MM1_CK_CG7_CG] = "mm1_cg7",
	[CLK_MM1_F26M_CG] = "mm1_f26m_ck",
	[CLK_MM_CONFIG_CG] = "mm_config",
	[CLK_MM_DISP_MUTEX0_CG] = "mm_disp_mutex0",
	[CLK_MM_DISP_AAL0_CG] = "mm_disp_aal0",
	[CLK_MM_DISP_AAL1_CG] = "mm_disp_aal1",
	[CLK_MM_DISP_C3D0_CG] = "mm_disp_c3d0",
	[CLK_MM_DISP_C3D1_CG] = "mm_disp_c3d1",
	[CLK_MM_DISP_C3D2_CG] = "mm_disp_c3d2",
	[CLK_MM_DISP_C3D3_CG] = "mm_disp_c3d3",
	[CLK_MM_DISP_CCORR0_CG] = "mm_disp_ccorr0",
	[CLK_MM_DISP_CCORR1_CG] = "mm_disp_ccorr1",
	[CLK_MM_DISP_CCORR2_CG] = "mm_disp_ccorr2",
	[CLK_MM_DISP_CCORR3_CG] = "mm_disp_ccorr3",
	[CLK_MM_DISP_CHIST0_CG] = "mm_disp_chist0",
	[CLK_MM_DISP_CHIST1_CG] = "mm_disp_chist1",
	[CLK_MM_DISP_COLOR0_CG] = "mm_disp_color0",
	[CLK_MM_DISP_COLOR1_CG] = "mm_disp_color1",
	[CLK_MM_DISP_DITHER0_CG] = "mm_disp_dither0",
	[CLK_MM_DISP_DITHER1_CG] = "mm_disp_dither1",
	[CLK_MM_DISP_DLI_ASYNC0_CG] = "mm_disp_dli_async0",
	[CLK_MM_DISP_DLI_ASYNC1_CG] = "mm_disp_dli_async1",
	[CLK_MM_DISP_DLI_ASYNC2_CG] = "mm_disp_dli_async2",
	[CLK_MM_DISP_DLI_ASYNC3_CG] = "mm_disp_dli_async3",
	[CLK_MM_DISP_DLI_ASYNC4_CG] = "mm_disp_dli_async4",
	[CLK_MM_DISP_DLI_ASYNC5_CG] = "mm_disp_dli_async5",
	[CLK_MM_DISP_DLI_ASYNC6_CG] = "mm_disp_dli_async6",
	[CLK_MM_DISP_DLI_ASYNC7_CG] = "mm_disp_dli_async7",
	[CLK_MM_DISP_DLI_ASYNC8_CG] = "mm_disp_dli_async8",
	[CLK_MM_DISP_DLI_ASYNC9_CG] = "mm_disp_dli_async9",
	[CLK_MM_DISP_DLI_ASYNC10_CG] = "mm_disp_dli_async10",
	[CLK_MM_DISP_DLI_ASYNC11_CG] = "mm_disp_dli_async11",
	[CLK_MM_DISP_DLI_ASYNC12_CG] = "mm_disp_dli_async12",
	[CLK_MM_DISP_DLI_ASYNC13_CG] = "mm_disp_dli_async13",
	[CLK_MM_DISP_DLI_ASYNC14_CG] = "mm_disp_dli_async14",
	[CLK_MM_DISP_DLI_ASYNC15_CG] = "mm_disp_dli_async15",
	[CLK_MM_DISP_DLO_ASYNC0_CG] = "mm_disp_dlo_async0",
	[CLK_MM_DISP_DLO_ASYNC1_CG] = "mm_disp_dlo_async1",
	[CLK_MM_DISP_DLO_ASYNC2_CG] = "mm_disp_dlo_async2",
	[CLK_MM_DISP_DLO_ASYNC3_CG] = "mm_disp_dlo_async3",
	[CLK_MM_DISP_DLO_ASYNC4_CG] = "mm_disp_dlo_async4",
	[CLK_MM_DISP_DLO_ASYNC5_CG] = "mm_disp_dlo_async5",
	[CLK_MM_DISP_DLO_ASYNC6_CG] = "mm_disp_dlo_async6",
	[CLK_MM_DISP_DLO_ASYNC7_CG] = "mm_disp_dlo_async7",
	[CLK_MM_DISP_DLO_ASYNC8_CG] = "mm_disp_dlo_async8",
	[CLK_MM_DISP_GAMMA0_CG] = "mm_disp_gamma0",
	[CLK_MM_DISP_GAMMA1_CG] = "mm_disp_gamma1",
	[CLK_MM_MDP_AAL0_CG] = "mm_mdp_aal0",
	[CLK_MM_MDP_AAL1_CG] = "mm_mdp_aal1",
	[CLK_MM_MDP_RDMA0_CG] = "mm_mdp_rdma0",
	[CLK_MM_DISP_POSTMASK0_CG] = "mm_disp_postmask0",
	[CLK_MM_DISP_POSTMASK1_CG] = "mm_disp_postmask1",
	[CLK_MM_MDP_RSZ0_CG] = "mm_mdp_rsz0",
	[CLK_MM_MDP_RSZ1_CG] = "mm_mdp_rsz1",
	[CLK_MM_DISP_SPR0_CG] = "mm_disp_spr0",
	[CLK_MM_DISP_TDSHP0_CG] = "mm_disp_tdshp0",
	[CLK_MM_DISP_TDSHP1_CG] = "mm_disp_tdshp1",
	[CLK_MM_DISP_WDMA0_CG] = "mm_disp_wdma0",
	[CLK_MM_DISP_Y2R0_CG] = "mm_disp_y2r0",
	[CLK_MM_SMI_SUB_COMM0_CG] = "mm_ssc",
	[CLK_MM_DISP_FAKE_ENG0_CG] = "mm_disp_fake_eng0",
	[CLK_MM_V_DISP_VDISP_AO_CONFIG_CG] = "mm_v_disp_vdisp_ao_config",
	[CLK_MM_V_DISP_DPC_CG] = "mm_v_disp_dpc",
	[CLK_MM_V_SMI_SUB_SOMM0_CG] = "mm_v_smi_sub_somm0",
	[CLK_OVL1_OVLSYS_CONFIG_CG] = "ovl1_ovlsys_config",
	[CLK_OVL1_OVL_FAKE_ENG0_CG] = "ovl1_ovl_fake_eng0",
	[CLK_OVL1_OVL_FAKE_ENG1_CG] = "ovl1_ovl_fake_eng1",
	[CLK_OVL1_OVL_MUTEX0_CG] = "ovl1_ovl_mutex0",
	[CLK_OVL1_OVL_EXDMA0_CG] = "ovl1_ovl_exdma0",
	[CLK_OVL1_OVL_EXDMA1_CG] = "ovl1_ovl_exdma1",
	[CLK_OVL1_OVL_EXDMA2_CG] = "ovl1_ovl_exdma2",
	[CLK_OVL1_OVL_EXDMA3_CG] = "ovl1_ovl_exdma3",
	[CLK_OVL1_OVL_EXDMA4_CG] = "ovl1_ovl_exdma4",
	[CLK_OVL1_OVL_EXDMA5_CG] = "ovl1_ovl_exdma5",
	[CLK_OVL1_OVL_EXDMA6_CG] = "ovl1_ovl_exdma6",
	[CLK_OVL1_OVL_EXDMA7_CG] = "ovl1_ovl_exdma7",
	[CLK_OVL1_OVL_EXDMA8_CG] = "ovl1_ovl_exdma8",
	[CLK_OVL1_OVL_EXDMA9_CG] = "ovl1_ovl_exdma9",
	[CLK_OVL1_OVL_BLENDER0_CG] = "ovl1_ovl_blender0",
	[CLK_OVL1_OVL_BLENDER1_CG] = "ovl1_ovl_blender1",
	[CLK_OVL1_OVL_BLENDER2_CG] = "ovl1_ovl_blender2",
	[CLK_OVL1_OVL_BLENDER3_CG] = "ovl1_ovl_blender3",
	[CLK_OVL1_OVL_BLENDER4_CG] = "ovl1_ovl_blender4",
	[CLK_OVL1_OVL_BLENDER5_CG] = "ovl1_ovl_blender5",
	[CLK_OVL1_OVL_BLENDER6_CG] = "ovl1_ovl_blender6",
	[CLK_OVL1_OVL_BLENDER7_CG] = "ovl1_ovl_blender7",
	[CLK_OVL1_OVL_BLENDER8_CG] = "ovl1_ovl_blender8",
	[CLK_OVL1_OVL_BLENDER9_CG] = "ovl1_ovl_blender9",
	[CLK_OVL1_OVL_OUTPROC0_CG] = "ovl1_ovl_outproc0",
	[CLK_OVL1_OVL_OUTPROC1_CG] = "ovl1_ovl_outproc1",
	[CLK_OVL1_OVL_OUTPROC2_CG] = "ovl1_ovl_outproc2",
	[CLK_OVL1_OVL_OUTPROC3_CG] = "ovl1_ovl_outproc3",
	[CLK_OVL1_OVL_OUTPROC4_CG] = "ovl1_ovl_outproc4",
	[CLK_OVL1_OVL_OUTPROC5_CG] = "ovl1_ovl_outproc5",
	[CLK_OVL1_OVL_MDP_RSZ0_CG] = "ovl1_ovl_mdp_rsz0",
	[CLK_OVL1_OVL_MDP_RSZ1_CG] = "ovl1_ovl_mdp_rsz1",
	[CLK_OVL1_OVL_DISP_WDMA0_CG] = "ovl1_ovl_disp_wdma0",
	[CLK_OVL1_OVL_DISP_WDMA1_CG] = "ovl1_ovl_disp_wdma1",
	[CLK_OVL1_OVL_UFBC_WDMA0_CG] = "ovl1_ovl_ufbc_wdma0",
	[CLK_OVL1_OVL_MDP_RDMA0_CG] = "ovl1_ovl_mdp_rdma0",
	[CLK_OVL1_OVL_MDP_RDMA1_CG] = "ovl1_ovl_mdp_rdma1",
	[CLK_OVL1_OVL_BWM0_CG] = "ovl1_ovl_bwm0",
	[CLK_OVL1_DLI0_CG] = "ovl1_dli0",
	[CLK_OVL1_DLI1_CG] = "ovl1_dli1",
	[CLK_OVL1_DLI2_CG] = "ovl1_dli2",
	[CLK_OVL1_DLI3_CG] = "ovl1_dli3",
	[CLK_OVL1_DLI4_CG] = "ovl1_dli4",
	[CLK_OVL1_DLI5_CG] = "ovl1_dli5",
	[CLK_OVL1_DLI6_CG] = "ovl1_dli6",
	[CLK_OVL1_DLI7_CG] = "ovl1_dli7",
	[CLK_OVL1_DLI8_CG] = "ovl1_dli8",
	[CLK_OVL1_DLO0_CG] = "ovl1_dlo0",
	[CLK_OVL1_DLO1_CG] = "ovl1_dlo1",
	[CLK_OVL1_DLO2_CG] = "ovl1_dlo2",
	[CLK_OVL1_DLO3_CG] = "ovl1_dlo3",
	[CLK_OVL1_DLO4_CG] = "ovl1_dlo4",
	[CLK_OVL1_DLO5_CG] = "ovl1_dlo5",
	[CLK_OVL1_DLO6_CG] = "ovl1_dlo6",
	[CLK_OVL1_DLO7_CG] = "ovl1_dlo7",
	[CLK_OVL1_DLO8_CG] = "ovl1_dlo8",
	[CLK_OVL1_DLO9_CG] = "ovl1_dlo9",
	[CLK_OVL1_DLO10_CG] = "ovl1_dlo10",
	[CLK_OVL1_DLO11_CG] = "ovl1_dlo11",
	[CLK_OVL1_DLO12_CG] = "ovl1_dlo12",
	[CLK_OVL1_OVLSYS_RELAY0_CG] = "ovl1_ovlsys_relay0",
	[CLK_OVL1_OVL_INLINEROT0_CG] = "ovl1_ovl_inlinerot0",
	[CLK_OVL1_SMI_CG] = "ovl1_smi",
	[CLK_OVLSYS_CONFIG_CG] = "ovlsys_config",
	[CLK_OVL_FAKE_ENG0_CG] = "ovl_fake_eng0",
	[CLK_OVL_FAKE_ENG1_CG] = "ovl_fake_eng1",
	[CLK_OVL_MUTEX0_CG] = "ovl_mutex0",
	[CLK_OVL_EXDMA0_CG] = "ovl_exdma0",
	[CLK_OVL_EXDMA1_CG] = "ovl_exdma1",
	[CLK_OVL_EXDMA2_CG] = "ovl_exdma2",
	[CLK_OVL_EXDMA3_CG] = "ovl_exdma3",
	[CLK_OVL_EXDMA4_CG] = "ovl_exdma4",
	[CLK_OVL_EXDMA5_CG] = "ovl_exdma5",
	[CLK_OVL_EXDMA6_CG] = "ovl_exdma6",
	[CLK_OVL_EXDMA7_CG] = "ovl_exdma7",
	[CLK_OVL_EXDMA8_CG] = "ovl_exdma8",
	[CLK_OVL_EXDMA9_CG] = "ovl_exdma9",
	[CLK_OVL_BLENDER0_CG] = "ovl_blender0",
	[CLK_OVL_BLENDER1_CG] = "ovl_blender1",
	[CLK_OVL_BLENDER2_CG] = "ovl_blender2",
	[CLK_OVL_BLENDER3_CG] = "ovl_blender3",
	[CLK_OVL_BLENDER4_CG] = "ovl_blender4",
	[CLK_OVL_BLENDER5_CG] = "ovl_blender5",
	[CLK_OVL_BLENDER6_CG] = "ovl_blender6",
	[CLK_OVL_BLENDER7_CG] = "ovl_blender7",
	[CLK_OVL_BLENDER8_CG] = "ovl_blender8",
	[CLK_OVL_BLENDER9_CG] = "ovl_blender9",
	[CLK_OVL_OUTPROC0_CG] = "ovl_outproc0",
	[CLK_OVL_OUTPROC1_CG] = "ovl_outproc1",
	[CLK_OVL_OUTPROC2_CG] = "ovl_outproc2",
	[CLK_OVL_OUTPROC3_CG] = "ovl_outproc3",
	[CLK_OVL_OUTPROC4_CG] = "ovl_outproc4",
	[CLK_OVL_OUTPROC5_CG] = "ovl_outproc5",
	[CLK_OVL_MDP_RSZ0_CG] = "ovl_mdp_rsz0",
	[CLK_OVL_MDP_RSZ1_CG] = "ovl_mdp_rsz1",
	[CLK_OVL_DISP_WDMA0_CG] = "ovl_disp_wdma0",
	[CLK_OVL_DISP_WDMA1_CG] = "ovl_disp_wdma1",
	[CLK_OVL_UFBC_WDMA0_CG] = "ovl_ufbc_wdma0",
	[CLK_OVL_MDP_RDMA0_CG] = "ovl_mdp_rdma0",
	[CLK_OVL_MDP_RDMA1_CG] = "ovl_mdp_rdma1",
	[CLK_OVL_BWM0_CG] = "ovl_bwm0",
	[CLK_OVL_DLI0_CG] = "ovl_dli0",
	[CLK_OVL_DLI1_CG] = "ovl_dli1",
	[CLK_OVL_DLI2_CG] = "ovl_dli2",
	[CLK_OVL_DLI3_CG] = "ovl_dli3",
	[CLK_OVL_DLI4_CG] = "ovl_dli4",
	[CLK_OVL_DLI5_CG] = "ovl_dli5",
	[CLK_OVL_DLI6_CG] = "ovl_dli6",
	[CLK_OVL_DLI7_CG] = "ovl_dli7",
	[CLK_OVL_DLI8_CG] = "ovl_dli8",
	[CLK_OVL_DLO0_CG] = "ovl_dlo0",
	[CLK_OVL_DLO1_CG] = "ovl_dlo1",
	[CLK_OVL_DLO2_CG] = "ovl_dlo2",
	[CLK_OVL_DLO3_CG] = "ovl_dlo3",
	[CLK_OVL_DLO4_CG] = "ovl_dlo4",
	[CLK_OVL_DLO5_CG] = "ovl_dlo5",
	[CLK_OVL_DLO6_CG] = "ovl_dlo6",
	[CLK_OVL_DLO7_CG] = "ovl_dlo7",
	[CLK_OVL_DLO8_CG] = "ovl_dlo8",
	[CLK_OVL_DLO9_CG] = "ovl_dlo9",
	[CLK_OVL_DLO10_CG] = "ovl_dlo10",
	[CLK_OVL_DLO11_CG] = "ovl_dlo11",
	[CLK_OVL_DLO12_CG] = "ovl_dlo12",
	[CLK_OVLSYS_RELAY0_CG] = "ovlsys_relay0",
	[CLK_OVL_INLINEROT0_CG] = "ovl_inlinerot0",
	[CLK_OVL_SMI_CG] = "ovl_smi",
	[CLK_IMPC_I2C11_CG] = "impc_i2c11",
	[CLK_IMPC_I2C12_CG] = "impc_i2c12",
	[CLK_IMPC_I2C13_CG] = "impc_i2c13",
	[CLK_IMPC_I2C14_CG] = "impc_i2c14",
	[CLK_IMPE_I2C5_CG] = "impe_i2c5",
	[CLK_IMPN_I2C1_CG] = "impn_i2c1",
	[CLK_IMPN_I2C2_CG] = "impn_i2c2",
	[CLK_IMPN_I2C4_CG] = "impn_i2c4",
	[CLK_IMPN_I2C7_CG] = "impn_i2c7",
	[CLK_IMPN_I2C8_CG] = "impn_i2c8",
	[CLK_IMPN_I2C9_CG] = "impn_i2c9",
	[CLK_IMPW_I2C0_CG] = "impw_i2c0",
	[CLK_IMPW_I2C3_CG] = "impw_i2c3",
	[CLK_IMPW_I2C6_CG] = "impw_i2c6",
	[CLK_IMPW_I2C10_CG] = "impw_i2c10",
	[CLK_PERAO_UART0_BCLK_CG] = "perao_uart0_bclk",
	[CLK_PERAO_UART1_BCLK_CG] = "perao_uart1_bclk",
	[CLK_PERAO_UART2_BCLK_CG] = "perao_uart2_bclk",
	[CLK_PERAO_UART3_BCLK_CG] = "perao_uart3_bclk",
	[CLK_PERAO_UART4_BCLK_CG] = "perao_uart4_bclk",
	[CLK_PERAO_UART5_BCLK_CG] = "perao_uart5_bclk",
	[CLK_PERAO_PWM_X16W_HCLK_CG] = "perao_pwm_x16w",
	[CLK_PERAO_PWM_X16W_BCLK_CG] = "perao_pwm_x16w_bclk",
	[CLK_PERAO_PWM_PWM_BCLK0_CG] = "perao_pwm_pwm_bclk0",
	[CLK_PERAO_PWM_PWM_BCLK1_CG] = "perao_pwm_pwm_bclk1",
	[CLK_PERAO_PWM_PWM_BCLK2_CG] = "perao_pwm_pwm_bclk2",
	[CLK_PERAO_PWM_PWM_BCLK3_CG] = "perao_pwm_pwm_bclk3",
	[CLK_PERAO_SPI0_BCLK_CG] = "perao_spi0_bclk",
	[CLK_PERAO_SPI1_BCLK_CG] = "perao_spi1_bclk",
	[CLK_PERAO_SPI2_BCLK_CG] = "perao_spi2_bclk",
	[CLK_PERAO_SPI3_BCLK_CG] = "perao_spi3_bclk",
	[CLK_PERAO_SPI4_BCLK_CG] = "perao_spi4_bclk",
	[CLK_PERAO_SPI5_BCLK_CG] = "perao_spi5_bclk",
	[CLK_PERAO_SPI6_BCLK_CG] = "perao_spi6_bclk",
	[CLK_PERAO_SPI7_BCLK_CG] = "perao_spi7_bclk",
	[CLK_PERAO_AP_DMA_X32W_BCLK_CG] = "perao_ap_dma_x32w_bclk",
	[CLK_PERAO_MSDC1_MSDC_SRC_CG] = "perao_msdc1_msdc_src",
	[CLK_PERAO_MSDC1_HCLK_CG] = "perao_msdc1",
	[CLK_PERAO_MSDC1_AXI_CG] = "perao_msdc1_axi",
	[CLK_PERAO_MSDC1_HCLK_WRAP_CG] = "perao_msdc1_h_wrap",
	[CLK_PERAO_MSDC2_MSDC_SRC_CG] = "perao_msdc2_msdc_src",
	[CLK_PERAO_MSDC2_HCLK_CG] = "perao_msdc2",
	[CLK_PERAO_MSDC2_AXI_CG] = "perao_msdc2_axi",
	[CLK_PERAO_MSDC2_HCLK_WRAP_CG] = "perao_msdc2_h_wrap",
	[CLK_PEXT_PEXTP_MAC_P0_TL_CG] = "pext_pm0_tl",
	[CLK_PEXT_PEXTP_MAC_P0_REF_CG] = "pext_pm0_ref",
	[CLK_PEXT_PEXTP_PHY_P0_MCU_BUS_CG] = "pext_pp0_mcu_bus",
	[CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF_CG] = "pext_pp0_pextp_ref",
	[CLK_PEXT_PEXTP_MAC_P0_AXI_250_CG] = "pext_pm0_axi_250",
	[CLK_PEXT_PEXTP_MAC_P0_AHB_APB_CG] = "pext_pm0_ahb_apb",
	[CLK_PEXT_PEXTP_MAC_P0_PL_P_CG] = "pext_pm0_pl_p",
	[CLK_PEXT_PEXTP_VLP_AO_P0_LP_CG] = "pext_pextp_vlp_ao_p0_lp",
	[CLK_PEXT1_PEXTP_MAC_P1_TL_CG] = "pext1_pm1_tl",
	[CLK_PEXT1_PEXTP_MAC_P1_REF_CG] = "pext1_pm1_ref",
	[CLK_PEXT1_PEXTP_MAC_P2_TL_CG] = "pext1_pm2_tl",
	[CLK_PEXT1_PEXTP_MAC_P2_REF_CG] = "pext1_pm2_ref",
	[CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS_CG] = "pext1_pp1_mcu_bus",
	[CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF_CG] = "pext1_pp1_pextp_ref",
	[CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS_CG] = "pext1_pp2_mcu_bus",
	[CLK_PEXT1_PEXTP_PHY_P2_PEXTP_REF_CG] = "pext1_pp2_pextp_ref",
	[CLK_PEXT1_PEXTP_MAC_P1_AXI_250_CG] = "pext1_pm1_axi_250",
	[CLK_PEXT1_PEXTP_MAC_P1_AHB_APB_CG] = "pext1_pm1_ahb_apb",
	[CLK_PEXT1_PEXTP_MAC_P1_PL_P_CG] = "pext1_pm1_pl_p",
	[CLK_PEXT1_PEXTP_MAC_P2_AXI_250_CG] = "pext1_pm2_axi_250",
	[CLK_PEXT1_PEXTP_MAC_P2_AHB_APB_CG] = "pext1_pm2_ahb_apb",
	[CLK_PEXT1_PEXTP_MAC_P2_PL_P_CG] = "pext1_pm2_pl_p",
	[CLK_PEXT1_PEXTP_VLP_AO_P1_LP_CG] = "pext1_pextp_vlp_ao_p1_lp",
	[CLK_PEXT1_PEXTP_VLP_AO_P2_LP_CG] = "pext1_pextp_vlp_ao_p2_lp",
	[CLK_SCP_I3C_I2C1_CG] = "scp_i3c_i2c1",
	[CLK_UFSAO_UFSHCI_UFS_CG] = "ufsao_ufshci_ufs",
	[CLK_UFSAO_UFSHCI_AES_CG] = "ufsao_ufshci_aes",
	[CLK_UFSAO_UNIPRO_TX_SYM_CG] = "ufsao_unipro_tx_sym",
	[CLK_UFSAO_UNIPRO_RX_SYM0_CG] = "ufsao_unipro_rx_sym0",
	[CLK_UFSAO_UNIPRO_RX_SYM1_CG] = "ufsao_unipro_rx_sym1",
	[CLK_UFSAO_UNIPRO_SYS_CG] = "ufsao_unipro_sys",
	[CLK_UFSAO_UNIPRO_SAP_CG] = "ufsao_unipro_sap",
	[CLK_UFSAO_PHY_SAP_CG] = "ufsao_phy_sap",
	[CLK_MDP1_MDP_MUTEX0_CG] = "mdp1_mdp_mutex0",
	[CLK_MDP1_SMI0_CG] = "mdp1_smi0",
	[CLK_MDP1_APB_BUS_CG] = "mdp1_apb_bus",
	[CLK_MDP1_MDP_RDMA0_CG] = "mdp1_mdp_rdma0",
	[CLK_MDP1_MDP_RDMA1_CG] = "mdp1_mdp_rdma1",
	[CLK_MDP1_MDP_RDMA2_CG] = "mdp1_mdp_rdma2",
	[CLK_MDP1_MDP_BIRSZ0_CG] = "mdp1_mdp_birsz0",
	[CLK_MDP1_MDP_HDR0_CG] = "mdp1_mdp_hdr0",
	[CLK_MDP1_MDP_AAL0_CG] = "mdp1_mdp_aal0",
	[CLK_MDP1_MDP_RSZ0_CG] = "mdp1_mdp_rsz0",
	[CLK_MDP1_MDP_RSZ2_CG] = "mdp1_mdp_rsz2",
	[CLK_MDP1_MDP_TDSHP0_CG] = "mdp1_mdp_tdshp0",
	[CLK_MDP1_MDP_COLOR0_CG] = "mdp1_mdp_color0",
	[CLK_MDP1_MDP_WROT0_CG] = "mdp1_mdp_wrot0",
	[CLK_MDP1_MDP_WROT1_CG] = "mdp1_mdp_wrot1",
	[CLK_MDP1_MDP_WROT2_CG] = "mdp1_mdp_wrot2",
	[CLK_MDP1_MDP_FAKE_ENG0_CG] = "mdp1_mdp_fake_eng0",
	[CLK_MDP1_APB_DB_CG] = "mdp1_apb_db",
	[CLK_MDP1_MDP_DLI_ASYNC0_CG] = "mdp1_mdp_dli_async0",
	[CLK_MDP1_MDP_DLI_ASYNC1_CG] = "mdp1_mdp_dli_async1",
	[CLK_MDP1_MDP_DLO_ASYNC0_CG] = "mdp1_mdp_dlo_async0",
	[CLK_MDP1_MDP_DLO_ASYNC1_CG] = "mdp1_mdp_dlo_async1",
	[CLK_MDP1_MDP_DLI_ASYNC2_CG] = "mdp1_mdp_dli_async2",
	[CLK_MDP1_MDP_DLO_ASYNC2_CG] = "mdp1_mdp_dlo_async2",
	[CLK_MDP1_MDP_DLO_ASYNC3_CG] = "mdp1_mdp_dlo_async3",
	[CLK_MDP1_IMG_DL_ASYNC0_CG] = "mdp1_img_dl_async0",
	[CLK_MDP1_MDP_RROT0_CG] = "mdp1_mdp_rrot0",
	[CLK_MDP1_MDP_MERGE0_CG] = "mdp1_mdp_merge0",
	[CLK_MDP1_MDP_C3D0_CG] = "mdp1_mdp_c3d0",
	[CLK_MDP1_MDP_FG0_CG] = "mdp1_mdp_fg0",
	[CLK_MDP1_MDP_CLA2_CG] = "mdp1_mdp_cla2",
	[CLK_MDP1_MDP_DLO_ASYNC4_CG] = "mdp1_mdp_dlo_async4",
	[CLK_MDP1_VPP_RSZ0_CG] = "mdp1_vpp_rsz0",
	[CLK_MDP1_VPP_RSZ1_CG] = "mdp1_vpp_rsz1",
	[CLK_MDP1_MDP_DLO_ASYNC5_CG] = "mdp1_mdp_dlo_async5",
	[CLK_MDP1_IMG0_CG] = "mdp1_img0",
	[CLK_MDP1_F26M_CG] = "mdp1_f26m",
	[CLK_MDP1_IMG_DL_RELAY0_CG] = "mdp1_img_dl_relay0",
	[CLK_MDP1_IMG_DL_RELAY1_CG] = "mdp1_img_dl_relay1",
	[CLK_MDP_MDP_MUTEX0_CG] = "mdp_mdp_mutex0",
	[CLK_MDP_SMI0_CG] = "mdp_smi0",
	[CLK_MDP_APB_BUS_CG] = "mdp_apb_bus",
	[CLK_MDP_MDP_RDMA0_CG] = "mdp_mdp_rdma0",
	[CLK_MDP_MDP_RDMA1_CG] = "mdp_mdp_rdma1",
	[CLK_MDP_MDP_RDMA2_CG] = "mdp_mdp_rdma2",
	[CLK_MDP_MDP_BIRSZ0_CG] = "mdp_mdp_birsz0",
	[CLK_MDP_MDP_HDR0_CG] = "mdp_mdp_hdr0",
	[CLK_MDP_MDP_AAL0_CG] = "mdp_mdp_aal0",
	[CLK_MDP_MDP_RSZ0_CG] = "mdp_mdp_rsz0",
	[CLK_MDP_MDP_RSZ2_CG] = "mdp_mdp_rsz2",
	[CLK_MDP_MDP_TDSHP0_CG] = "mdp_mdp_tdshp0",
	[CLK_MDP_MDP_COLOR0_CG] = "mdp_mdp_color0",
	[CLK_MDP_MDP_WROT0_CG] = "mdp_mdp_wrot0",
	[CLK_MDP_MDP_WROT1_CG] = "mdp_mdp_wrot1",
	[CLK_MDP_MDP_WROT2_CG] = "mdp_mdp_wrot2",
	[CLK_MDP_MDP_FAKE_ENG0_CG] = "mdp_mdp_fake_eng0",
	[CLK_MDP_APB_DB_CG] = "mdp_apb_db",
	[CLK_MDP_MDP_DLI_ASYNC0_CG] = "mdp_mdp_dli_async0",
	[CLK_MDP_MDP_DLI_ASYNC1_CG] = "mdp_mdp_dli_async1",
	[CLK_MDP_MDP_DLO_ASYNC0_CG] = "mdp_mdp_dlo_async0",
	[CLK_MDP_MDP_DLO_ASYNC1_CG] = "mdp_mdp_dlo_async1",
	[CLK_MDP_MDP_DLI_ASYNC2_CG] = "mdp_mdp_dli_async2",
	[CLK_MDP_MDP_DLO_ASYNC2_CG] = "mdp_mdp_dlo_async2",
	[CLK_MDP_MDP_DLO_ASYNC3_CG] = "mdp_mdp_dlo_async3",
	[CLK_MDP_IMG_DL_ASYNC0_CG] = "mdp_img_dl_async0",
	[CLK_MDP_MDP_RROT0_CG] = "mdp_mdp_rrot0",
	[CLK_MDP_MDP_MERGE0_CG] = "mdp_mdp_merge0",
	[CLK_MDP_MDP_C3D0_CG] = "mdp_mdp_c3d0",
	[CLK_MDP_MDP_FG0_CG] = "mdp_mdp_fg0",
	[CLK_MDP_MDP_CLA2_CG] = "mdp_mdp_cla2",
	[CLK_MDP_MDP_DLO_ASYNC4_CG] = "mdp_mdp_dlo_async4",
	[CLK_MDP_VPP_RSZ0_CG] = "mdp_vpp_rsz0",
	[CLK_MDP_VPP_RSZ1_CG] = "mdp_vpp_rsz1",
	[CLK_MDP_MDP_DLO_ASYNC5_CG] = "mdp_mdp_dlo_async5",
	[CLK_MDP_IMG0_CG] = "mdp_img0",
	[CLK_MDP_F26M_CG] = "mdp_f26m",
	[CLK_MDP_IMG_DL_RELAY0_CG] = "mdp_img_dl_relay0",
	[CLK_MDP_IMG_DL_RELAY1_CG] = "mdp_img_dl_relay1",
	[CLK_VDE2_VDEC_CKEN_CG] = "vde2_vdec_cken",
	[CLK_VDE2_VDEC_ACTIVE_CG] = "vde2_vdec_active",
	[CLK_VDE2_VDEC_CKEN_ENG_CG] = "vde2_vdec_cken_eng",
	[CLK_VDE2_LAT_CKEN_CG] = "vde2_lat_cken",
	[CLK_VDE2_LAT_ACTIVE_CG] = "vde2_lat_active",
	[CLK_VDE2_LAT_CKEN_ENG_CG] = "vde2_lat_cken_eng",
	[CLK_VDE2_LARB1_CKEN_CG] = "vde2_larb1_cken",
	[CLK_VDE1_VDEC_CKEN_CG] = "vde1_vdec_cken",
	[CLK_VDE1_VDEC_ACTIVE_CG] = "vde1_vdec_active",
	[CLK_VDE1_VDEC_CKEN_ENG_CG] = "vde1_vdec_cken_eng",
	[CLK_VDE1_VDEC_SOC_IPS_EN_CG] = "vde1_vdec_soc_ips_en",
	[CLK_VDE1_VDEC_SOC_APTV_EN_CG] = "vde1_aptv_en",
	[CLK_VDE1_VDEC_SOC_APTV_TOP_EN_CG] = "vde1_aptv_topen",
	[CLK_VDE1_LAT_CKEN_CG] = "vde1_lat_cken",
	[CLK_VDE1_LAT_ACTIVE_CG] = "vde1_lat_active",
	[CLK_VDE1_LAT_CKEN_ENG_CG] = "vde1_lat_cken_eng",
	[CLK_VDE1_LARB1_CKEN_CG] = "vde1_larb1_cken",
	[CLK_VEN1_CKE0_LARB_CG] = "ven1_larb",
	[CLK_VEN1_CKE1_VENC_CG] = "ven1_venc",
	[CLK_VEN1_CKE2_JPGENC_CG] = "ven1_jpgenc",
	[CLK_VEN1_CKE3_JPGDEC_CG] = "ven1_jpgdec",
	[CLK_VEN1_CKE4_JPGDEC_C1_CG] = "ven1_jpgdec_c1",
	[CLK_VEN1_CKE5_GALS_CG] = "ven1_gals",
	[CLK_VEN1_CKE29_VENC_ADAB_CTRL_CG] = "ven1_venc_adab_ctrl",
	[CLK_VEN1_CKE29_VENC_XPC_CTRL_CG] = "ven1_venc_xpc_ctrl",
	[CLK_VEN1_CKE6_GALS_SRAM_CG] = "ven1_gals_sram",
	[CLK_VEN1_RES_FLAT_CG] = "ven1_res_flat",
	[CLK_VEN2_CKE0_LARB_CG] = "ven2_larb",
	[CLK_VEN2_CKE1_VENC_CG] = "ven2_venc",
	[CLK_VEN2_CKE2_JPGENC_CG] = "ven2_jpgenc",
	[CLK_VEN2_CKE3_JPGDEC_CG] = "ven2_jpgdec",
	[CLK_VEN2_CKE5_GALS_CG] = "ven2_gals",
	[CLK_VEN2_CKE29_VENC_XPC_CTRL_CG] = "ven2_venc_xpc_ctrl",
	[CLK_VEN2_CKE6_GALS_SRAM_CG] = "ven2_gals_sram",
	[CLK_VEN2_RES_FLAT_CG] = "ven2_res_flat",
	[CLK_VEN_C2_CKE0_LARB_CG] = "ven_c2_larb",
	[CLK_VEN_C2_CKE1_VENC_CG] = "ven_c2_venc",
	[CLK_VEN_C2_CKE5_GALS_CG] = "ven_c2_gals",
	[CLK_VEN_C2_CKE29_VENC_XPC_CTRL_CG] = "ven_c2_venc_xpc_ctrl",
	[CLK_VEN_C2_CKE6_GALS_SRAM_CG] = "ven_c2_gals_sram",
	[CLK_VEN_C2_RES_FLAT_CG] = "ven_c2_res_flat",
	[TRACE_CLK_NUM] = "NULL",
};

static void trace_clk_event(const char *name, unsigned int clk_sta)
{
	unsigned long flags = 0;
	int i;

	spin_lock_irqsave(&clk_trace_lock, flags);

	if (!name)
		goto OUT;

	for (i = 0; i < TRACE_CLK_NUM; i++) {
		if (!strcmp(trace_subsys_cgs[i], name))
			break;
	}

	if (i == TRACE_CLK_NUM)
		goto OUT;

	clk_event[evt_cnt] = (i << CLK_ID_SHIFT) | (clk_sta << CLK_STA_SHIFT);
	evt_cnt++;
	if (evt_cnt >= EVT_LEN)
		evt_cnt = 0;

OUT:
	spin_unlock_irqrestore(&clk_trace_lock, flags);
}

static void dump_clk_event(void)
{
	unsigned long flags = 0;
	int i;

	spin_lock_irqsave(&clk_trace_lock, flags);

	pr_notice("first idx: %d\n", evt_cnt);
	for (i = 0; i < EVT_LEN; i += 5)
		pr_notice("clk_evt[%d] = 0x%x, 0x%x, 0x%x, 0x%x, 0x%x\n",
				i,
				clk_event[i],
				clk_event[i + 1],
				clk_event[i + 2],
				clk_event[i + 3],
				clk_event[i + 4]);

	spin_unlock_irqrestore(&clk_trace_lock, flags);
}

struct rg2str {
	u32 rg_val;
	const char *map_str;
};

static struct rg2str debug_mapping[] = {
	[BUS_PROT_SET_ACK]	= {0x1, "wait bus protect set timeout"},
	[SRAM_OFF_ACK]	= {0x2, "wait sram off ack timeout"},
	[RTFF_BK]	= {0x4, "set rtff backup"},
	[SET_ISO]	= {0x8, "set iso(0->1)"},
	[SET_ISO_CLK_DIS]	= {0x10, "set between iso and clk_dis"},
	[SET_CLK_DIS]	= {0x20, "set clk_dis(0->1)"},
	[SET_CLK_DIS_RSTB]	= {0x40, "set between clk_dis and rst_b"},
	[CLR_RSTB]	= {0x80, "clr rst_b(1->0)"},
	[POWER_OFF_ACK]	= {0x100, "wait pwr off ack timeout"},
	[POWER_OFF_2ND_ACK]	= {0x200, "wait 2nd pwr off ack timeout"},
	[POWER_OFF_IDLE]	= {0x400, "power off idle"},
	[POWER_ON]		= {0x800, "set power on"},
	[POWER_ON_ACK]		= {0x1000, "wait power on ack timeout"},
	[POWER_ON_2ND]		= {0x2000, "set 2nd power on"},
	[POWER_ON_2ND_ACK]	= {0x4000, "wait 2nd power on ack timeout"},
	[CLR_CLK_DIS]		= {0x8000, "clr clk_dis(1->0)"},
	[CLR_ISO]		= {0x10000, "clr iso(1->0)"},
	[CLK_ISO_RSTB]		= {0x20000, "clr between iso and rst_b"},
	[SET_RSTB]		= {0x40000, "set rst_b(0->1)"},
	[RTFF_RS]		= {0x80000, "set rtff restore"},
	[SRAM_ON_ACK]	= {0x100000, "wait sram on ack timeout"},
	[BUS_PROT_CLR_ACK]	= {0x200000, "wait bus protect clr timeout"},
	[SRAM_REPAIR_ACK]	= {0x400000, "wait sram repair done timeout"},
	[POWER_ON_IDLE]		= {0x800001, "power on idle"},
	[PM_STATE_NUM]		= {0, NULL},
};

/*
 * clkchk dump_regs
 */

#define REGBASE_V(_phys, _id_name, _pg, _pn) { .phys = _phys, .id = _id_name,	\
		.name = #_id_name, .pg = _pg, .pn = _pn}

static struct regbase rb[] = {
	[ck] = REGBASE_V(0x10000000, ck, PD_NULL, CLK_NULL),
	[apmixed] = REGBASE_V(0x10000800, apmixed, PD_NULL, CLK_NULL),
	[ck2] = REGBASE_V(0x1000C000, ck2, PD_NULL, CLK_NULL),
	[apmixed2] = REGBASE_V(0x1000C800, apmixed2, PD_NULL, CLK_NULL),
	[apifrbus_ao_io_reg_bus] = REGBASE_V(0x1002c000, apifrbus_ao_io_reg_bus, PD_NULL, CLK_NULL),
	[impe] = REGBASE_V(0x120C0000, impe, PD_NULL, "ck_i2c_east_sel"),
	[impw] = REGBASE_V(0x131B0000, impw, PD_NULL, "ck_i2c_west_sel"),
	[impn] = REGBASE_V(0x13C30000, impn, PD_NULL, "ck_i2c_north_sel"),
	[ifr_mem] = REGBASE_V(0x14126000, ifr_mem, PD_NULL, CLK_NULL),
	[impc] = REGBASE_V(0x16300000, impc, PD_NULL, "ck_i2c_p_sel"),
	[perao] = REGBASE_V(0x16640000, perao, PD_NULL, CLK_NULL),
	[usb_d_p1] = REGBASE_V(0x16711000, usb_d_p1, PD_NULL, CLK_NULL),
	[ssusb_device_p2] = REGBASE_V(0x16721000, ssusb_device_p2, PD_NULL, CLK_NULL),
	[ufsao] = REGBASE_V(0x168a0000, ufsao, PD_NULL, CLK_NULL),
	[pext] = REGBASE_V(0x169b0000, pext, PD_NULL, CLK_NULL),
	[pext1] = REGBASE_V(0x169e0000, pext1, PD_NULL, CLK_NULL),
	[ssr_top] = REGBASE_V(0x18000000, ssr_top, PD_NULL, CLK_NULL),
	[spm] = REGBASE_V(0x1C004000, spm, PD_NULL, CLK_NULL),
	[vlp_ck] = REGBASE_V(0x1C016000, vlp_ck, PD_NULL, CLK_NULL),
	/*[scp_i3c] = REGBASE_V(0x1CE80000, scp_i3c, PD_NULL, CLK_NULL),*/
	[afe] = REGBASE_V(0x1a110000, afe, MT6991_CHK_PD_AUDIO, CLK_NULL),
	[mminfra_config] = REGBASE_V(0x30000000, mminfra_config, MT6991_CHK_PD_MM_INFRA0, CLK_NULL),
	[mminfra_ao_config] = REGBASE_V(0x30080000, mminfra_ao_config, MT6991_CHK_PD_MM_INFRA0, CLK_NULL),
	[mminfra1_config] = REGBASE_V(0x30a00000, mminfra1_config, PD_NULL, CLK_NULL),
	[mmpc] = REGBASE_V(0x31B50000, mmpc, PD_NULL, CLK_NULL),
	[mm] = REGBASE_V(0x32000000, mm, MT6991_CHK_PD_DIS0, CLK_NULL),
	[mm1] = REGBASE_V(0x32400000, mm1, MT6991_CHK_PD_DIS1, CLK_NULL),
	[ovl] = REGBASE_V(0x32800000, ovl, MT6991_CHK_PD_OVL0, CLK_NULL),
	[ovl1] = REGBASE_V(0x32c00000, ovl1, MT6991_CHK_PD_OVL1, CLK_NULL),
	[img] = REGBASE_V(0x34000000, img, MT6991_CHK_PD_ISP_MAIN, CLK_NULL),
	[dip_top_dip1] = REGBASE_V(0x34110000, dip_top_dip1, MT6991_CHK_PD_ISP_DIP, CLK_NULL),
	[dip_nr1_dip1] = REGBASE_V(0x34130000, dip_nr1_dip1, MT6991_CHK_PD_ISP_DIP, CLK_NULL),
	[dip_nr2_dip1] = REGBASE_V(0x34170000, dip_nr2_dip1, MT6991_CHK_PD_ISP_DIP, CLK_NULL),
	[wpe1_dip1] = REGBASE_V(0x34220000, wpe1_dip1, MT6991_CHK_PD_ISP_WPE_EIS, CLK_NULL),
	[wpe2_dip1] = REGBASE_V(0x34520000, wpe2_dip1, MT6991_CHK_PD_ISP_WPE_TNR, CLK_NULL),
	[wpe3_dip1] = REGBASE_V(0x34620000, wpe3_dip1, MT6991_CHK_PD_ISP_WPE_LITE, CLK_NULL),
	[traw_dip1] = REGBASE_V(0x34710000, traw_dip1, MT6991_CHK_PD_ISP_TRAW, CLK_NULL),
	[traw_cap_dip1] = REGBASE_V(0x34740000, traw_cap_dip1, MT6991_CHK_PD_ISP_TRAW, CLK_NULL),
	[img_v] = REGBASE_V(0x34780000, img_v, MT6991_CHK_PD_ISP_MAIN, CLK_NULL),
	[vde1] = REGBASE_V(0x3600f000, vde1, MT6991_CHK_PD_VDE0, CLK_NULL),
	[vde2] = REGBASE_V(0x3602f000, vde2, MT6991_CHK_PD_VDE1, CLK_NULL),
	[ven1] = REGBASE_V(0x38000000, ven1, MT6991_CHK_PD_VEN0, CLK_NULL),
	[ven2] = REGBASE_V(0x38800000, ven2, MT6991_CHK_PD_VEN1, CLK_NULL),
	[ven_c2] = REGBASE_V(0x38c00000, ven_c2, MT6991_CHK_PD_VEN2, CLK_NULL),
	[cam_m] = REGBASE_V(0x3a000000, cam_m, MT6991_CHK_PD_CAM_MAIN, CLK_NULL),
	[cam_mr] = REGBASE_V(0x3a740000, cam_mr, MT6991_CHK_PD_CAM_MRAW, CLK_NULL),
	[camsys_ipe] = REGBASE_V(0x3a7a0000, camsys_ipe, MT6991_CHK_PD_CAM_MRAW, CLK_NULL),
	[cam_ra] = REGBASE_V(0x3a8c0000, cam_ra, MT6991_CHK_PD_CAM_RAWA, CLK_NULL),
	[camsys_rmsa] = REGBASE_V(0x3a8d0000, camsys_rmsa, MT6991_CHK_PD_CAM_RMSA, CLK_NULL),
	[cam_ya] = REGBASE_V(0x3a8e0000, cam_ya, MT6991_CHK_PD_CAM_RAWA, CLK_NULL),
	[cam_rb] = REGBASE_V(0x3a9c0000, cam_rb, MT6991_CHK_PD_CAM_RAWB, CLK_NULL),
	[camsys_rmsb] = REGBASE_V(0x3a9d0000, camsys_rmsb, MT6991_CHK_PD_CAM_RMSB, CLK_NULL),
	[cam_yb] = REGBASE_V(0x3a9e0000, cam_yb, MT6991_CHK_PD_CAM_RAWB, CLK_NULL),
	[cam_rc] = REGBASE_V(0x3aac0000, cam_rc, MT6991_CHK_PD_CAM_RAWC, CLK_NULL),
	[camsys_rmsc] = REGBASE_V(0x3aad0000, camsys_rmsc, MT6991_CHK_PD_CAM_RMSC, CLK_NULL),
	[cam_yc] = REGBASE_V(0x3aae0000, cam_yc, MT6991_CHK_PD_CAM_RAWC, CLK_NULL),
	[ccu] = REGBASE_V(0x3c800000, ccu, MT6991_CHK_PD_CAM_CCU, CLK_NULL),
	[cam_v] = REGBASE_V(0x3c805000, cam_v, MT6991_CHK_PD_CAM_MAIN, CLK_NULL),
	[mdp] = REGBASE_V(0x3e000000, mdp, MT6991_CHK_PD_MML0, CLK_NULL),
	[mdp1] = REGBASE_V(0x3e400000, mdp1, MT6991_CHK_PD_MML1, CLK_NULL),
	[mm_v] = REGBASE_V(0x3e800000, mm_v, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[mfg_ao] = REGBASE_V(0x4b810000, mfg_ao, PD_NULL, CLK_NULL),
	[mfgsc0_ao] = REGBASE_V(0x4b810400, mfgsc0_ao, PD_NULL, CLK_NULL),
	[mfgsc1_ao] = REGBASE_V(0x4b810800, mfgsc1_ao, PD_NULL, CLK_NULL),
	[cci] = REGBASE_V(0xc030000, cci, PD_NULL, CLK_NULL),
	[cpu_ll] = REGBASE_V(0xc030400, cpu_ll, PD_NULL, CLK_NULL),
	[cpu_bl] = REGBASE_V(0xc030800, cpu_bl, PD_NULL, CLK_NULL),
	[cpu_b] = REGBASE_V(0xc030c00, cpu_b, PD_NULL, CLK_NULL),
	[ptp] = REGBASE_V(0xc034000, ptp, PD_NULL, CLK_NULL),
	[hwv] = REGBASE_V(0x14500000, hwv, PD_NULL, CLK_NULL),
	[mm_hwv] = REGBASE_V(0x31B00000, mm_hwv, PD_NULL, CLK_NULL),
	[mm_vcore_pm] = REGBASE_V(0x31AC0000, mm_vcore_pm, PD_NULL, CLK_NULL),
	[isp_main_pm] = REGBASE_V(0x34783000, isp_main_pm, MT6991_CHK_PD_ISP_VCORE, CLK_NULL),
	[isp_dip_pm] = REGBASE_V(0x34784000, isp_dip_pm, MT6991_CHK_PD_ISP_VCORE, CLK_NULL),
	[isp_traw_pm] = REGBASE_V(0x34785000, isp_traw_pm, MT6991_CHK_PD_ISP_VCORE, CLK_NULL),
	[isp_wpe_eis_pm] = REGBASE_V(0x34786000, isp_wpe_eis_pm, MT6991_CHK_PD_ISP_VCORE, CLK_NULL),
	[isp_wpe_tnr_pm] = REGBASE_V(0x34787000, isp_wpe_tnr_pm, MT6991_CHK_PD_ISP_VCORE, CLK_NULL),
	[isp_wpe_lite_pm] = REGBASE_V(0x34788000, isp_wpe_lite_pm, MT6991_CHK_PD_ISP_VCORE, CLK_NULL),
	[disp0_pm] = REGBASE_V(0x3E8F1000, disp0_pm, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[disp1_pm] = REGBASE_V(0x3E8F2000, disp1_pm, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[ovl0_pm] = REGBASE_V(0x3E8F3000, ovl0_pm, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[ovl1_pm] = REGBASE_V(0x3E8F4000, ovl1_pm, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[mml1_pm] = REGBASE_V(0x3E8F5000, mml1_pm, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[mml0_pm] = REGBASE_V(0x3E8F6000, mml0_pm, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[edptx_pm] = REGBASE_V(0x3E8F7000, edptx_pm, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[dptx_pm] = REGBASE_V(0x3E8F8000, dptx_pm, MT6991_CHK_PD_DISP_VCORE, CLK_NULL),
	[vdec0_pm] = REGBASE_V(0x36099000, vdec0_pm, MT6991_CHK_PD_VDE_VCORE0, CLK_NULL),
	[vdec1_pm] = REGBASE_V(0x3609A000, vdec1_pm, MT6991_CHK_PD_VDE_VCORE0, CLK_NULL),
	[venc1_pm] = REGBASE_V(0x38131000, venc1_pm, MT6991_CHK_PD_VEN0, CLK_NULL),
	[venc2_pm] = REGBASE_V(0x38132000, venc2_pm, MT6991_CHK_PD_VEN0, CLK_NULL),
	[cam_rawa_pm] = REGBASE_V(0x3C813000, cam_rawa_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[cam_rawb_pm] = REGBASE_V(0x3C814000, cam_rawb_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[cam_rawc_pm] = REGBASE_V(0x3C815000, cam_rawc_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[cam_rmsa_pm] = REGBASE_V(0x3C816000, cam_rmsa_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[cam_rmsb_pm] = REGBASE_V(0x3C817000, cam_rmsb_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[cam_rmsc_pm] = REGBASE_V(0x3C818000, cam_rmsc_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[cam_mraw_pm] = REGBASE_V(0x3C812000, cam_mraw_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[cam_main_pm] = REGBASE_V(0x3C811000, cam_main_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[cam_ccu_pm] = REGBASE_V(0x3C810000, cam_ccu_pm, MT6991_CHK_PD_CAM_VCORE, CLK_NULL),
	[mminfra_hwvote] = REGBASE_V(0x31A80000, mminfra_hwvote, MT6991_CHK_PD_MM_PROC, CLK_NULL),
	[irq_step_debug] = REGBASE_V(0x31B03000, irq_step_debug, MT6991_CHK_PD_MM_PROC, CLK_NULL),
	{},
};

#define REGNAME(_base, _ofs, _name)	\
	{ .base = &rb[_base], .id = _base, .ofs = _ofs, .name = #_name }

static struct regname rn[] = {
	/* CKSYS register */
	REGNAME(ck, 0x0010, CLK_CFG_0),
	REGNAME(ck, 0x0020, CLK_CFG_1),
	REGNAME(ck, 0x0030, CLK_CFG_2),
	REGNAME(ck, 0x0040, CLK_CFG_3),
	REGNAME(ck, 0x0050, CLK_CFG_4),
	REGNAME(ck, 0x0060, CLK_CFG_5),
	REGNAME(ck, 0x0070, CLK_CFG_6),
	REGNAME(ck, 0x0080, CLK_CFG_7),
	REGNAME(ck, 0x0090, CLK_CFG_8),
	REGNAME(ck, 0x00A0, CLK_CFG_9),
	REGNAME(ck, 0x00B0, CLK_CFG_10),
	REGNAME(ck, 0x00C0, CLK_CFG_11),
	REGNAME(ck, 0x00D0, CLK_CFG_12),
	REGNAME(ck, 0x00E0, CLK_CFG_13),
	REGNAME(ck, 0x00F0, CLK_CFG_14),
	REGNAME(ck, 0x0100, CLK_CFG_15),
	REGNAME(ck, 0x0110, CLK_CFG_16),
	REGNAME(ck, 0x0120, CLK_CFG_17),
	REGNAME(ck, 0x0130, CLK_CFG_18),
	REGNAME(ck, 0x0140, CLK_CFG_19),
	REGNAME(ck, 0x0150, CLK_CFG_20),
	REGNAME(ck, 0x0160, CLK_CFG_21),
	REGNAME(ck, 0x0170, CLK_CFG_22),
	REGNAME(ck, 0x01C8, CKSTA_REG),
	REGNAME(ck, 0x01CC, CKSTA_REG1),
	REGNAME(ck, 0x01D0, CKSTA_REG2),
	REGNAME(ck, 0x020C, CLK_AUDDIV_0),
	REGNAME(ck, 0x0214, CLK_AUDDIV_2),
	REGNAME(ck, 0x0220, CLK_AUDDIV_3),
	REGNAME(ck, 0x0224, CLK_AUDDIV_4),
	REGNAME(ck, 0x0228, CLK_AUDDIV_5),
	REGNAME(ck, 0x0270, CLK_FENC_STATUS_MON_0),
	REGNAME(ck, 0x0274, CLK_FENC_STATUS_MON_1),
	REGNAME(ck, 0x0278, CLK_FENC_STATUS_MON_2),
	REGNAME(ck, 0x027C, CLK_EN_MAINPLL_MON_0),
	REGNAME(ck, 0x0290, CLK_EN_MAINPLL_MON_1),
	REGNAME(ck, 0x0294, CLK_EN_MAINPLL_MON_2),
	REGNAME(ck, 0x0298, CLK_EN_UNIVPLL_MON_0),
	REGNAME(ck, 0x029C, CLK_EN_UNIVPLL_MON_1),
	REGNAME(ck, 0x02A0, CLK_EN_MSDCPLL_MON_0),
	REGNAME(ck, 0x02A4, CLK_EN_ADSPPLL_MON_0),
	REGNAME(ck, 0x02A8, CLK_EN_EMIPLL1_MON_0),
	REGNAME(ck, 0x02B0, CLK_EN_APLL1_MON_0),
	REGNAME(ck, 0x02B4, CLK_EN_APLL2_MON_0),
	REGNAME(ck, 0x02C0, CLK_EN_TVDPLL_MON_0),
	REGNAME(ck, 0x0300, CLK_OCII_HWCCF_CK_EN_MON_0),
	REGNAME(ck, 0x0304, CLK_OCII_HWCCF_CK_EN_MON_1),
	REGNAME(ck, 0x0308, CLK_OCII_HWCCF_CK_EN_MON_2),
	REGNAME(ck, 0x0324, CLK_CHG_GATED_CKMUX_MON_0),
	REGNAME(ck, 0x0328, CLK_CHG_GATED_CKMUX_MON_1),
	REGNAME(ck, 0x032C, CLK_CHG_GATED_CKMUX_MON_2),
	/* APMIXEDSYS register */
	REGNAME(apmixed, 0x0250, MAINPLL_CON0),
	REGNAME(apmixed, 0x0254, MAINPLL_CON1),
	REGNAME(apmixed, 0x0264, UNIVPLL_CON0),
	REGNAME(apmixed, 0x0268, UNIVPLL_CON1),
	REGNAME(apmixed, 0x0278, MSDCPLL_CON0),
	REGNAME(apmixed, 0x027C, MSDCPLL_CON1),
	REGNAME(apmixed, 0x028C, ADSPPLL_CON0),
	REGNAME(apmixed, 0x0290, ADSPPLL_CON1),
	REGNAME(apmixed, 0x02A0, EMIPLL_CON0),
	REGNAME(apmixed, 0x02A4, EMIPLL_CON1),
	REGNAME(apmixed, 0x02B4, EMIPLL2_CON0),
	REGNAME(apmixed, 0x02B8, EMIPLL2_CON1),
	REGNAME(apmixed, 0x0080, PLLEN_ALL),
	REGNAME(apmixed, 0x008C, PLL_DIV_RSTB_ALL),
	/* CKSYS_GP2 register */
	REGNAME(ck2, 0x0010, CKSYS2_CLK_CFG_0),
	REGNAME(ck2, 0x0020, CKSYS2_CLK_CFG_1),
	REGNAME(ck2, 0x0030, CKSYS2_CLK_CFG_2),
	REGNAME(ck2, 0x0040, CKSYS2_CLK_CFG_3),
	REGNAME(ck2, 0x0050, CKSYS2_CLK_CFG_4),
	REGNAME(ck2, 0x0060, CKSYS2_CLK_CFG_5),
	REGNAME(ck2, 0x0070, CKSYS2_CLK_CFG_6),
	REGNAME(ck2, 0x00F8, CKSYS2_CKSTA_REG),
	REGNAME(ck2, 0x00FC, CKSYS2_CKSTA_REG1),
	REGNAME(ck2, 0x0100, CKSYS2_CKSTA_REG2),
	REGNAME(ck2, 0x0174, CKSYS2_CLK_FENC_STATUS_MON_0),
	REGNAME(ck2, 0x0200, CKSYS2_CLK_EN_MAINPLL_MON_0),
	REGNAME(ck2, 0x0204, CKSYS2_CLK_EN_MAINPLL2_MON_0),
	REGNAME(ck2, 0x0208, CKSYS2_CLK_EN_UNIVPLL2_MON_0),
	REGNAME(ck2, 0x020C, CKSYS2_CLK_EN_MMPLL2_MON_0),
	REGNAME(ck2, 0x0210, CKSYS2_CLK_EN_IMGPLL_MON_0),
	REGNAME(ck2, 0x0214, CKSYS2_CLK_EN_TVDPLL1_MON_0),
	REGNAME(ck2, 0x0220, CKSYS2_CLK_EN_APLL1_MON_0),
	REGNAME(ck2, 0x0224, CKSYS2_CLK_EN_APLL2_MON_0),
	REGNAME(ck2, 0x0300, CKSYS2_CLK_OCIC_HWCCF_CK_EN_MON_0),
	REGNAME(ck2, 0x0324, CKSYS2_CLK_CHG_GATED_CKMUX_MON_0),
	/* APMIXEDSYS_GP2 register */
	REGNAME(apmixed2, 0x0250, MAINPLL2_CON0),
	REGNAME(apmixed2, 0x0254, MAINPLL2_CON1),
	REGNAME(apmixed2, 0x0264, UNIVPLL2_CON0),
	REGNAME(apmixed2, 0x0268, UNIVPLL2_CON1),
	REGNAME(apmixed2, 0x0278, MMPLL2_CON0),
	REGNAME(apmixed2, 0x027C, MMPLL2_CON1),
	REGNAME(apmixed2, 0x028C, IMGPLL_CON0),
	REGNAME(apmixed2, 0x0290, IMGPLL_CON1),
	REGNAME(apmixed2, 0x02A0, TVDPLL1_CON0),
	REGNAME(apmixed2, 0x02A4, TVDPLL1_CON1),
	REGNAME(apmixed2, 0x02B4, TVDPLL2_CON0),
	REGNAME(apmixed2, 0x02B8, TVDPLL2_CON1),
	REGNAME(apmixed2, 0x02C8, TVDPLL3_CON0),
	REGNAME(apmixed2, 0x02CC, TVDPLL3_CON1),
	REGNAME(apmixed2, 0x0080, GP2_PLLEN_ALL),
	REGNAME(apmixed2, 0x008C, GP2_PLL_DIV_RSTB_ALL),
	/* APIFRBUS_AO_IO_REG_BUS register */
	REGNAME(apifrbus_ao_io_reg_bus, 0x0, SLEEP_PROTECT_EN_0),
	REGNAME(apifrbus_ao_io_reg_bus, 0xC, SLEEP_PROTECT_RDY_STA_0),
	REGNAME(apifrbus_ao_io_reg_bus, 0x20, SLEEP_PROTECT_EN_1),
	REGNAME(apifrbus_ao_io_reg_bus, 0x2C, SLEEP_PROTECT_RDY_STA_1),
	/* IMP_IIC_WRAP_E register */
	REGNAME(impe, 0xE00, AP_CLOCK_CG),
	/* IMP_IIC_WRAP_W register */
	REGNAME(impw, 0xE00, AP_CLOCK_CG),
	/* IMP_IIC_WRAP_N register */
	REGNAME(impn, 0xE00, AP_CLOCK_CG),
	/* APIFRBUS_AO_MEM_REG register */
	REGNAME(ifr_mem, 0xD00, MODULE_CG_0),
	/* IMP_IIC_WRAP_C register */
	REGNAME(impc, 0xE00, AP_CLOCK_CG),
	/* PERICFG_AO register */
	REGNAME(perao, 0x10, PERI_CG_0),
	REGNAME(perao, 0x14, PERI_CG_1),
	REGNAME(perao, 0x18, PERI_CG_2),
	/* SSUSB_DEVICE_P1 register */
	REGNAME(usb_d_p1, 0xC84, MISC_CTRL),
	/* SSUSB_DEVICE_P2 register */
	REGNAME(ssusb_device_p2, 0xC84, MISC_CTRL),
	/* UFSCFG_AO register */
	REGNAME(ufsao, 0x4, UFS_AO_CG_0),
	REGNAME(ufsao, 0x104, UFS_PDN_CG_0),
	/* PEXTP0CFG_AO register */
	REGNAME(pext, 0x14, PEXTP_CG_0),
	/* PEXTP1CFG_AO register */
	REGNAME(pext1, 0x14, PEXTP_CG_0),
	/* SSR_TOP register */
	REGNAME(ssr_top, 0x0, SSR_TOP_CLK_CFG),
	REGNAME(ssr_top, 0x4, SSR_TOP_CLK_CFG_1),
	REGNAME(ssr_top, 0x8, SSR_TOP_CLK_CFG_2),
	/* SPM register */
	REGNAME(spm, 0xE00, MD1_PWR_CON),
	REGNAME(spm, 0xF14, PWR_STATUS),
	REGNAME(spm, 0xF18, PWR_STATUS_2ND),
	REGNAME(spm, 0xEFC, MD_BUCK_ISO_CON),
	REGNAME(spm, 0xE04, CONN_PWR_CON),
	REGNAME(spm, 0xE18, SSUSB_DP_PHY_P0_PWR_CON),
	REGNAME(spm, 0xE1C, SSUSB_P0_PWR_CON),
	REGNAME(spm, 0xE20, SSUSB_P1_PWR_CON),
	REGNAME(spm, 0xE24, SSUSB_P23_PWR_CON),
	REGNAME(spm, 0xE28, SSUSB_PHY_P2_PWR_CON),
	REGNAME(spm, 0xE2C, UFS0_PWR_CON),
	REGNAME(spm, 0xE30, UFS0_PHY_PWR_CON),
	REGNAME(spm, 0xE34, PEXTP_MAC0_PWR_CON),
	REGNAME(spm, 0xE38, PEXTP_MAC1_PWR_CON),
	REGNAME(spm, 0xE3C, PEXTP_MAC2_PWR_CON),
	REGNAME(spm, 0xE40, PEXTP_PHY0_PWR_CON),
	REGNAME(spm, 0xE44, PEXTP_PHY1_PWR_CON),
	REGNAME(spm, 0xE48, PEXTP_PHY2_PWR_CON),
	REGNAME(spm, 0xE4C, AUDIO_PWR_CON),
	REGNAME(spm, 0xE54, ADSP_TOP_PWR_CON),
	REGNAME(spm, 0xE58, ADSP_INFRA_PWR_CON),
	REGNAME(spm, 0xE5C, ADSP_AO_PWR_CON),
	REGNAME(spm, 0xE60, MM_PROC_PWR_CON),
	REGNAME(spm, 0xE84, SSRSYS_PWR_CON),
	REGNAME(spm, 0xE88, SPU_ISE_PWR_CON),
	REGNAME(spm, 0xE8C, SPU_HWROT_PWR_CON),
	REGNAME(spm, 0xD8, BUS_PROTECT_EN),
	REGNAME(spm, 0x208, BUS_PROTECT_RDY_STA),
	REGNAME(spm, 0xE4, BUS_MSB_PROTECT_EN),
	REGNAME(spm, 0x20C, BUS_MSB_PROTECT_RDY_STA),
	/* VLP_CKSYS register */
	REGNAME(vlp_ck, 0x02a4, VLP_APLL1_TUNER_CON0),
	REGNAME(vlp_ck, 0x0264, VLP_AP_PLL_CON3),
	REGNAME(vlp_ck, 0x02a8, VLP_APLL2_TUNER_CON0),
	REGNAME(vlp_ck, 0x0264, VLP_AP_PLL_CON3),
	REGNAME(vlp_ck, 0x0010, VLP_CLK_CFG_0),
	REGNAME(vlp_ck, 0x0020, VLP_CLK_CFG_1),
	REGNAME(vlp_ck, 0x0030, VLP_CLK_CFG_2),
	REGNAME(vlp_ck, 0x0040, VLP_CLK_CFG_3),
	REGNAME(vlp_ck, 0x0050, VLP_CLK_CFG_4),
	REGNAME(vlp_ck, 0x0060, VLP_CLK_CFG_5),
	REGNAME(vlp_ck, 0x0070, VLP_CLK_CFG_6),
	REGNAME(vlp_ck, 0x0080, VLP_CLK_CFG_7),
	REGNAME(vlp_ck, 0x0090, VLP_CLK_CFG_8),
	REGNAME(vlp_ck, 0x00A0, VLP_CLK_CFG_9),
	REGNAME(vlp_ck, 0x00B0, VLP_CLK_CFG_10),
	REGNAME(vlp_ck, 0x00C0, VLP_CLK_CFG_11),
	REGNAME(vlp_ck, 0x0250, VLP_CKSTA_REG0),
	REGNAME(vlp_ck, 0x0254, VLP_CKSTA_REG1),
	REGNAME(vlp_ck, 0x0318, VLP_CLK_PROT_HWCCF_CK_EN_REG_0),
	REGNAME(vlp_ck, 0x031C, VLP_CLK_PROT_HWCCF_CK_EN_REG_1),
	REGNAME(vlp_ck, 0x0338, VLP_CLK_EN_MAINPLL_MON_0),
	REGNAME(vlp_ck, 0x0344, VLP_CLK_EN_UNIVPLL_MON_0),
	REGNAME(vlp_ck, 0x034C, VLP_CLK_EN_APLL1_MON_0),
	REGNAME(vlp_ck, 0x0350, VLP_CLK_EN_APLL2_MON_0),
	REGNAME(vlp_ck, 0x0354, VLP_CLK_EN_TVDPLL1_MON_0),
	REGNAME(vlp_ck, 0x039C, VLP_OCIC_FENC_STATUS_MON_0),
	REGNAME(vlp_ck, 0x03A0, VLP_OCIC_FENC_STATUS_MON_1),
	REGNAME(vlp_ck, 0x03BC, VLP_CHG_GATED_CKMUX_MON_0),
	REGNAME(vlp_ck, 0x03C0, VLP_CHG_GATED_CKMUX_MON_1),
	REGNAME(vlp_ck, 0x0274, VLP_APLL1_CON0),
	REGNAME(vlp_ck, 0x0278, VLP_APLL1_CON1),
	REGNAME(vlp_ck, 0x02A4, VLP_APLL1_TUNER_CON0),
	REGNAME(vlp_ck, 0x028C, VLP_APLL2_CON0),
	REGNAME(vlp_ck, 0x0290, VLP_APLL2_CON1),
	REGNAME(vlp_ck, 0x02A8, VLP_APLL2_TUNER_CON0),
	REGNAME(vlp_ck, 0x02AC, VLP_PLLEN_APLL),
	/* SCP_I3C register */
	REGNAME(scp_i3c, 0xE10, CCU_CLOCK_CG),
	/* AFE register */
	REGNAME(afe, 0x0, AUDIO_TOP_0),
	REGNAME(afe, 0x4, AUDIO_TOP_1),
	REGNAME(afe, 0x8, AUDIO_TOP_2),
	REGNAME(afe, 0xC, AUDIO_TOP_3),
	REGNAME(afe, 0x10, AUDIO_TOP_4),
	/* MMINFRA_CONFIG register */
	REGNAME(mminfra_config, 0x100, MMINFRA_CG_0),
	/* MMINFRA_AO_CONFIG register */
	REGNAME(mminfra_ao_config, 0x100, MMINFRA_AO_CG_0),
	/* MMINFRA1_CONFIG register */
	REGNAME(mminfra1_config, 0x100, MMINFRA1_CG_0),
	/* MMPC register */
	REGNAME(mmpc, 0x000, ISP_TRAW_PWR_CON),
	REGNAME(mmpc, 0x004, ISP_DIP_PWR_CON),
	REGNAME(mmpc, 0x008, ISP_MAIN_PWR_CON),
	REGNAME(mmpc, 0x00C, ISP_VCORE_PWR_CON),
	REGNAME(mmpc, 0x010, ISP_WPE_EIS_PWR_CON),
	REGNAME(mmpc, 0x014, ISP_WPE_TNR_PWR_CON),
	REGNAME(mmpc, 0x018, ISP_WPE_LITE_PWR_CON),
	REGNAME(mmpc, 0x01C, VDE0_PWR_CON),
	REGNAME(mmpc, 0x020, VDE1_PWR_CON),
	REGNAME(mmpc, 0x024, VDE_VCORE0_PWR_CON),
	REGNAME(mmpc, 0x028, VEN0_PWR_CON),
	REGNAME(mmpc, 0x02C, VEN1_PWR_CON),
	REGNAME(mmpc, 0x030, VEN2_PWR_CON),
	REGNAME(mmpc, 0x034, CAM_MRAW_PWR_CON),
	REGNAME(mmpc, 0x038, CAM_RAWA_PWR_CON),
	REGNAME(mmpc, 0x03C, CAM_RAWB_PWR_CON),
	REGNAME(mmpc, 0x040, CAM_RAWC_PWR_CON),
	REGNAME(mmpc, 0x044, CAM_RMSA_PWR_CON),
	REGNAME(mmpc, 0x048, CAM_RMSB_PWR_CON),
	REGNAME(mmpc, 0x04C, CAM_RMSC_PWR_CON),
	REGNAME(mmpc, 0x050, CAM_MAIN_PWR_CON),
	REGNAME(mmpc, 0x054, CAM_VCORE_PWR_CON),
	REGNAME(mmpc, 0x058, CAM_CCU_PWR_CON),
	REGNAME(mmpc, 0x060, DISP_VCORE_PWR_CON),
	REGNAME(mmpc, 0x064, DIS0_PWR_CON),
	REGNAME(mmpc, 0x068, DIS1_PWR_CON),
	REGNAME(mmpc, 0x06C, OVL0_PWR_CON),
	REGNAME(mmpc, 0x070, OVL1_PWR_CON),
	REGNAME(mmpc, 0x074, DISP_EDPTX_PWR_CON),
	REGNAME(mmpc, 0x078, DISP_DPTX_PWR_CON),
	REGNAME(mmpc, 0x07C, MML0_PWR_CON),
	REGNAME(mmpc, 0x080, MML1_PWR_CON),
	REGNAME(mmpc, 0x084, MM_INFRA0_PWR_CON),
	REGNAME(mmpc, 0x088, MM_INFRA1_PWR_CON),
	REGNAME(mmpc, 0x08C, MM_INFRA_AO_PWR_CON),
	REGNAME(mmpc, 0x090, CSI_BS_RX_PWR_CON),
	REGNAME(mmpc, 0x094, CSI_LS_RX_PWR_CON),
	REGNAME(mmpc, 0x098, CAM_RAWA_SLEEP_SRAM_CON),
	REGNAME(mmpc, 0x09C, CAM_RAWB_SLEEP_SRAM_CON),
	REGNAME(mmpc, 0x0A0, CAM_RAWC_SLEEP_SRAM_CON),
	REGNAME(mmpc, 0x0BC, MTCMOS_SEL_GP0),
	REGNAME(mmpc, 0x0C0, MM_BUCK_ISO_CON),
	REGNAME(mmpc, 0x0CC, MMPC_DPSW_VMM_ISO_CON),
	REGNAME(mmpc, 0x0D0, VCORE_RTFF_CTRL_MASK),
	REGNAME(mmpc, 0x0E0, CAM_CCU_SLEEP_SRAM_CON),
	REGNAME(mmpc, 0x0E4, CSI_RX_SPECIAL_CON),
	REGNAME(mmpc, 0x0E8, DISP_AO_PWR_CON),
	REGNAME(mmpc, 0x0EC, MM_HRE_SRAM_CON),
	REGNAME(mmpc, 0x0F0, DSI_PHY0_PWR_CON),
	REGNAME(mmpc, 0x0F4, DSI_PHY1_PWR_CON),
	REGNAME(mmpc, 0x0F8, DSI_PHY2_PWR_CON),
	REGNAME(mmpc, 0x170, MMPC_BUS_PROTECT_EN_0),
	REGNAME(mmpc, 0x1B0, MMPC_BUS_PROTECT_RDY_STA_0),
	REGNAME(mmpc, 0x180, MMPC_BUS_PROTECT_EN_1),
	REGNAME(mmpc, 0x1B4, MMPC_BUS_PROTECT_RDY_STA_1),
	REGNAME(mmpc, 0x1B8, PM_BOOT_UP_PWR_CON),
	/* DISPSYS_CONFIG register */
	REGNAME(mm, 0x100, MMSYS_CG_0),
	REGNAME(mm, 0x110, MMSYS_CG_1),
	/* DISPSYS1_CONFIG register */
	REGNAME(mm1, 0x100, MMSYS1_CG_0),
	REGNAME(mm1, 0x110, MMSYS1_CG_1),
	/* OVLSYS_CONFIG register */
	REGNAME(ovl, 0x100, OVLSYS_CG_0),
	REGNAME(ovl, 0x110, OVLSYS_CG_1),
	/* OVLSYS1_CONFIG register */
	REGNAME(ovl1, 0x100, OVLSYS_CG_0),
	REGNAME(ovl1, 0x110, OVLSYS_CG_1),
	/* IMGSYS_MAIN register */
	REGNAME(img, 0x50, IMG_IPE_CG),
	REGNAME(img, 0x0, IMG_MAIN_CG),
	/* DIP_TOP_DIP1 register */
	REGNAME(dip_top_dip1, 0x0, MACRO_CG),
	/* DIP_NR1_DIP1 register */
	REGNAME(dip_nr1_dip1, 0x0, MACRO_CG),
	/* DIP_NR2_DIP1 register */
	REGNAME(dip_nr2_dip1, 0x0, MACRO_CG),
	/* WPE1_DIP1 register */
	REGNAME(wpe1_dip1, 0x0, MACRO_CG),
	/* WPE2_DIP1 register */
	REGNAME(wpe2_dip1, 0x0, MACRO_CG),
	/* WPE3_DIP1 register */
	REGNAME(wpe3_dip1, 0x0, MACRO_CG),
	/* TRAW_DIP1 register */
	REGNAME(traw_dip1, 0x0, MACRO_CG),
	/* TRAW_CAP_DIP1 register */
	REGNAME(traw_cap_dip1, 0x0, MACRO_CG),
	/* IMG_VCORE_D1A register */
	REGNAME(img_v, 0x0, IMG_VCORE_CG_0),
	/* VDEC_SOC_GCON_BASE register */
	REGNAME(vde1, 0x8, LARB_CKEN_CON),
	REGNAME(vde1, 0x200, LAT_CKEN),
	REGNAME(vde1, 0x0, VDEC_CKEN),
	REGNAME(vde1, 0x1EC, VDEC_SOC_APTV_CFG0),
	REGNAME(vde1, 0x1E0, VDEC_SOC_IPS_CFG0),
	/* VDEC_GCON_BASE register */
	REGNAME(vde2, 0x8, LARB_CKEN_CON),
	REGNAME(vde2, 0x200, LAT_CKEN),
	REGNAME(vde2, 0x0, VDEC_CKEN),
	/* VENC_GCON register */
	REGNAME(ven1, 0x0, VENCSYS_CG),
	REGNAME(ven1, 0x10, VENCSYS_RESOURCE_FLAT),
	REGNAME(ven1, 0x158, VENC_PPC_RDY),
	/* VENC_GCON_CORE1 register */
	REGNAME(ven2, 0x0, VENCSYS_CG),
	REGNAME(ven2, 0x10, VENCSYS_RESOURCE_FLAT),
	/* VENC_GCON_CORE2 register */
	REGNAME(ven_c2, 0x0, VENCSYS_CG),
	REGNAME(ven_c2, 0x10, VENCSYS_RESOURCE_FLAT),
	/* CAM_MAIN_R1A register */
	REGNAME(cam_m, 0x0, CAM_MAIN_CG_0),
	REGNAME(cam_m, 0x4C, CAM_MAIN_CG_1),
	REGNAME(cam_m, 0xC0, CAM_MAIN_FUNCTION_DIS),
	/* CAMSYS_MRAW register */
	REGNAME(cam_mr, 0x0, CAMSYS_CG),
	/* CAMSYS_IPE register */
	REGNAME(camsys_ipe, 0x0, CAMSYS_IPE_CG),
	/* CAMSYS_RAWA register */
	REGNAME(cam_ra, 0x0, CAMSYS_CG),
	/* CAMSYS_RMSA register */
	REGNAME(camsys_rmsa, 0x0, CAMSYS_CG),
	/* CAMSYS_YUVA register */
	REGNAME(cam_ya, 0x0, CAMSYS_CG),
	/* CAMSYS_RAWB register */
	REGNAME(cam_rb, 0x0, CAMSYS_CG),
	/* CAMSYS_RMSB register */
	REGNAME(camsys_rmsb, 0x0, CAMSYS_CG),
	/* CAMSYS_YUVB register */
	REGNAME(cam_yb, 0x0, CAMSYS_CG),
	/* CAMSYS_RAWC register */
	REGNAME(cam_rc, 0x0, CAMSYS_CG),
	/* CAMSYS_RMSC register */
	REGNAME(camsys_rmsc, 0x0, CAMSYS_CG),
	/* CAMSYS_YUVC register */
	REGNAME(cam_yc, 0x0, CAMSYS_CG),
	/* CCU_MAIN register */
	REGNAME(ccu, 0x0, CCUSYS_CG),
	/* CAM_VCORE_R1A register */
	REGNAME(cam_v, 0xA0, CAM_VCORE_CG_0),
	REGNAME(cam_v, 0x2C, CAM_VCORE_SUBCOMM_DCM_DIS),
	/* MDPSYS_CONFIG register */
	REGNAME(mdp, 0x100, MDPSYS_CG_0),
	REGNAME(mdp, 0x110, MDPSYS_CG_1),
	REGNAME(mdp, 0x120, MDPSYS_CG_2),
	/* MDPSYS1_CONFIG register */
	REGNAME(mdp1, 0x100, MDPSYS_CG_0),
	REGNAME(mdp1, 0x110, MDPSYS_CG_1),
	REGNAME(mdp1, 0x120, MDPSYS_CG_2),
	/* DISP_VDISP_AO_CONFIG register */
	REGNAME(mm_v, 0x100, VDISP_AO_CG_0),
	/* MFGPLL_PLL_CTRL register */
	REGNAME(mfg_ao, 0x8, MFGPLL_CON0),
	REGNAME(mfg_ao, 0xc, MFGPLL_CON1),
	REGNAME(mfg_ao, 0x10, MFGPLL_CON2),
	REGNAME(mfg_ao, 0x14, MFGPLL_CON3),
	/* MFGPLL_SC0_PLL_CTRL register */
	REGNAME(mfgsc0_ao, 0x8, MFGPLL_SC0_CON0),
	REGNAME(mfgsc0_ao, 0xc, MFGPLL_SC0_CON1),
	REGNAME(mfgsc0_ao, 0x10, MFGPLL_SC0_CON2),
	REGNAME(mfgsc0_ao, 0x14, MFGPLL_SC0_CON3),
	/* MFGPLL_SC1_PLL_CTRL register */
	REGNAME(mfgsc1_ao, 0x8, MFGPLL_SC1_CON0),
	REGNAME(mfgsc1_ao, 0xc, MFGPLL_SC1_CON1),
	REGNAME(mfgsc1_ao, 0x10, MFGPLL_SC1_CON2),
	REGNAME(mfgsc1_ao, 0x14, MFGPLL_SC1_CON3),
	/* CCIPLL_PLL_CTRL register */
	REGNAME(cci, 0x8, CCIPLL_CON0),
	REGNAME(cci, 0xc, CCIPLL_CON1),
	REGNAME(cci, 0x10, CCIPLL_CON2),
	REGNAME(cci, 0x14, CCIPLL_CON3),
	/* ARMPLL_LL_PLL_CTRL register */
	REGNAME(cpu_ll, 0x8, ARMPLL_LL_CON0),
	REGNAME(cpu_ll, 0xc, ARMPLL_LL_CON1),
	REGNAME(cpu_ll, 0x10, ARMPLL_LL_CON2),
	REGNAME(cpu_ll, 0x14, ARMPLL_LL_CON3),
	/* ARMPLL_BL_PLL_CTRL register */
	REGNAME(cpu_bl, 0x8, ARMPLL_BL_CON0),
	REGNAME(cpu_bl, 0xc, ARMPLL_BL_CON1),
	REGNAME(cpu_bl, 0x10, ARMPLL_BL_CON2),
	REGNAME(cpu_bl, 0x14, ARMPLL_BL_CON3),
	/* ARMPLL_B_PLL_CTRL register */
	REGNAME(cpu_b, 0x8, ARMPLL_B_CON0),
	REGNAME(cpu_b, 0xc, ARMPLL_B_CON1),
	REGNAME(cpu_b, 0x10, ARMPLL_B_CON2),
	REGNAME(cpu_b, 0x14, ARMPLL_B_CON3),
	/* PTPPLL_PLL_CTRL register */
	REGNAME(ptp, 0x8, PTPPLL_CON0),
	REGNAME(ptp, 0xc, PTPPLL_CON1),
	REGNAME(ptp, 0x10, PTPPLL_CON2),
	REGNAME(ptp, 0x14, PTPPLL_CON3),
	/* HWV register */
	/* CG Transaction */
	REGNAME(hwv, 0x3F84, HWV_IDX_POINTER),
	REGNAME(hwv, 0x3F04, HWV_ADDR_HISTORY_0),
	REGNAME(hwv, 0x3F08, HWV_ADDR_HISTORY_1),
	REGNAME(hwv, 0x3F0C, HWV_ADDR_HISTORY_2),
	REGNAME(hwv, 0x3F10, HWV_ADDR_HISTORY_3),
	REGNAME(hwv, 0x3F14, HWV_ADDR_HISTORY_4),
	REGNAME(hwv, 0x3F18, HWV_ADDR_HISTORY_5),
	REGNAME(hwv, 0x3F1C, HWV_ADDR_HISTORY_6),
	REGNAME(hwv, 0x3F20, HWV_ADDR_HISTORY_7),
	REGNAME(hwv, 0x3F24, HWV_ADDR_HISTORY_8),
	REGNAME(hwv, 0x3F28, HWV_ADDR_HISTORY_9),
	REGNAME(hwv, 0x3F2C, HWV_ADDR_HISTORY_10),
	REGNAME(hwv, 0x3F30, HWV_ADDR_HISTORY_11),
	REGNAME(hwv, 0x3F34, HWV_ADDR_HISTORY_12),
	REGNAME(hwv, 0x3F38, HWV_ADDR_HISTORY_13),
	REGNAME(hwv, 0x3F3C, HWV_ADDR_HISTORY_14),
	REGNAME(hwv, 0x3F40, HWV_ADDR_HISTORY_15),
	REGNAME(hwv, 0x3F44, HWV_DATA_HISTORY_0),
	REGNAME(hwv, 0x3F48, HWV_DATA_HISTORY_1),
	REGNAME(hwv, 0x3F4C, HWV_DATA_HISTORY_2),
	REGNAME(hwv, 0x3F50, HWV_DATA_HISTORY_3),
	REGNAME(hwv, 0x3F54, HWV_DATA_HISTORY_4),
	REGNAME(hwv, 0x3F58, HWV_DATA_HISTORY_5),
	REGNAME(hwv, 0x3F5C, HWV_DATA_HISTORY_6),
	REGNAME(hwv, 0x3F60, HWV_DATA_HISTORY_7),
	REGNAME(hwv, 0x3F64, HWV_DATA_HISTORY_8),
	REGNAME(hwv, 0x3F68, HWV_DATA_HISTORY_9),
	REGNAME(hwv, 0x3F6C, HWV_DATA_HISTORY_10),
	REGNAME(hwv, 0x3F70, HWV_DATA_HISTORY_11),
	REGNAME(hwv, 0x3F74, HWV_DATA_HISTORY_12),
	REGNAME(hwv, 0x3F78, HWV_DATA_HISTORY_13),
	REGNAME(hwv, 0x3F7C, HWV_DATA_HISTORY_14),
	REGNAME(hwv, 0x3F80, HWV_DATA_HISTORY_15),
	/* CG Voting History */
	REGNAME(hwv, 0x3Fb0, HWV_CG_HIS_IDX_POINTER),
	REGNAME(hwv, 0x18D8, HWV_VOTE_CG_ADDR_HISTORY_0),
	REGNAME(hwv, 0x18DC, HWV_VOTE_CG_ADDR_HISTORY_1),
	REGNAME(hwv, 0x18E0, HWV_VOTE_CG_ADDR_HISTORY_2),
	REGNAME(hwv, 0x18E4, HWV_VOTE_CG_ADDR_HISTORY_3),
	REGNAME(hwv, 0x18E8, HWV_VOTE_CG_ADDR_HISTORY_4),
	REGNAME(hwv, 0x18EC, HWV_VOTE_CG_ADDR_HISTORY_5),
	REGNAME(hwv, 0x18F0, HWV_VOTE_CG_ADDR_HISTORY_6),
	REGNAME(hwv, 0x18F4, HWV_VOTE_CG_ADDR_HISTORY_7),
	REGNAME(hwv, 0x18F8, HWV_VOTE_CG_ADDR_HISTORY_8),
	REGNAME(hwv, 0x18FC, HWV_VOTE_CG_ADDR_HISTORY_9),
	REGNAME(hwv, 0x1900, HWV_VOTE_CG_ADDR_HISTORY_10),
	REGNAME(hwv, 0x1904, HWV_VOTE_CG_ADDR_HISTORY_11),
	REGNAME(hwv, 0x1908, HWV_VOTE_CG_ADDR_HISTORY_12),
	REGNAME(hwv, 0x190C, HWV_VOTE_CG_ADDR_HISTORY_13),
	REGNAME(hwv, 0x19EC, HWV_VOTE_CG_ADDR_HISTORY_14),
	REGNAME(hwv, 0x19F0, HWV_VOTE_CG_ADDR_HISTORY_15),
	REGNAME(hwv, 0x19F4, HWV_VOTE_CG_ADDR_HISTORY_16),
	REGNAME(hwv, 0x19F8, HWV_VOTE_CG_ADDR_HISTORY_17),
	REGNAME(hwv, 0x19FC, HWV_VOTE_CG_ADDR_HISTORY_18),
	REGNAME(hwv, 0x1A00, HWV_VOTE_CG_ADDR_HISTORY_19),
	REGNAME(hwv, 0x1A04, HWV_VOTE_CG_ADDR_HISTORY_20),
	REGNAME(hwv, 0x1A08, HWV_VOTE_CG_ADDR_HISTORY_21),
	REGNAME(hwv, 0x1A0C, HWV_VOTE_CG_ADDR_HISTORY_22),
	REGNAME(hwv, 0x1A10, HWV_VOTE_CG_ADDR_HISTORY_23),
	REGNAME(hwv, 0x1A14, HWV_VOTE_CG_ADDR_HISTORY_24),
	REGNAME(hwv, 0x1A18, HWV_VOTE_CG_ADDR_HISTORY_25),
	REGNAME(hwv, 0x1A1C, HWV_VOTE_CG_ADDR_HISTORY_26),
	REGNAME(hwv, 0x1A20, HWV_VOTE_CG_ADDR_HISTORY_27),
	REGNAME(hwv, 0x2AC8, HWV_VOTE_CG_DATA_HISTORY_0),
	REGNAME(hwv, 0x2ACC, HWV_VOTE_CG_DATA_HISTORY_1),
	REGNAME(hwv, 0x2AD0, HWV_VOTE_CG_DATA_HISTORY_2),
	REGNAME(hwv, 0x2AD4, HWV_VOTE_CG_DATA_HISTORY_3),
	REGNAME(hwv, 0x2AD8, HWV_VOTE_CG_DATA_HISTORY_4),
	REGNAME(hwv, 0x2ADC, HWV_VOTE_CG_DATA_HISTORY_5),
	REGNAME(hwv, 0x2AE0, HWV_VOTE_CG_DATA_HISTORY_6),
	REGNAME(hwv, 0x2AE4, HWV_VOTE_CG_DATA_HISTORY_7),
	REGNAME(hwv, 0x2AE8, HWV_VOTE_CG_DATA_HISTORY_8),
	REGNAME(hwv, 0x2AEC, HWV_VOTE_CG_DATA_HISTORY_9),
	REGNAME(hwv, 0x2AF0, HWV_VOTE_CG_DATA_HISTORY_10),
	REGNAME(hwv, 0x2AF4, HWV_VOTE_CG_DATA_HISTORY_11),
	REGNAME(hwv, 0x2AF8, HWV_VOTE_CG_DATA_HISTORY_12),
	REGNAME(hwv, 0x2AFC, HWV_VOTE_CG_DATA_HISTORY_13),
	REGNAME(hwv, 0x2BC8, HWV_VOTE_CG_DATA_HISTORY_14),
	REGNAME(hwv, 0x2BCC, HWV_VOTE_CG_DATA_HISTORY_15),
	REGNAME(hwv, 0x2BD0, HWV_VOTE_CG_DATA_HISTORY_16),
	REGNAME(hwv, 0x2BD4, HWV_VOTE_CG_DATA_HISTORY_17),
	REGNAME(hwv, 0x2BD8, HWV_VOTE_CG_DATA_HISTORY_18),
	REGNAME(hwv, 0x2BDC, HWV_VOTE_CG_DATA_HISTORY_19),
	REGNAME(hwv, 0x2BE0, HWV_VOTE_CG_DATA_HISTORY_20),
	REGNAME(hwv, 0x2BE4, HWV_VOTE_CG_DATA_HISTORY_21),
	REGNAME(hwv, 0x2BE8, HWV_VOTE_CG_DATA_HISTORY_22),
	REGNAME(hwv, 0x2BEC, HWV_VOTE_CG_DATA_HISTORY_23),
	REGNAME(hwv, 0x2BF0, HWV_VOTE_CG_DATA_HISTORY_24),
	REGNAME(hwv, 0x2BF4, HWV_VOTE_CG_DATA_HISTORY_25),
	REGNAME(hwv, 0x2BF8, HWV_VOTE_CG_DATA_HISTORY_26),
	REGNAME(hwv, 0x2BFC, HWV_VOTE_CG_DATA_HISTORY_27),
	/* IRQ Voting History */
	REGNAME(hwv, 0x2b50, HWV_IRQ_HIS_IDX_POINTER),
	REGNAME(hwv, 0x2B54, HWV_VOTE_IRQ_ADDR_HISTORY_0),
	REGNAME(hwv, 0x2B58, HWV_VOTE_IRQ_ADDR_HISTORY_1),
	REGNAME(hwv, 0x2B5C, HWV_VOTE_IRQ_ADDR_HISTORY_2),
	REGNAME(hwv, 0x2B60, HWV_VOTE_IRQ_ADDR_HISTORY_3),
	REGNAME(hwv, 0x2B64, HWV_VOTE_IRQ_ADDR_HISTORY_4),
	REGNAME(hwv, 0x2B68, HWV_VOTE_IRQ_ADDR_HISTORY_5),
	REGNAME(hwv, 0x2B6C, HWV_VOTE_IRQ_ADDR_HISTORY_6),
	REGNAME(hwv, 0x2B70, HWV_VOTE_IRQ_ADDR_HISTORY_7),
	REGNAME(hwv, 0x2B74, HWV_VOTE_IRQ_ADDR_HISTORY_8),
	REGNAME(hwv, 0x2B78, HWV_VOTE_IRQ_ADDR_HISTORY_9),
	REGNAME(hwv, 0x2B7C, HWV_VOTE_IRQ_ADDR_HISTORY_10),
	REGNAME(hwv, 0x2B80, HWV_VOTE_IRQ_ADDR_HISTORY_11),
	REGNAME(hwv, 0x2B84, HWV_VOTE_IRQ_ADDR_HISTORY_12),
	REGNAME(hwv, 0x2B88, HWV_VOTE_IRQ_ADDR_HISTORY_13),
	REGNAME(hwv, 0x2B8C, HWV_VOTE_IRQ_DATA_HISTORY_0),
	REGNAME(hwv, 0x2B90, HWV_VOTE_IRQ_DATA_HISTORY_1),
	REGNAME(hwv, 0x2B94, HWV_VOTE_IRQ_DATA_HISTORY_2),
	REGNAME(hwv, 0x2B98, HWV_VOTE_IRQ_DATA_HISTORY_3),
	REGNAME(hwv, 0x2B9C, HWV_VOTE_IRQ_DATA_HISTORY_4),
	REGNAME(hwv, 0x2BA0, HWV_VOTE_IRQ_DATA_HISTORY_5),
	REGNAME(hwv, 0x2BA4, HWV_VOTE_IRQ_DATA_HISTORY_6),
	REGNAME(hwv, 0x2BA8, HWV_VOTE_IRQ_DATA_HISTORY_7),
	REGNAME(hwv, 0x2BAC, HWV_VOTE_IRQ_DATA_HISTORY_8),
	REGNAME(hwv, 0x2BB0, HWV_VOTE_IRQ_DATA_HISTORY_9),
	REGNAME(hwv, 0x2BB4, HWV_VOTE_IRQ_DATA_HISTORY_10),
	REGNAME(hwv, 0x2BB8, HWV_VOTE_IRQ_DATA_HISTORY_11),
	REGNAME(hwv, 0x2BBC, HWV_VOTE_IRQ_DATA_HISTORY_12),
	REGNAME(hwv, 0x2BC0, HWV_VOTE_IRQ_DATA_HISTORY_13),
	/* CG/IRQ Voting Timeline */
	REGNAME(hwv, 0x2aa0, HWV_TIMELINE_IDX_POINTER),
	REGNAME(hwv, 0x2AA4, HWV_TIMELINE_HIS_4_0),
	REGNAME(hwv, 0x2AA8, HWV_TIMELINE_HIS_9_5),
	REGNAME(hwv, 0x2AAC, HWV_TIMELINE_HIS_14_10),
	REGNAME(hwv, 0x2AB0, HWV_TIMELINE_HIS_19_15),
	REGNAME(hwv, 0x2AB4, HWV_TIMELINE_HIS_24_20),
	REGNAME(hwv, 0x2AB8, HWV_TIMELINE_HIS_29_25),
	REGNAME(hwv, 0x2ABC, HWV_TIMELINE_HIS_34_30),
	REGNAME(hwv, 0x2AC0, HWV_TIMELINE_HIS_39_35),
	/* Done/Status/Enable/Set */
	REGNAME(hwv, 0x2C00, HWV_VIP_CG_DONE_0),
	REGNAME(hwv, 0x2C04, HWV_VIP_CG_DONE_1),
	REGNAME(hwv, 0x2C08, HWV_VIP_CG_DONE_2),
	REGNAME(hwv, 0x2C0C, HWV_VIP_CG_DONE_3),
	REGNAME(hwv, 0x2C10, HWV_VIP_CG_DONE_4),
	REGNAME(hwv, 0x2C14, HWV_VIP_CG_DONE_5),
	REGNAME(hwv, 0x2C18, HWV_VIP_CG_DONE_6),
	REGNAME(hwv, 0x2C1C, HWV_VIP_CG_DONE_7),
	REGNAME(hwv, 0x2C20, HWV_VIP_CG_DONE_8),
	REGNAME(hwv, 0x2C24, HWV_VIP_CG_DONE_9),
	REGNAME(hwv, 0x2C28, HWV_VIP_CG_DONE_10),
	REGNAME(hwv, 0x2C2C, HWV_VIP_CG_DONE_11),
	REGNAME(hwv, 0x2C30, HWV_VIP_CG_DONE_12),
	REGNAME(hwv, 0x2C34, HWV_VIP_CG_DONE_13),
	REGNAME(hwv, 0x1910, HWV_VIP_CG_ENABLE_0),
	REGNAME(hwv, 0x1914, HWV_VIP_CG_ENABLE_1),
	REGNAME(hwv, 0x1918, HWV_VIP_CG_ENABLE_2),
	REGNAME(hwv, 0x191C, HWV_VIP_CG_ENABLE_3),
	REGNAME(hwv, 0x1920, HWV_VIP_CG_ENABLE_4),
	REGNAME(hwv, 0x1924, HWV_VIP_CG_ENABLE_5),
	REGNAME(hwv, 0x1928, HWV_VIP_CG_ENABLE_6),
	REGNAME(hwv, 0x192C, HWV_VIP_CG_ENABLE_7),
	REGNAME(hwv, 0x1930, HWV_VIP_CG_ENABLE_8),
	REGNAME(hwv, 0x1934, HWV_VIP_CG_ENABLE_9),
	REGNAME(hwv, 0x1938, HWV_VIP_CG_ENABLE_10),
	REGNAME(hwv, 0x193C, HWV_VIP_CG_ENABLE_11),
	REGNAME(hwv, 0x1940, HWV_VIP_CG_ENABLE_12),
	REGNAME(hwv, 0x1944, HWV_VIP_CG_ENABLE_13),
	REGNAME(hwv, 0x1948, HWV_VIP_CG_ENABLE_14),
	REGNAME(hwv, 0x1800, HWV_VIP_CG_STATUS_0),
	REGNAME(hwv, 0x1804, HWV_VIP_CG_STATUS_1),
	REGNAME(hwv, 0x1808, HWV_VIP_CG_STATUS_2),
	REGNAME(hwv, 0x180C, HWV_VIP_CG_STATUS_3),
	REGNAME(hwv, 0x1810, HWV_VIP_CG_STATUS_4),
	REGNAME(hwv, 0x1814, HWV_VIP_CG_STATUS_5),
	REGNAME(hwv, 0x1818, HWV_VIP_CG_STATUS_6),
	REGNAME(hwv, 0x181C, HWV_VIP_CG_STATUS_7),
	REGNAME(hwv, 0x1820, HWV_VIP_CG_STATUS_8),
	REGNAME(hwv, 0x1824, HWV_VIP_CG_STATUS_9),
	REGNAME(hwv, 0x1828, HWV_VIP_CG_STATUS_10),
	REGNAME(hwv, 0x182C, HWV_VIP_CG_STATUS_11),
	REGNAME(hwv, 0x1830, HWV_VIP_CG_STATUS_12),
	REGNAME(hwv, 0x1834, HWV_VIP_CG_STATUS_13),
	REGNAME(hwv, 0x1838, HWV_VIP_CG_STATUS_14),
	REGNAME(hwv, 0x0218, HW_CCF_AP_MTCMOS_SET_0),
	REGNAME(hwv, 0x0220, HW_CCF_AP_MTCMOS_SET_1),
	REGNAME(hwv, 0x0210, HW_CCF_AP_PLL_SET),
	REGNAME(hwv, 0x1500, HW_CCF_INT_STATUS),
	REGNAME(hwv, 0x20218, HW_CCF_MMUP_MTCMOS_SET_0),
	REGNAME(hwv, 0x20220, HW_CCF_MMUP_MTCMOS_SET_1),
	REGNAME(hwv, 0x20210, HW_CCF_MMUP_PLL_SET),
	REGNAME(hwv, 0x1470, HW_CCF_MTCMOS_CLR_STATUS_0),
	REGNAME(hwv, 0x1478, HW_CCF_MTCMOS_CLR_STATUS_1),
	REGNAME(hwv, 0x1590, HW_CCF_MTCMOS_DIS_MUX_0),
	REGNAME(hwv, 0x1594, HW_CCF_MTCMOS_DIS_MUX_1),
	REGNAME(hwv, 0x141C, HW_CCF_MTCMOS_DONE_0),
	REGNAME(hwv, 0x142C, HW_CCF_MTCMOS_DONE_1),
	REGNAME(hwv, 0x1410, HW_CCF_MTCMOS_ENABLE_0),
	REGNAME(hwv, 0x1420, HW_CCF_MTCMOS_ENABLE_1),
	REGNAME(hwv, 0x5510, HW_CCF_MTCMOS_FLOW_FLAG_CLR),
	REGNAME(hwv, 0x550C, HW_CCF_MTCMOS_FLOW_FLAG_SET),
	REGNAME(hwv, 0x1570, HW_CCF_MTCMOS_HW_MODE_SEL_0),
	REGNAME(hwv, 0x1574, HW_CCF_MTCMOS_HW_MODE_SEL_1),
	REGNAME(hwv, 0x58E0, HW_CCF_MTCMOS_IRQ_DONE_0),
	REGNAME(hwv, 0x58EC, HW_CCF_MTCMOS_IRQ_DONE_1),
	REGNAME(hwv, 0x58D8, HW_CCF_MTCMOS_IRQ_ENABLE_0),
	REGNAME(hwv, 0x58E4, HW_CCF_MTCMOS_IRQ_ENABLE_1),
	REGNAME(hwv, 0x58DC, HW_CCF_MTCMOS_IRQ_STATUS_0),
	REGNAME(hwv, 0x58E8, HW_CCF_MTCMOS_IRQ_STATUS_1),
	REGNAME(hwv, 0x5514, HW_CCF_MTCMOS_PM_ACK_0),
	REGNAME(hwv, 0x5518, HW_CCF_MTCMOS_PM_ACK_1),
	REGNAME(hwv, 0x58F0, HW_CCF_MTCMOS_PM_REQ_0),
	REGNAME(hwv, 0x58F4, HW_CCF_MTCMOS_PM_REQ_1),
	REGNAME(hwv, 0x146C, HW_CCF_MTCMOS_SET_STATUS_0),
	REGNAME(hwv, 0x1474, HW_CCF_MTCMOS_SET_STATUS_1),
	REGNAME(hwv, 0x1414, HW_CCF_MTCMOS_STATUS_0),
	REGNAME(hwv, 0x1424, HW_CCF_MTCMOS_STATUS_1),
	REGNAME(hwv, 0x1454, HW_CCF_MTCMOS_STATUS_CLR),
	REGNAME(hwv, 0x1468, HW_CCF_PLL_CLR_STATUS),
	REGNAME(hwv, 0x140C, HW_CCF_PLL_DONE),
	REGNAME(hwv, 0x1400, HW_CCF_PLL_ENABLE),
	REGNAME(hwv, 0x1464, HW_CCF_PLL_SET_STATUS),
	REGNAME(hwv, 0x1404, HW_CCF_PLL_STATUS),
	REGNAME(hwv, 0x1450, HW_CCF_PLL_STATUS_CLR),
	REGNAME(hwv, 0x40218, HW_CCF_SSPM_MTCMOS_SET_0),
	REGNAME(hwv, 0x40220, HW_CCF_SSPM_MTCMOS_SET_1),
	REGNAME(hwv, 0x30218, HW_CCF_SCP_MTCMOS_SET_0),
	REGNAME(hwv, 0x30220, HW_CCF_SCP_MTCMOS_SET_1),
	REGNAME(hwv, 0x10218, HW_CCF_TEE_MTCMOS_SET_0),
	REGNAME(hwv, 0x10220, HW_CCF_TEE_MTCMOS_SET_1),
	REGNAME(hwv, 0x10210, HW_CCF_TEE_PLL_SET),
	/* MM_HWV register */
	/* CG Transaction */
	REGNAME(mm_hwv, 0x3F84, HWV_IDX_POINTER),
	REGNAME(mm_hwv, 0x3F04, HWV_ADDR_HISTORY_0),
	REGNAME(mm_hwv, 0x3F08, HWV_ADDR_HISTORY_1),
	REGNAME(mm_hwv, 0x3F0C, HWV_ADDR_HISTORY_2),
	REGNAME(mm_hwv, 0x3F10, HWV_ADDR_HISTORY_3),
	REGNAME(mm_hwv, 0x3F14, HWV_ADDR_HISTORY_4),
	REGNAME(mm_hwv, 0x3F18, HWV_ADDR_HISTORY_5),
	REGNAME(mm_hwv, 0x3F1C, HWV_ADDR_HISTORY_6),
	REGNAME(mm_hwv, 0x3F20, HWV_ADDR_HISTORY_7),
	REGNAME(mm_hwv, 0x3F24, HWV_ADDR_HISTORY_8),
	REGNAME(mm_hwv, 0x3F28, HWV_ADDR_HISTORY_9),
	REGNAME(mm_hwv, 0x3F2C, HWV_ADDR_HISTORY_10),
	REGNAME(mm_hwv, 0x3F30, HWV_ADDR_HISTORY_11),
	REGNAME(mm_hwv, 0x3F34, HWV_ADDR_HISTORY_12),
	REGNAME(mm_hwv, 0x3F38, HWV_ADDR_HISTORY_13),
	REGNAME(mm_hwv, 0x3F3C, HWV_ADDR_HISTORY_14),
	REGNAME(mm_hwv, 0x3F40, HWV_ADDR_HISTORY_15),
	REGNAME(mm_hwv, 0x3F44, HWV_DATA_HISTORY_0),
	REGNAME(mm_hwv, 0x3F48, HWV_DATA_HISTORY_1),
	REGNAME(mm_hwv, 0x3F4C, HWV_DATA_HISTORY_2),
	REGNAME(mm_hwv, 0x3F50, HWV_DATA_HISTORY_3),
	REGNAME(mm_hwv, 0x3F54, HWV_DATA_HISTORY_4),
	REGNAME(mm_hwv, 0x3F58, HWV_DATA_HISTORY_5),
	REGNAME(mm_hwv, 0x3F5C, HWV_DATA_HISTORY_6),
	REGNAME(mm_hwv, 0x3F60, HWV_DATA_HISTORY_7),
	REGNAME(mm_hwv, 0x3F64, HWV_DATA_HISTORY_8),
	REGNAME(mm_hwv, 0x3F68, HWV_DATA_HISTORY_9),
	REGNAME(mm_hwv, 0x3F6C, HWV_DATA_HISTORY_10),
	REGNAME(mm_hwv, 0x3F70, HWV_DATA_HISTORY_11),
	REGNAME(mm_hwv, 0x3F74, HWV_DATA_HISTORY_12),
	REGNAME(mm_hwv, 0x3F78, HWV_DATA_HISTORY_13),
	REGNAME(mm_hwv, 0x3F7C, HWV_DATA_HISTORY_14),
	REGNAME(mm_hwv, 0x3F80, HWV_DATA_HISTORY_15),
	/* CG Voting History */
	REGNAME(mm_hwv, 0x3Fb0, HWV_CG_HIS_IDX_POINTER),
	REGNAME(mm_hwv, 0x18D8, HWV_VOTE_CG_ADDR_HISTORY_0),
	REGNAME(mm_hwv, 0x18DC, HWV_VOTE_CG_ADDR_HISTORY_1),
	REGNAME(mm_hwv, 0x18E0, HWV_VOTE_CG_ADDR_HISTORY_2),
	REGNAME(mm_hwv, 0x18E4, HWV_VOTE_CG_ADDR_HISTORY_3),
	REGNAME(mm_hwv, 0x18E8, HWV_VOTE_CG_ADDR_HISTORY_4),
	REGNAME(mm_hwv, 0x18EC, HWV_VOTE_CG_ADDR_HISTORY_5),
	REGNAME(mm_hwv, 0x18F0, HWV_VOTE_CG_ADDR_HISTORY_6),
	REGNAME(mm_hwv, 0x18F4, HWV_VOTE_CG_ADDR_HISTORY_7),
	REGNAME(mm_hwv, 0x18F8, HWV_VOTE_CG_ADDR_HISTORY_8),
	REGNAME(mm_hwv, 0x18FC, HWV_VOTE_CG_ADDR_HISTORY_9),
	REGNAME(mm_hwv, 0x1900, HWV_VOTE_CG_ADDR_HISTORY_10),
	REGNAME(mm_hwv, 0x1904, HWV_VOTE_CG_ADDR_HISTORY_11),
	REGNAME(mm_hwv, 0x1908, HWV_VOTE_CG_ADDR_HISTORY_12),
	REGNAME(mm_hwv, 0x190C, HWV_VOTE_CG_ADDR_HISTORY_13),
	REGNAME(mm_hwv, 0x19EC, HWV_VOTE_CG_ADDR_HISTORY_14),
	REGNAME(mm_hwv, 0x19F0, HWV_VOTE_CG_ADDR_HISTORY_15),
	REGNAME(mm_hwv, 0x19F4, HWV_VOTE_CG_ADDR_HISTORY_16),
	REGNAME(mm_hwv, 0x19F8, HWV_VOTE_CG_ADDR_HISTORY_17),
	REGNAME(mm_hwv, 0x19FC, HWV_VOTE_CG_ADDR_HISTORY_18),
	REGNAME(mm_hwv, 0x1A00, HWV_VOTE_CG_ADDR_HISTORY_19),
	REGNAME(mm_hwv, 0x1A04, HWV_VOTE_CG_ADDR_HISTORY_20),
	REGNAME(mm_hwv, 0x1A08, HWV_VOTE_CG_ADDR_HISTORY_21),
	REGNAME(mm_hwv, 0x1A0C, HWV_VOTE_CG_ADDR_HISTORY_22),
	REGNAME(mm_hwv, 0x1A10, HWV_VOTE_CG_ADDR_HISTORY_23),
	REGNAME(mm_hwv, 0x1A14, HWV_VOTE_CG_ADDR_HISTORY_24),
	REGNAME(mm_hwv, 0x1A18, HWV_VOTE_CG_ADDR_HISTORY_25),
	REGNAME(mm_hwv, 0x1A1C, HWV_VOTE_CG_ADDR_HISTORY_26),
	REGNAME(mm_hwv, 0x1A20, HWV_VOTE_CG_ADDR_HISTORY_27),
	REGNAME(mm_hwv, 0x2AC8, HWV_VOTE_CG_DATA_HISTORY_0),
	REGNAME(mm_hwv, 0x2ACC, HWV_VOTE_CG_DATA_HISTORY_1),
	REGNAME(mm_hwv, 0x2AD0, HWV_VOTE_CG_DATA_HISTORY_2),
	REGNAME(mm_hwv, 0x2AD4, HWV_VOTE_CG_DATA_HISTORY_3),
	REGNAME(mm_hwv, 0x2AD8, HWV_VOTE_CG_DATA_HISTORY_4),
	REGNAME(mm_hwv, 0x2ADC, HWV_VOTE_CG_DATA_HISTORY_5),
	REGNAME(mm_hwv, 0x2AE0, HWV_VOTE_CG_DATA_HISTORY_6),
	REGNAME(mm_hwv, 0x2AE4, HWV_VOTE_CG_DATA_HISTORY_7),
	REGNAME(mm_hwv, 0x2AE8, HWV_VOTE_CG_DATA_HISTORY_8),
	REGNAME(mm_hwv, 0x2AEC, HWV_VOTE_CG_DATA_HISTORY_9),
	REGNAME(mm_hwv, 0x2AF0, HWV_VOTE_CG_DATA_HISTORY_10),
	REGNAME(mm_hwv, 0x2AF4, HWV_VOTE_CG_DATA_HISTORY_11),
	REGNAME(mm_hwv, 0x2AF8, HWV_VOTE_CG_DATA_HISTORY_12),
	REGNAME(mm_hwv, 0x2AFC, HWV_VOTE_CG_DATA_HISTORY_13),
	REGNAME(mm_hwv, 0x2BC8, HWV_VOTE_CG_DATA_HISTORY_14),
	REGNAME(mm_hwv, 0x2BCC, HWV_VOTE_CG_DATA_HISTORY_15),
	REGNAME(mm_hwv, 0x2BD0, HWV_VOTE_CG_DATA_HISTORY_16),
	REGNAME(mm_hwv, 0x2BD4, HWV_VOTE_CG_DATA_HISTORY_17),
	REGNAME(mm_hwv, 0x2BD8, HWV_VOTE_CG_DATA_HISTORY_18),
	REGNAME(mm_hwv, 0x2BDC, HWV_VOTE_CG_DATA_HISTORY_19),
	REGNAME(mm_hwv, 0x2BE0, HWV_VOTE_CG_DATA_HISTORY_20),
	REGNAME(mm_hwv, 0x2BE4, HWV_VOTE_CG_DATA_HISTORY_21),
	REGNAME(mm_hwv, 0x2BE8, HWV_VOTE_CG_DATA_HISTORY_22),
	REGNAME(mm_hwv, 0x2BEC, HWV_VOTE_CG_DATA_HISTORY_23),
	REGNAME(mm_hwv, 0x2BF0, HWV_VOTE_CG_DATA_HISTORY_24),
	REGNAME(mm_hwv, 0x2BF4, HWV_VOTE_CG_DATA_HISTORY_25),
	REGNAME(mm_hwv, 0x2BF8, HWV_VOTE_CG_DATA_HISTORY_26),
	REGNAME(mm_hwv, 0x2BFC, HWV_VOTE_CG_DATA_HISTORY_27),
	/* IRQ Voting History */
	REGNAME(mm_hwv, 0x2b50, HWV_IRQ_HIS_IDX_POINTER),
	REGNAME(mm_hwv, 0x2B54, HWV_VOTE_IRQ_ADDR_HISTORY_0),
	REGNAME(mm_hwv, 0x2B58, HWV_VOTE_IRQ_ADDR_HISTORY_1),
	REGNAME(mm_hwv, 0x2B5C, HWV_VOTE_IRQ_ADDR_HISTORY_2),
	REGNAME(mm_hwv, 0x2B60, HWV_VOTE_IRQ_ADDR_HISTORY_3),
	REGNAME(mm_hwv, 0x2B64, HWV_VOTE_IRQ_ADDR_HISTORY_4),
	REGNAME(mm_hwv, 0x2B68, HWV_VOTE_IRQ_ADDR_HISTORY_5),
	REGNAME(mm_hwv, 0x2B6C, HWV_VOTE_IRQ_ADDR_HISTORY_6),
	REGNAME(mm_hwv, 0x2B70, HWV_VOTE_IRQ_ADDR_HISTORY_7),
	REGNAME(mm_hwv, 0x2B74, HWV_VOTE_IRQ_ADDR_HISTORY_8),
	REGNAME(mm_hwv, 0x2B78, HWV_VOTE_IRQ_ADDR_HISTORY_9),
	REGNAME(mm_hwv, 0x2B7C, HWV_VOTE_IRQ_ADDR_HISTORY_10),
	REGNAME(mm_hwv, 0x2B80, HWV_VOTE_IRQ_ADDR_HISTORY_11),
	REGNAME(mm_hwv, 0x2B84, HWV_VOTE_IRQ_ADDR_HISTORY_12),
	REGNAME(mm_hwv, 0x2B88, HWV_VOTE_IRQ_ADDR_HISTORY_13),
	REGNAME(mm_hwv, 0x2B8C, HWV_VOTE_IRQ_DATA_HISTORY_0),
	REGNAME(mm_hwv, 0x2B90, HWV_VOTE_IRQ_DATA_HISTORY_1),
	REGNAME(mm_hwv, 0x2B94, HWV_VOTE_IRQ_DATA_HISTORY_2),
	REGNAME(mm_hwv, 0x2B98, HWV_VOTE_IRQ_DATA_HISTORY_3),
	REGNAME(mm_hwv, 0x2B9C, HWV_VOTE_IRQ_DATA_HISTORY_4),
	REGNAME(mm_hwv, 0x2BA0, HWV_VOTE_IRQ_DATA_HISTORY_5),
	REGNAME(mm_hwv, 0x2BA4, HWV_VOTE_IRQ_DATA_HISTORY_6),
	REGNAME(mm_hwv, 0x2BA8, HWV_VOTE_IRQ_DATA_HISTORY_7),
	REGNAME(mm_hwv, 0x2BAC, HWV_VOTE_IRQ_DATA_HISTORY_8),
	REGNAME(mm_hwv, 0x2BB0, HWV_VOTE_IRQ_DATA_HISTORY_9),
	REGNAME(mm_hwv, 0x2BB4, HWV_VOTE_IRQ_DATA_HISTORY_10),
	REGNAME(mm_hwv, 0x2BB8, HWV_VOTE_IRQ_DATA_HISTORY_11),
	REGNAME(mm_hwv, 0x2BBC, HWV_VOTE_IRQ_DATA_HISTORY_12),
	REGNAME(mm_hwv, 0x2BC0, HWV_VOTE_IRQ_DATA_HISTORY_13),
	/* CG/IRQ Voting Timeline */
	REGNAME(mm_hwv, 0x2aa0, HWV_TIMELINE_IDX_POINTER),
	REGNAME(mm_hwv, 0x2AA4, HWV_TIMELINE_HIS_4_0),
	REGNAME(mm_hwv, 0x2AA8, HWV_TIMELINE_HIS_9_5),
	REGNAME(mm_hwv, 0x2AAC, HWV_TIMELINE_HIS_14_10),
	REGNAME(mm_hwv, 0x2AB0, HWV_TIMELINE_HIS_19_15),
	REGNAME(mm_hwv, 0x2AB4, HWV_TIMELINE_HIS_24_20),
	REGNAME(mm_hwv, 0x2AB8, HWV_TIMELINE_HIS_29_25),
	REGNAME(mm_hwv, 0x2ABC, HWV_TIMELINE_HIS_34_30),
	REGNAME(mm_hwv, 0x2AC0, HWV_TIMELINE_HIS_39_35),
	/* Done/Status/Enable/Set */
	REGNAME(mm_hwv, 0x2C00, HWV_VIP_CG_DONE_0),
	REGNAME(mm_hwv, 0x2C04, HWV_VIP_CG_DONE_1),
	REGNAME(mm_hwv, 0x2C08, HWV_VIP_CG_DONE_2),
	REGNAME(mm_hwv, 0x2C0C, HWV_VIP_CG_DONE_3),
	REGNAME(mm_hwv, 0x2C10, HWV_VIP_CG_DONE_4),
	REGNAME(mm_hwv, 0x2C14, HWV_VIP_CG_DONE_5),
	REGNAME(mm_hwv, 0x2C18, HWV_VIP_CG_DONE_6),
	REGNAME(mm_hwv, 0x2C1C, HWV_VIP_CG_DONE_7),
	REGNAME(mm_hwv, 0x2C20, HWV_VIP_CG_DONE_8),
	REGNAME(mm_hwv, 0x2C24, HWV_VIP_CG_DONE_9),
	REGNAME(mm_hwv, 0x2C28, HWV_VIP_CG_DONE_10),
	REGNAME(mm_hwv, 0x2C2C, HWV_VIP_CG_DONE_11),
	REGNAME(mm_hwv, 0x2C30, HWV_VIP_CG_DONE_12),
	REGNAME(mm_hwv, 0x2C34, HWV_VIP_CG_DONE_13),
	REGNAME(mm_hwv, 0x2C38, HWV_VIP_CG_DONE_14),
	REGNAME(mm_hwv, 0x2C3C, HWV_VIP_CG_DONE_15),
	REGNAME(mm_hwv, 0x2C40, HWV_VIP_CG_DONE_16),
	REGNAME(mm_hwv, 0x2C44, HWV_VIP_CG_DONE_17),
	REGNAME(mm_hwv, 0x2C48, HWV_VIP_CG_DONE_18),
	REGNAME(mm_hwv, 0x2C4C, HWV_VIP_CG_DONE_19),
	REGNAME(mm_hwv, 0x2C50, HWV_VIP_CG_DONE_20),
	REGNAME(mm_hwv, 0x2C54, HWV_VIP_CG_DONE_21),
	REGNAME(mm_hwv, 0x2C58, HWV_VIP_CG_DONE_22),
	REGNAME(mm_hwv, 0x2C5C, HWV_VIP_CG_DONE_23),
	REGNAME(mm_hwv, 0x2C60, HWV_VIP_CG_DONE_24),
	REGNAME(mm_hwv, 0x2C64, HWV_VIP_CG_DONE_25),
	REGNAME(mm_hwv, 0x2C68, HWV_VIP_CG_DONE_26),
	REGNAME(mm_hwv, 0x2C6C, HWV_VIP_CG_DONE_27),
	REGNAME(mm_hwv, 0x2C70, HWV_VIP_CG_DONE_28),
	REGNAME(mm_hwv, 0x2C74, HWV_VIP_CG_DONE_29),
	REGNAME(mm_hwv, 0x2C78, HWV_VIP_CG_DONE_30),
	REGNAME(mm_hwv, 0x2C7C, HWV_VIP_CG_DONE_31),
	REGNAME(mm_hwv, 0x2C80, HWV_VIP_CG_DONE_32),
	REGNAME(mm_hwv, 0x2C84, HWV_VIP_CG_DONE_33),
	REGNAME(mm_hwv, 0x2C88, HWV_VIP_CG_DONE_34),
	REGNAME(mm_hwv, 0x2C8C, HWV_VIP_CG_DONE_35),
	REGNAME(mm_hwv, 0x2C90, HWV_VIP_CG_DONE_36),
	REGNAME(mm_hwv, 0x2C94, HWV_VIP_CG_DONE_37),
	REGNAME(mm_hwv, 0x2C98, HWV_VIP_CG_DONE_38),
	REGNAME(mm_hwv, 0x2C9C, HWV_VIP_CG_DONE_39),
	REGNAME(mm_hwv, 0x2CA0, HWV_VIP_CG_DONE_40),
	REGNAME(mm_hwv, 0x2CA4, HWV_VIP_CG_DONE_41),
	REGNAME(mm_hwv, 0x2CA8, HWV_VIP_CG_DONE_42),
	REGNAME(mm_hwv, 0x2CAC, HWV_VIP_CG_DONE_43),
	REGNAME(mm_hwv, 0x2CB0, HWV_VIP_CG_DONE_44),
	REGNAME(mm_hwv, 0x2CB4, HWV_VIP_CG_DONE_45),
	REGNAME(mm_hwv, 0x2CB8, HWV_VIP_CG_DONE_46),
	REGNAME(mm_hwv, 0x2CBC, HWV_VIP_CG_DONE_47),
	REGNAME(mm_hwv, 0x2CC0, HWV_VIP_CG_DONE_48),
	REGNAME(mm_hwv, 0x2CC4, HWV_VIP_CG_DONE_49),
	REGNAME(mm_hwv, 0x1910, HWV_VIP_CG_ENABLE_0),
	REGNAME(mm_hwv, 0x1914, HWV_VIP_CG_ENABLE_1),
	REGNAME(mm_hwv, 0x1918, HWV_VIP_CG_ENABLE_2),
	REGNAME(mm_hwv, 0x191C, HWV_VIP_CG_ENABLE_3),
	REGNAME(mm_hwv, 0x1920, HWV_VIP_CG_ENABLE_4),
	REGNAME(mm_hwv, 0x1924, HWV_VIP_CG_ENABLE_5),
	REGNAME(mm_hwv, 0x1928, HWV_VIP_CG_ENABLE_6),
	REGNAME(mm_hwv, 0x192C, HWV_VIP_CG_ENABLE_7),
	REGNAME(mm_hwv, 0x1930, HWV_VIP_CG_ENABLE_8),
	REGNAME(mm_hwv, 0x1934, HWV_VIP_CG_ENABLE_9),
	REGNAME(mm_hwv, 0x1938, HWV_VIP_CG_ENABLE_10),
	REGNAME(mm_hwv, 0x193C, HWV_VIP_CG_ENABLE_11),
	REGNAME(mm_hwv, 0x1940, HWV_VIP_CG_ENABLE_12),
	REGNAME(mm_hwv, 0x1944, HWV_VIP_CG_ENABLE_13),
	REGNAME(mm_hwv, 0x1948, HWV_VIP_CG_ENABLE_14),
	REGNAME(mm_hwv, 0x194C, HWV_VIP_CG_ENABLE_15),
	REGNAME(mm_hwv, 0x1950, HWV_VIP_CG_ENABLE_16),
	REGNAME(mm_hwv, 0x1954, HWV_VIP_CG_ENABLE_17),
	REGNAME(mm_hwv, 0x1958, HWV_VIP_CG_ENABLE_18),
	REGNAME(mm_hwv, 0x195C, HWV_VIP_CG_ENABLE_19),
	REGNAME(mm_hwv, 0x1960, HWV_VIP_CG_ENABLE_20),
	REGNAME(mm_hwv, 0x1964, HWV_VIP_CG_ENABLE_21),
	REGNAME(mm_hwv, 0x1968, HWV_VIP_CG_ENABLE_22),
	REGNAME(mm_hwv, 0x196C, HWV_VIP_CG_ENABLE_23),
	REGNAME(mm_hwv, 0x1970, HWV_VIP_CG_ENABLE_24),
	REGNAME(mm_hwv, 0x1974, HWV_VIP_CG_ENABLE_25),
	REGNAME(mm_hwv, 0x1978, HWV_VIP_CG_ENABLE_26),
	REGNAME(mm_hwv, 0x197C, HWV_VIP_CG_ENABLE_27),
	REGNAME(mm_hwv, 0x1980, HWV_VIP_CG_ENABLE_28),
	REGNAME(mm_hwv, 0x1984, HWV_VIP_CG_ENABLE_29),
	REGNAME(mm_hwv, 0x1988, HWV_VIP_CG_ENABLE_30),
	REGNAME(mm_hwv, 0x198C, HWV_VIP_CG_ENABLE_31),
	REGNAME(mm_hwv, 0x1990, HWV_VIP_CG_ENABLE_32),
	REGNAME(mm_hwv, 0x1994, HWV_VIP_CG_ENABLE_33),
	REGNAME(mm_hwv, 0x1998, HWV_VIP_CG_ENABLE_34),
	REGNAME(mm_hwv, 0x199C, HWV_VIP_CG_ENABLE_35),
	REGNAME(mm_hwv, 0x19A0, HWV_VIP_CG_ENABLE_36),
	REGNAME(mm_hwv, 0x19A4, HWV_VIP_CG_ENABLE_37),
	REGNAME(mm_hwv, 0x19A8, HWV_VIP_CG_ENABLE_38),
	REGNAME(mm_hwv, 0x19AC, HWV_VIP_CG_ENABLE_39),
	REGNAME(mm_hwv, 0x19B0, HWV_VIP_CG_ENABLE_40),
	REGNAME(mm_hwv, 0x19B4, HWV_VIP_CG_ENABLE_41),
	REGNAME(mm_hwv, 0x19B8, HWV_VIP_CG_ENABLE_42),
	REGNAME(mm_hwv, 0x19BC, HWV_VIP_CG_ENABLE_43),
	REGNAME(mm_hwv, 0x19C0, HWV_VIP_CG_ENABLE_44),
	REGNAME(mm_hwv, 0x19C4, HWV_VIP_CG_ENABLE_45),
	REGNAME(mm_hwv, 0x19C8, HWV_VIP_CG_ENABLE_46),
	REGNAME(mm_hwv, 0x19D0, HWV_VIP_CG_ENABLE_47),
	REGNAME(mm_hwv, 0x19D4, HWV_VIP_CG_ENABLE_48),
	REGNAME(mm_hwv, 0x19D8, HWV_VIP_CG_ENABLE_49),
	REGNAME(mm_hwv, 0x1800, HWV_VIP_CG_STATUS_0),
	REGNAME(mm_hwv, 0x1804, HWV_VIP_CG_STATUS_1),
	REGNAME(mm_hwv, 0x1808, HWV_VIP_CG_STATUS_2),
	REGNAME(mm_hwv, 0x180C, HWV_VIP_CG_STATUS_3),
	REGNAME(mm_hwv, 0x1810, HWV_VIP_CG_STATUS_4),
	REGNAME(mm_hwv, 0x1814, HWV_VIP_CG_STATUS_5),
	REGNAME(mm_hwv, 0x1818, HWV_VIP_CG_STATUS_6),
	REGNAME(mm_hwv, 0x181C, HWV_VIP_CG_STATUS_7),
	REGNAME(mm_hwv, 0x1820, HWV_VIP_CG_STATUS_8),
	REGNAME(mm_hwv, 0x1824, HWV_VIP_CG_STATUS_9),
	REGNAME(mm_hwv, 0x1828, HWV_VIP_CG_STATUS_10),
	REGNAME(mm_hwv, 0x182C, HWV_VIP_CG_STATUS_11),
	REGNAME(mm_hwv, 0x1830, HWV_VIP_CG_STATUS_12),
	REGNAME(mm_hwv, 0x1834, HWV_VIP_CG_STATUS_13),
	REGNAME(mm_hwv, 0x1838, HWV_VIP_CG_STATUS_14),
	REGNAME(mm_hwv, 0x183C, HWV_VIP_CG_STATUS_15),
	REGNAME(mm_hwv, 0x1840, HWV_VIP_CG_STATUS_16),
	REGNAME(mm_hwv, 0x1844, HWV_VIP_CG_STATUS_17),
	REGNAME(mm_hwv, 0x1848, HWV_VIP_CG_STATUS_18),
	REGNAME(mm_hwv, 0x184C, HWV_VIP_CG_STATUS_19),
	REGNAME(mm_hwv, 0x1850, HWV_VIP_CG_STATUS_20),
	REGNAME(mm_hwv, 0x1854, HWV_VIP_CG_STATUS_21),
	REGNAME(mm_hwv, 0x1858, HWV_VIP_CG_STATUS_22),
	REGNAME(mm_hwv, 0x185C, HWV_VIP_CG_STATUS_23),
	REGNAME(mm_hwv, 0x1860, HWV_VIP_CG_STATUS_24),
	REGNAME(mm_hwv, 0x1864, HWV_VIP_CG_STATUS_25),
	REGNAME(mm_hwv, 0x1868, HWV_VIP_CG_STATUS_26),
	REGNAME(mm_hwv, 0x186C, HWV_VIP_CG_STATUS_27),
	REGNAME(mm_hwv, 0x1870, HWV_VIP_CG_STATUS_28),
	REGNAME(mm_hwv, 0x1874, HWV_VIP_CG_STATUS_29),
	REGNAME(mm_hwv, 0x1878, HWV_VIP_CG_STATUS_30),
	REGNAME(mm_hwv, 0x187C, HWV_VIP_CG_STATUS_31),
	REGNAME(mm_hwv, 0x1880, HWV_VIP_CG_STATUS_32),
	REGNAME(mm_hwv, 0x1884, HWV_VIP_CG_STATUS_33),
	REGNAME(mm_hwv, 0x1888, HWV_VIP_CG_STATUS_34),
	REGNAME(mm_hwv, 0x188C, HWV_VIP_CG_STATUS_35),
	REGNAME(mm_hwv, 0x1890, HWV_VIP_CG_STATUS_36),
	REGNAME(mm_hwv, 0x1894, HWV_VIP_CG_STATUS_37),
	REGNAME(mm_hwv, 0x1898, HWV_VIP_CG_STATUS_38),
	REGNAME(mm_hwv, 0x189C, HWV_VIP_CG_STATUS_39),
	REGNAME(mm_hwv, 0x18A0, HWV_VIP_CG_STATUS_40),
	REGNAME(mm_hwv, 0x18A4, HWV_VIP_CG_STATUS_41),
	REGNAME(mm_hwv, 0x18A8, HWV_VIP_CG_STATUS_42),
	REGNAME(mm_hwv, 0x18AC, HWV_VIP_CG_STATUS_43),
	REGNAME(mm_hwv, 0x18B0, HWV_VIP_CG_STATUS_44),
	REGNAME(mm_hwv, 0x18B4, HWV_VIP_CG_STATUS_45),
	REGNAME(mm_hwv, 0x18B8, HWV_VIP_CG_STATUS_46),
	REGNAME(mm_hwv, 0x18BC, HWV_VIP_CG_STATUS_47),
	REGNAME(mm_hwv, 0x18C0, HWV_VIP_CG_STATUS_48),
	REGNAME(mm_hwv, 0x18C4, HWV_VIP_CG_STATUS_49),
	REGNAME(mm_hwv, 0x0218, HW_CCF_AP_MTCMOS_SET_0),
	REGNAME(mm_hwv, 0x0220, HW_CCF_AP_MTCMOS_SET_1),
	REGNAME(mm_hwv, 0x0210, HW_CCF_AP_PLL_SET),
	REGNAME(mm_hwv, 0x20218, HW_CCF_MMUP_MTCMOS_SET_0),
	REGNAME(mm_hwv, 0x20220, HW_CCF_MMUP_MTCMOS_SET_1),
	REGNAME(mm_hwv, 0x1500, HW_CCF_INT_STATUS),
	REGNAME(mm_hwv, 0x20210, HW_CCF_MMUP_PLL_SET),
	REGNAME(mm_hwv, 0x1470, HW_CCF_MTCMOS_CLR_STATUS_0),
	REGNAME(mm_hwv, 0x1478, HW_CCF_MTCMOS_CLR_STATUS_1),
	REGNAME(mm_hwv, 0x1590, HW_CCF_MTCMOS_DIS_MUX_0),
	REGNAME(mm_hwv, 0x1594, HW_CCF_MTCMOS_DIS_MUX_1),
	REGNAME(mm_hwv, 0x141C, HW_CCF_MTCMOS_DONE_0),
	REGNAME(mm_hwv, 0x142C, HW_CCF_MTCMOS_DONE_1),
	REGNAME(mm_hwv, 0x1410, HW_CCF_MTCMOS_ENABLE_0),
	REGNAME(mm_hwv, 0x1420, HW_CCF_MTCMOS_ENABLE_1),
	REGNAME(mm_hwv, 0x5510, HW_CCF_MTCMOS_FLOW_FLAG_CLR),
	REGNAME(mm_hwv, 0x550C, HW_CCF_MTCMOS_FLOW_FLAG_SET),
	REGNAME(mm_hwv, 0x1570, HW_CCF_MTCMOS_HW_MODE_SEL_0),
	REGNAME(mm_hwv, 0x1574, HW_CCF_MTCMOS_HW_MODE_SEL_1),
	REGNAME(mm_hwv, 0x58E0, HW_CCF_MTCMOS_IRQ_DONE_0),
	REGNAME(mm_hwv, 0x58EC, HW_CCF_MTCMOS_IRQ_DONE_1),
	REGNAME(mm_hwv, 0x58D8, HW_CCF_MTCMOS_IRQ_ENABLE_0),
	REGNAME(mm_hwv, 0x58E4, HW_CCF_MTCMOS_IRQ_ENABLE_1),
	REGNAME(mm_hwv, 0x58DC, HW_CCF_MTCMOS_IRQ_STATUS_0),
	REGNAME(mm_hwv, 0x58E8, HW_CCF_MTCMOS_IRQ_STATUS_1),
	REGNAME(mm_hwv, 0x4180, HW_CCF_PRE_CLK_MUX_0),
	REGNAME(mm_hwv, 0x5108, HW_CCF_MTCMOS_0_0_MAP_MUX),
	REGNAME(mm_hwv, 0x510C, HW_CCF_MTCMOS_0_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5110, HW_CCF_MTCMOS_0_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5114, HW_CCF_MTCMOS_1_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5118, HW_CCF_MTCMOS_1_1_MAP_MUX),
	REGNAME(mm_hwv, 0x511C, HW_CCF_MTCMOS_1_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5120, HW_CCF_MTCMOS_2_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5124, HW_CCF_MTCMOS_2_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5128, HW_CCF_MTCMOS_2_2_MAP_MUX),
	REGNAME(mm_hwv, 0x512C, HW_CCF_MTCMOS_3_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5130, HW_CCF_MTCMOS_3_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5134, HW_CCF_MTCMOS_3_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5138, HW_CCF_MTCMOS_4_0_MAP_MUX),
	REGNAME(mm_hwv, 0x513C, HW_CCF_MTCMOS_4_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5140, HW_CCF_MTCMOS_4_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5144, HW_CCF_MTCMOS_5_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5148, HW_CCF_MTCMOS_5_1_MAP_MUX),
	REGNAME(mm_hwv, 0x514C, HW_CCF_MTCMOS_5_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5150, HW_CCF_MTCMOS_6_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5154, HW_CCF_MTCMOS_6_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5158, HW_CCF_MTCMOS_6_2_MAP_MUX),
	REGNAME(mm_hwv, 0x515C, HW_CCF_MTCMOS_7_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5160, HW_CCF_MTCMOS_7_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5164, HW_CCF_MTCMOS_7_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5168, HW_CCF_MTCMOS_8_0_MAP_MUX),
	REGNAME(mm_hwv, 0x516C, HW_CCF_MTCMOS_8_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5170, HW_CCF_MTCMOS_8_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5174, HW_CCF_MTCMOS_9_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5178, HW_CCF_MTCMOS_9_1_MAP_MUX),
	REGNAME(mm_hwv, 0x517C, HW_CCF_MTCMOS_9_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5180, HW_CCF_MTCMOS_10_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5184, HW_CCF_MTCMOS_10_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5188, HW_CCF_MTCMOS_10_2_MAP_MUX),
	REGNAME(mm_hwv, 0x518C, HW_CCF_MTCMOS_11_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5190, HW_CCF_MTCMOS_11_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5194, HW_CCF_MTCMOS_11_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5198, HW_CCF_MTCMOS_12_0_MAP_MUX),
	REGNAME(mm_hwv, 0x519C, HW_CCF_MTCMOS_12_1_MAP_MUX),
	REGNAME(mm_hwv, 0x51A0, HW_CCF_MTCMOS_12_2_MAP_MUX),
	REGNAME(mm_hwv, 0x51A4, HW_CCF_MTCMOS_13_0_MAP_MUX),
	REGNAME(mm_hwv, 0x51A8, HW_CCF_MTCMOS_13_1_MAP_MUX),
	REGNAME(mm_hwv, 0x51AC, HW_CCF_MTCMOS_13_2_MAP_MUX),
	REGNAME(mm_hwv, 0x51B0, HW_CCF_MTCMOS_14_0_MAP_MUX),
	REGNAME(mm_hwv, 0x51B4, HW_CCF_MTCMOS_14_1_MAP_MUX),
	REGNAME(mm_hwv, 0x51B8, HW_CCF_MTCMOS_14_2_MAP_MUX),
	REGNAME(mm_hwv, 0x51BC, HW_CCF_MTCMOS_15_0_MAP_MUX),
	REGNAME(mm_hwv, 0x51C0, HW_CCF_MTCMOS_15_1_MAP_MUX),
	REGNAME(mm_hwv, 0x51C4, HW_CCF_MTCMOS_15_2_MAP_MUX),
	REGNAME(mm_hwv, 0x51C8, HW_CCF_MTCMOS_16_0_MAP_MUX),
	REGNAME(mm_hwv, 0x51CC, HW_CCF_MTCMOS_16_1_MAP_MUX),
	REGNAME(mm_hwv, 0x51D0, HW_CCF_MTCMOS_16_2_MAP_MUX),
	REGNAME(mm_hwv, 0x51D4, HW_CCF_MTCMOS_17_0_MAP_MUX),
	REGNAME(mm_hwv, 0x51D8, HW_CCF_MTCMOS_17_1_MAP_MUX),
	REGNAME(mm_hwv, 0x51DC, HW_CCF_MTCMOS_17_2_MAP_MUX),
	REGNAME(mm_hwv, 0x51E0, HW_CCF_MTCMOS_18_0_MAP_MUX),
	REGNAME(mm_hwv, 0x51E4, HW_CCF_MTCMOS_18_1_MAP_MUX),
	REGNAME(mm_hwv, 0x51E8, HW_CCF_MTCMOS_18_2_MAP_MUX),
	REGNAME(mm_hwv, 0x51EC, HW_CCF_MTCMOS_19_0_MAP_MUX),
	REGNAME(mm_hwv, 0x51F0, HW_CCF_MTCMOS_19_1_MAP_MUX),
	REGNAME(mm_hwv, 0x51F4, HW_CCF_MTCMOS_19_2_MAP_MUX),
	REGNAME(mm_hwv, 0x51F8, HW_CCF_MTCMOS_20_0_MAP_MUX),
	REGNAME(mm_hwv, 0x51FC, HW_CCF_MTCMOS_20_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5200, HW_CCF_MTCMOS_20_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5204, HW_CCF_MTCMOS_21_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5208, HW_CCF_MTCMOS_21_1_MAP_MUX),
	REGNAME(mm_hwv, 0x520C, HW_CCF_MTCMOS_21_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5210, HW_CCF_MTCMOS_22_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5214, HW_CCF_MTCMOS_22_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5218, HW_CCF_MTCMOS_22_2_MAP_MUX),
	REGNAME(mm_hwv, 0x521C, HW_CCF_MTCMOS_23_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5220, HW_CCF_MTCMOS_23_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5224, HW_CCF_MTCMOS_23_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5228, HW_CCF_MTCMOS_24_0_MAP_MUX),
	REGNAME(mm_hwv, 0x522C, HW_CCF_MTCMOS_24_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5230, HW_CCF_MTCMOS_24_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5234, HW_CCF_MTCMOS_25_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5238, HW_CCF_MTCMOS_25_1_MAP_MUX),
	REGNAME(mm_hwv, 0x523C, HW_CCF_MTCMOS_25_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5240, HW_CCF_MTCMOS_26_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5244, HW_CCF_MTCMOS_26_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5248, HW_CCF_MTCMOS_26_2_MAP_MUX),
	REGNAME(mm_hwv, 0x524C, HW_CCF_MTCMOS_27_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5250, HW_CCF_MTCMOS_27_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5254, HW_CCF_MTCMOS_27_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5258, HW_CCF_MTCMOS_28_0_MAP_MUX),
	REGNAME(mm_hwv, 0x525C, HW_CCF_MTCMOS_28_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5260, HW_CCF_MTCMOS_28_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5264, HW_CCF_MTCMOS_29_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5268, HW_CCF_MTCMOS_29_1_MAP_MUX),
	REGNAME(mm_hwv, 0x526C, HW_CCF_MTCMOS_29_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5270, HW_CCF_MTCMOS_30_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5274, HW_CCF_MTCMOS_30_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5278, HW_CCF_MTCMOS_30_2_MAP_MUX),
	REGNAME(mm_hwv, 0x527C, HW_CCF_MTCMOS_31_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5280, HW_CCF_MTCMOS_31_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5284, HW_CCF_MTCMOS_31_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5288, HW_CCF_MTCMOS_32_0_MAP_MUX),
	REGNAME(mm_hwv, 0x528C, HW_CCF_MTCMOS_32_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5290, HW_CCF_MTCMOS_32_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5294, HW_CCF_MTCMOS_33_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5298, HW_CCF_MTCMOS_33_1_MAP_MUX),
	REGNAME(mm_hwv, 0x529C, HW_CCF_MTCMOS_33_2_MAP_MUX),
	REGNAME(mm_hwv, 0x52A0, HW_CCF_MTCMOS_34_0_MAP_MUX),
	REGNAME(mm_hwv, 0x52A4, HW_CCF_MTCMOS_34_1_MAP_MUX),
	REGNAME(mm_hwv, 0x52A8, HW_CCF_MTCMOS_34_2_MAP_MUX),
	REGNAME(mm_hwv, 0x52AC, HW_CCF_MTCMOS_35_0_MAP_MUX),
	REGNAME(mm_hwv, 0x52B0, HW_CCF_MTCMOS_35_1_MAP_MUX),
	REGNAME(mm_hwv, 0x52B4, HW_CCF_MTCMOS_35_2_MAP_MUX),
	REGNAME(mm_hwv, 0x52B8, HW_CCF_MTCMOS_36_0_MAP_MUX),
	REGNAME(mm_hwv, 0x52BC, HW_CCF_MTCMOS_36_1_MAP_MUX),
	REGNAME(mm_hwv, 0x52C0, HW_CCF_MTCMOS_36_2_MAP_MUX),
	REGNAME(mm_hwv, 0x52C4, HW_CCF_MTCMOS_37_0_MAP_MUX),
	REGNAME(mm_hwv, 0x52C8, HW_CCF_MTCMOS_37_1_MAP_MUX),
	REGNAME(mm_hwv, 0x52CC, HW_CCF_MTCMOS_37_2_MAP_MUX),
	REGNAME(mm_hwv, 0x52D0, HW_CCF_MTCMOS_38_0_MAP_MUX),
	REGNAME(mm_hwv, 0x52D4, HW_CCF_MTCMOS_38_1_MAP_MUX),
	REGNAME(mm_hwv, 0x52D8, HW_CCF_MTCMOS_38_2_MAP_MUX),
	REGNAME(mm_hwv, 0x52DC, HW_CCF_MTCMOS_39_0_MAP_MUX),
	REGNAME(mm_hwv, 0x52E0, HW_CCF_MTCMOS_39_1_MAP_MUX),
	REGNAME(mm_hwv, 0x52E4, HW_CCF_MTCMOS_39_2_MAP_MUX),
	REGNAME(mm_hwv, 0x52E8, HW_CCF_MTCMOS_40_0_MAP_MUX),
	REGNAME(mm_hwv, 0x52EC, HW_CCF_MTCMOS_40_1_MAP_MUX),
	REGNAME(mm_hwv, 0x52F0, HW_CCF_MTCMOS_40_2_MAP_MUX),
	REGNAME(mm_hwv, 0x52F4, HW_CCF_MTCMOS_41_0_MAP_MUX),
	REGNAME(mm_hwv, 0x52F8, HW_CCF_MTCMOS_41_1_MAP_MUX),
	REGNAME(mm_hwv, 0x52FC, HW_CCF_MTCMOS_41_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5300, HW_CCF_MTCMOS_42_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5304, HW_CCF_MTCMOS_42_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5308, HW_CCF_MTCMOS_42_2_MAP_MUX),
	REGNAME(mm_hwv, 0x530C, HW_CCF_MTCMOS_43_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5310, HW_CCF_MTCMOS_43_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5314, HW_CCF_MTCMOS_43_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5318, HW_CCF_MTCMOS_44_0_MAP_MUX),
	REGNAME(mm_hwv, 0x531C, HW_CCF_MTCMOS_44_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5320, HW_CCF_MTCMOS_44_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5324, HW_CCF_MTCMOS_45_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5328, HW_CCF_MTCMOS_45_1_MAP_MUX),
	REGNAME(mm_hwv, 0x532C, HW_CCF_MTCMOS_45_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5330, HW_CCF_MTCMOS_46_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5334, HW_CCF_MTCMOS_46_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5338, HW_CCF_MTCMOS_46_2_MAP_MUX),
	REGNAME(mm_hwv, 0x533C, HW_CCF_MTCMOS_47_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5340, HW_CCF_MTCMOS_47_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5344, HW_CCF_MTCMOS_47_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5348, HW_CCF_MTCMOS_48_0_MAP_MUX),
	REGNAME(mm_hwv, 0x534C, HW_CCF_MTCMOS_48_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5350, HW_CCF_MTCMOS_48_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5354, HW_CCF_MTCMOS_49_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5358, HW_CCF_MTCMOS_49_1_MAP_MUX),
	REGNAME(mm_hwv, 0x535C, HW_CCF_MTCMOS_49_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5360, HW_CCF_MTCMOS_50_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5364, HW_CCF_MTCMOS_50_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5368, HW_CCF_MTCMOS_50_2_MAP_MUX),
	REGNAME(mm_hwv, 0x536C, HW_CCF_MTCMOS_51_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5370, HW_CCF_MTCMOS_51_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5374, HW_CCF_MTCMOS_51_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5378, HW_CCF_MTCMOS_52_0_MAP_MUX),
	REGNAME(mm_hwv, 0x537C, HW_CCF_MTCMOS_52_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5380, HW_CCF_MTCMOS_52_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5384, HW_CCF_MTCMOS_53_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5388, HW_CCF_MTCMOS_53_1_MAP_MUX),
	REGNAME(mm_hwv, 0x538C, HW_CCF_MTCMOS_53_2_MAP_MUX),
	REGNAME(mm_hwv, 0x5390, HW_CCF_MTCMOS_54_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5394, HW_CCF_MTCMOS_54_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5398, HW_CCF_MTCMOS_54_2_MAP_MUX),
	REGNAME(mm_hwv, 0x539C, HW_CCF_MTCMOS_55_0_MAP_MUX),
	REGNAME(mm_hwv, 0x53A0, HW_CCF_MTCMOS_55_1_MAP_MUX),
	REGNAME(mm_hwv, 0x53A4, HW_CCF_MTCMOS_55_2_MAP_MUX),
	REGNAME(mm_hwv, 0x53A8, HW_CCF_MTCMOS_56_0_MAP_MUX),
	REGNAME(mm_hwv, 0x53AC, HW_CCF_MTCMOS_56_1_MAP_MUX),
	REGNAME(mm_hwv, 0x53B0, HW_CCF_MTCMOS_56_2_MAP_MUX),
	REGNAME(mm_hwv, 0x53B4, HW_CCF_MTCMOS_57_0_MAP_MUX),
	REGNAME(mm_hwv, 0x53B8, HW_CCF_MTCMOS_57_1_MAP_MUX),
	REGNAME(mm_hwv, 0x53BC, HW_CCF_MTCMOS_57_2_MAP_MUX),
	REGNAME(mm_hwv, 0x53C0, HW_CCF_MTCMOS_58_0_MAP_MUX),
	REGNAME(mm_hwv, 0x53C4, HW_CCF_MTCMOS_58_1_MAP_MUX),
	REGNAME(mm_hwv, 0x53C8, HW_CCF_MTCMOS_58_2_MAP_MUX),
	REGNAME(mm_hwv, 0x53CC, HW_CCF_MTCMOS_59_0_MAP_MUX),
	REGNAME(mm_hwv, 0x53D0, HW_CCF_MTCMOS_59_1_MAP_MUX),
	REGNAME(mm_hwv, 0x53D4, HW_CCF_MTCMOS_59_2_MAP_MUX),
	REGNAME(mm_hwv, 0x53D8, HW_CCF_MTCMOS_60_0_MAP_MUX),
	REGNAME(mm_hwv, 0x53DC, HW_CCF_MTCMOS_60_1_MAP_MUX),
	REGNAME(mm_hwv, 0x53E0, HW_CCF_MTCMOS_60_2_MAP_MUX),
	REGNAME(mm_hwv, 0x53E4, HW_CCF_MTCMOS_61_0_MAP_MUX),
	REGNAME(mm_hwv, 0x53E8, HW_CCF_MTCMOS_61_1_MAP_MUX),
	REGNAME(mm_hwv, 0x53EC, HW_CCF_MTCMOS_61_2_MAP_MUX),
	REGNAME(mm_hwv, 0x53F0, HW_CCF_MTCMOS_62_0_MAP_MUX),
	REGNAME(mm_hwv, 0x53F4, HW_CCF_MTCMOS_62_1_MAP_MUX),
	REGNAME(mm_hwv, 0x53F8, HW_CCF_MTCMOS_62_2_MAP_MUX),
	REGNAME(mm_hwv, 0x53FC, HW_CCF_MTCMOS_63_0_MAP_MUX),
	REGNAME(mm_hwv, 0x5400, HW_CCF_MTCMOS_63_1_MAP_MUX),
	REGNAME(mm_hwv, 0x5404, HW_CCF_MTCMOS_63_2_MAP_MUX),
	REGNAME(mm_hwv, 0x546C, HW_CCF_PRE_CLK_READY_FOR_CG),
	REGNAME(mm_hwv, 0x5470, HW_CCF_PRE_CLK_READY_FOR_MTCMOS_0),
	REGNAME(mm_hwv, 0x5474, HW_CCF_PRE_CLK_READY_FOR_MTCMOS_1),
	REGNAME(mm_hwv, 0x5484, HW_CCF_MTCMOS_MAP_GRP_0),
	REGNAME(mm_hwv, 0x5488, HW_CCF_MTCMOS_MAP_GRP_1),
	REGNAME(mm_hwv, 0x548C, HW_CCF_MTCMOS_MAP_GRP_2),
	REGNAME(mm_hwv, 0x5490, HW_CCF_MTCMOS_MAP_GRP_3),
	REGNAME(mm_hwv, 0x5494, HW_CCF_MTCMOS_MAP_GRP_4),
	REGNAME(mm_hwv, 0x5498, HW_CCF_MTCMOS_MAP_GRP_5),
	REGNAME(mm_hwv, 0x549C, HW_CCF_MTCMOS_MAP_GRP_6),
	REGNAME(mm_hwv, 0x54A0, HW_CCF_MTCMOS_MAP_GRP_7),
	REGNAME(mm_hwv, 0x54A4, HW_CCF_MTCMOS_MAP_GRP_8),
	REGNAME(mm_hwv, 0x54A8, HW_CCF_MTCMOS_MAP_GRP_9),
	REGNAME(mm_hwv, 0x54AC, HW_CCF_MTCMOS_MAP_GRP_10),
	REGNAME(mm_hwv, 0x54B0, HW_CCF_MTCMOS_MAP_GRP_11),
	REGNAME(mm_hwv, 0x54B4, HW_CCF_MTCMOS_MAP_GRP_12),
	REGNAME(mm_hwv, 0x54B8, HW_CCF_MTCMOS_MAP_GRP_13),
	REGNAME(mm_hwv, 0x54BC, HW_CCF_MTCMOS_MAP_GRP_14),
	REGNAME(mm_hwv, 0x54C0, HW_CCF_MTCMOS_MAP_GRP_15),
	REGNAME(mm_hwv, 0x5514, HW_CCF_MTCMOS_PM_ACK_0),
	REGNAME(mm_hwv, 0x5518, HW_CCF_MTCMOS_PM_ACK_1),
	REGNAME(mm_hwv, 0x58F0, HW_CCF_MTCMOS_PM_REQ_0),
	REGNAME(mm_hwv, 0x58F4, HW_CCF_MTCMOS_PM_REQ_1),
	REGNAME(mm_hwv, 0x146C, HW_CCF_MTCMOS_SET_STATUS_0),
	REGNAME(mm_hwv, 0x1474, HW_CCF_MTCMOS_SET_STATUS_1),
	REGNAME(mm_hwv, 0x1414, HW_CCF_MTCMOS_STATUS_0),
	REGNAME(mm_hwv, 0x1424, HW_CCF_MTCMOS_STATUS_1),
	REGNAME(mm_hwv, 0x1454, HW_CCF_MTCMOS_STATUS_CLR),
	REGNAME(mm_hwv, 0x1468, HW_CCF_PLL_CLR_STATUS),
	REGNAME(mm_hwv, 0x140C, HW_CCF_PLL_DONE),
	REGNAME(mm_hwv, 0x1400, HW_CCF_PLL_ENABLE),
	REGNAME(mm_hwv, 0x1464, HW_CCF_PLL_SET_STATUS),
	REGNAME(mm_hwv, 0x1404, HW_CCF_PLL_STATUS),
	REGNAME(mm_hwv, 0x1450, HW_CCF_PLL_STATUS_CLR),
	REGNAME(mm_hwv, 0x30218, HW_CCF_SCP_MTCMOS_SET_0),
	REGNAME(mm_hwv, 0x30220, HW_CCF_SCP_MTCMOS_SET_1),
	REGNAME(mm_hwv, 0x30210, HW_CCF_SCP_PLL_SET),
	REGNAME(mm_hwv, 0x10218, HW_CCF_TEE_MTCMOS_SET_0),
	REGNAME(mm_hwv, 0x10220, HW_CCF_TEE_MTCMOS_SET_1),
	REGNAME(mm_hwv, 0x5504, HW_CCF_FSM_MTCMOS_ENABLE_0),
	REGNAME(mm_hwv, 0x5508, HW_CCF_FSM_MTCMOS_ENABLE_1),
	REGNAME(mm_hwv, 0x5534, HW_CCF_VOTER_CELL_MUX_ENABLE_0),
	REGNAME(mm_hwv, 0x5538, HW_CCF_VOTER_CELL_MUX_STATUS_0),
	REGNAME(mm_hwv, 0x553C, HW_CCF_VOTER_CELL_MUX_DONE_0),
	REGNAME(mm_hwv, 0x5540, HW_CCF_VOTER_CELL_MUX_ENABLE_1),
	REGNAME(mm_hwv, 0x5544, HW_CCF_VOTER_CELL_MUX_STATUS_1),
	REGNAME(mm_hwv, 0x5548, HW_CCF_VOTER_CELL_MUX_DONE_1),
	REGNAME(mm_hwv, 0x5558, HW_CCF_FSM_MUX_ENABLE_0),
	REGNAME(mm_hwv, 0x555C, HW_CCF_FSM_MUX_ENABLE_1),
	REGNAME(mm_hwv, 0x58F8, HW_CCF_MUX_CKSYS_REQ_0),
	REGNAME(mm_hwv, 0x58FC, HW_CCF_MUX_CKSYS_REQ_1),
	REGNAME(mm_hwv, 0x5900, HW_CCF_MUX_CKSYS_REQ_2),
	REGNAME(mm_hwv, 0x5564, HW_CCF_MUX_CKSYS_ACK_0),
	REGNAME(mm_hwv, 0x5568, HW_CCF_MUX_CKSYS_ACK_1),
	REGNAME(mm_hwv, 0x556C, HW_CCF_MUX_CKSYS_ACK_2),
	REGNAME(mm_hwv, 0x2B00, XPU0_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B04, XPU0_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B08, XPU1_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B0C, XPU1_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B10, XPU2_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B14, XPU2_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B18, XPU3_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B1C, XPU3_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B20, XPU4_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B24, XPU4_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B28, XPU5_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B2C, XPU5_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B30, XPU6_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B34, XPU6_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B38, XPU7_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B3C, XPU7_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B40, XPU8_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B44, XPU8_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x2B48, XPU9_POLL_CG_DONE_31_0),
	REGNAME(mm_hwv, 0x2B4C, XPU9_POLL_CG_DONE_63_32),
	REGNAME(mm_hwv, 0x3F9C, HW_CCF_ECO_OPEN_1),
	REGNAME(mm_hwv, 0x3FA0, HW_CCF_ECO_XPU_0),
	REGNAME(mm_hwv, 0x3FA4, HW_CCF_ECO_XPU_1),
	REGNAME(mm_hwv, 0x550C, HW_CCF_MTCMOS_FLOW_FLAG_SET),
	/* MM SUBSYS PM RG */
	REGNAME(mm_vcore_pm, 0x0D4, ISP_VCORE_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x0D8, ISP_VCORE_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x0DC, ISP_VCORE_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x154, VDEC_VCORE0_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x158, VDEC_VCORE0_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x15C, VDEC_VCORE0_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x1D4, VEN0_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x1D8, VEN0_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x1DC, VEN0_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x254, CAM_VCORE_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x258, CAM_VCORE_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x25C, CAM_VCORE_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x2D4, DISP_VCORE_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x2D8, DISP_VCORE_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x2DC, DISP_VCORE_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x354, MM_INFRA0_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x358, MM_INFRA0_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x35C, MM_INFRA0_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x3D4, MM_INFRA1_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x3D8, MM_INFRA1_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x3DC, MM_INFRA1_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x454, MM_INFRA_AO_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x458, MM_INFRA_AO_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x45C, MM_INFRA_AO_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x4D4, CSI_BS_RX_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x4D8, CSI_BS_RX_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x4DC, CSI_BS_RX_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x554, CSI_LS_RX_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x558, CSI_LS_RX_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x55C, CSI_LS_RX_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x5D4, DSI_PHY0_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x5D8, DSI_PHY0_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x65C, DSI_PHY0_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x654, DSI_PHY1_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x658, DSI_PHY1_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x65C, DSI_PHY1_PM_DEBUG2),
	REGNAME(mm_vcore_pm, 0x6D4, DSI_PHY2_PM_DEBUG0),
	REGNAME(mm_vcore_pm, 0x6D8, DSI_PHY2_PM_DEBUG1),
	REGNAME(mm_vcore_pm, 0x6DC, DSI_PHY2_PM_DEBUG2),
	REGNAME(isp_main_pm, 0x054, ISP_MAIN_PM_DEBUG0),
	REGNAME(isp_main_pm, 0x058, ISP_MAIN_PM_DEBUG1),
	REGNAME(isp_main_pm, 0x05C, ISP_MAIN_PM_DEBUG2),
	REGNAME(isp_dip_pm, 0x054, ISP_DIP_PM_DEBUG0),
	REGNAME(isp_dip_pm, 0x058, ISP_DIP_PM_DEBUG1),
	REGNAME(isp_dip_pm, 0x05C, ISP_DIP_PM_DEBUG2),
	REGNAME(isp_traw_pm, 0x054, ISP_TRAW_PM_DEBUG0),
	REGNAME(isp_traw_pm, 0x058, ISP_TRAW_PM_DEBUG1),
	REGNAME(isp_traw_pm, 0x05C, ISP_TRAW_PM_DEBUG2),
	REGNAME(isp_wpe_eis_pm, 0x054, ISP_WPE_EIS_PM_DEBUG0),
	REGNAME(isp_wpe_eis_pm, 0x058, ISP_WPE_EIS_PM_DEBUG1),
	REGNAME(isp_wpe_eis_pm, 0x05C, ISP_WPE_EIS_PM_DEBUG2),
	REGNAME(isp_wpe_tnr_pm, 0x054, ISP_WPE_TNR_PM_DEBUG0),
	REGNAME(isp_wpe_tnr_pm, 0x058, ISP_WPE_TNR_PM_DEBUG1),
	REGNAME(isp_wpe_tnr_pm, 0x05C, ISP_WPE_TNR_PM_DEBUG2),
	REGNAME(isp_wpe_lite_pm, 0x054, ISP_WPE_LITE_PM_DEBUG0),
	REGNAME(isp_wpe_lite_pm, 0x058, ISP_WPE_LITE_PM_DEBUG1),
	REGNAME(isp_wpe_lite_pm, 0x05C, ISP_WPE_LITE_PM_DEBUG2),
	REGNAME(disp0_pm, 0x054, DISP0_PM_DEBUG0),
	REGNAME(disp0_pm, 0x058, DISP0_PM_DEBUG1),
	REGNAME(disp0_pm, 0x05C, DISP0_PM_DEBUG2),
	REGNAME(disp1_pm, 0x054, DISP1_PM_DEBUG0),
	REGNAME(disp1_pm, 0x058, DISP1_PM_DEBUG1),
	REGNAME(disp1_pm, 0x05C, DISP1_PM_DEBUG2),
	REGNAME(ovl0_pm, 0x054, OVL0_PM_DEBUG0),
	REGNAME(ovl0_pm, 0x058, OVL0_PM_DEBUG1),
	REGNAME(ovl0_pm, 0x05C, OVL0_PM_DEBUG2),
	REGNAME(ovl1_pm, 0x054, OVL1_PM_DEBUG0),
	REGNAME(ovl1_pm, 0x058, OVL1_PM_DEBUG1),
	REGNAME(ovl1_pm, 0x05C, OVL1_PM_DEBUG2),
	REGNAME(mml1_pm, 0x054, MML1_PM_DEBUG0),
	REGNAME(mml1_pm, 0x058, MML1_PM_DEBUG1),
	REGNAME(mml1_pm, 0x05C, MML1_PM_DEBUG2),
	REGNAME(mml0_pm, 0x054, MML0_PM_DEBUG0),
	REGNAME(mml0_pm, 0x058, MML0_PM_DEBUG1),
	REGNAME(mml0_pm, 0x05C, MML0_PM_DEBUG2),
	REGNAME(edptx_pm, 0x054, EDPTX_PM_DEBUG0),
	REGNAME(edptx_pm, 0x058, EDPTX_PM_DEBUG1),
	REGNAME(edptx_pm, 0x05C, EDPTX_PM_DEBUG2),
	REGNAME(dptx_pm, 0x054, DPTX_PM_DEBUG0),
	REGNAME(dptx_pm, 0x058, DPTX_PM_DEBUG1),
	REGNAME(dptx_pm, 0x05C, DPTX_PM_DEBUG2),
	REGNAME(vdec0_pm, 0x054, VDEC0_PM_DEBUG0),
	REGNAME(vdec0_pm, 0x058, VDEC0_PM_DEBUG1),
	REGNAME(vdec0_pm, 0x05C, VDEC0_PM_DEBUG2),
	REGNAME(vdec1_pm, 0x054, PM_DEBUG),
	REGNAME(vdec1_pm, 0x054, VDEC1_PM_DEBUG0),
	REGNAME(vdec1_pm, 0x058, VDEC1_PM_DEBUG1),
	REGNAME(vdec1_pm, 0x05C, VDEC1_PM_DEBUG2),
	REGNAME(venc1_pm, 0x054, VENC1_PM_DEBUG0),
	REGNAME(venc1_pm, 0x058, VENC1_PM_DEBUG1),
	REGNAME(venc1_pm, 0x05C, VENC1_PM_DEBUG2),
	REGNAME(venc2_pm, 0x054, VENC2_PM_DEBUG0),
	REGNAME(venc2_pm, 0x058, VENC2_PM_DEBUG1),
	REGNAME(venc2_pm, 0x05C, VENC2_PM_DEBUG2),
	REGNAME(cam_rawa_pm, 0x054, CAM_RAWA_PM_DEBUG0),
	REGNAME(cam_rawa_pm, 0x058, CAM_RAWA_PM_DEBUG1),
	REGNAME(cam_rawa_pm, 0x05C, CAM_RAWA_PM_DEBUG2),
	REGNAME(cam_rawb_pm, 0x054, CAM_RAWB_PM_DEBUG0),
	REGNAME(cam_rawb_pm, 0x058, CAM_RAWB_PM_DEBUG1),
	REGNAME(cam_rawb_pm, 0x05C, CAM_RAWB_PM_DEBUG2),
	REGNAME(cam_rawc_pm, 0x054, CAM_RAWC_PM_DEBUG0),
	REGNAME(cam_rawc_pm, 0x058, CAM_RAWC_PM_DEBUG1),
	REGNAME(cam_rawc_pm, 0x05C, CAM_RAWC_PM_DEBUG2),
	REGNAME(cam_rmsa_pm, 0x054, CAM_RMSA_PM_DEBUG0),
	REGNAME(cam_rmsa_pm, 0x058, CAM_RMSA_PM_DEBUG1),
	REGNAME(cam_rmsa_pm, 0x05C, CAM_RMSA_PM_DEBUG2),
	REGNAME(cam_rmsb_pm, 0x054, CAM_RMSB_PM_DEBUG0),
	REGNAME(cam_rmsb_pm, 0x058, CAM_RMSB_PM_DEBUG1),
	REGNAME(cam_rmsb_pm, 0x05C, CAM_RMSB_PM_DEBUG2),
	REGNAME(cam_rmsc_pm, 0x054, CAM_RMSC_PM_DEBUG0),
	REGNAME(cam_rmsc_pm, 0x058, CAM_RMSC_PM_DEBUG1),
	REGNAME(cam_rmsc_pm, 0x05C, CAM_RMSC_PM_DEBUG2),
	REGNAME(cam_mraw_pm, 0x054, CAM_MRAW_PM_DEBUG0),
	REGNAME(cam_mraw_pm, 0x058, CAM_MRAW_PM_DEBUG1),
	REGNAME(cam_mraw_pm, 0x05C, CAM_MRAW_PM_DEBUG2),
	REGNAME(cam_main_pm, 0x054, CAM_MAIN_PM_DEBUG0),
	REGNAME(cam_main_pm, 0x058, CAM_MAIN_PM_DEBUG1),
	REGNAME(cam_main_pm, 0x05C, CAM_MAIN_PM_DEBUG2),
	REGNAME(cam_ccu_pm, 0x054, CAM_CCU_PM_DEBUG0),
	REGNAME(cam_ccu_pm, 0x058, CAM_CCU_PM_DEBUG1),
	REGNAME(cam_ccu_pm, 0x05C, CAM_CCU_PM_DEBUG2),
	REGNAME(mminfra_hwvote, 0x100, SW_VOTE),
	REGNAME(mminfra_hwvote, 0x110, HW_VOTE_INTEN),
	REGNAME(mminfra_hwvote, 0x114, HW_VOTE_INTSTA),
	REGNAME(mminfra_hwvote, 0x118, IRQ_STATUS),
	REGNAME(mminfra_hwvote, 0x120, POWER_ON_OFF_MASK_0),
	REGNAME(mminfra_hwvote, 0X124, POWER_ON_OFF_MASK_1),
	REGNAME(mminfra_hwvote, 0x140, ALL_VOTE_STATUS),
	REGNAME(irq_step_debug, 0xF98, IRQ_STEP_DEBUG),
	{},
};

static const struct regname *get_all_mt6991_regnames(void)
{
	return rn;
}

static void init_regbase(void)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(rb) - 1; i++) {
		if (!rb[i].phys)
			continue;

		if (i == hwv || i == mm_hwv)
			rb[i].virt = ioremap(rb[i].phys, 0x100000);
		else
			rb[i].virt = ioremap(rb[i].phys, 0x1000);
	}
}

u32 get_mt6991_reg_value(u32 id, u32 ofs)
{
	if (id >= chk_sys_num)
		return 0;

	return clk_readl(rb[id].virt + ofs);
}
EXPORT_SYMBOL_GPL(get_mt6991_reg_value);

/*
 * clkchk pwr_data
 */

struct pwr_data {
	const char *pvdname;
	enum chk_sys_id id;
	u32 base;
	u32 ofs;
};

/*
 * clkchk pwr_data
 */
static struct pwr_data pvd_pwr_data[] = {
	{"audiosys", afe, spm, 0x0E4C},
	{"camsys_ipe", camsys_ipe, mmpc, 0x0034},
	{"camsys_mraw", cam_mr, mmpc, 0x0034},
	{"camsys_rawa", cam_ra, mmpc, 0x0038},
	{"camsys_rawb", cam_rb, mmpc, 0x003C},
	{"camsys_rawc", cam_rc, mmpc, 0x0040},
	{"camsys_rmsa", camsys_rmsa, mmpc, 0x0044},
	{"camsys_rmsb", camsys_rmsb, mmpc, 0x0048},
	{"camsys_rmsc", camsys_rmsc, mmpc, 0x004C},
	{"camsys_yuva", cam_ya, mmpc, 0x0038},
	{"camsys_yuvb", cam_yb, mmpc, 0x003C},
	{"camsys_yuvc", cam_yc, mmpc, 0x0040},
	{"cam_main_r1a", cam_m, mmpc, 0x0050},
	{"cam_vcore_r1a", cam_v, mmpc, 0x0050},
	{"ccu", ccu, mmpc, 0x0058},
	{"dip_nr1_dip1", dip_nr1_dip1, mmpc, 0x0004},
	{"dip_nr2_dip1", dip_nr2_dip1, mmpc, 0x0004},
	{"dip_top_dip1", dip_top_dip1, mmpc, 0x0004},
	{"mmsys1", mm1, mmpc, 0x0068},
	{"mmsys0", mm, mmpc, 0x0064},
	{"disp_vdisp_ao_config", mm_v, mmpc, 0x0060},
	{"imgsys_main", img, mmpc, 0x0008},
	{"img_vcore_d1a", img_v, mmpc, 0x0008},
	{"mdpsys1", mdp1, mmpc, 0x0080},
	{"mdpsys", mdp, mmpc, 0x007C},
	{"ovlsys1_config", ovl1, mmpc, 0x0070},
	{"ovlsys_config", ovl, mmpc, 0x006C},
	{"traw_cap_dip1", traw_cap_dip1, spm, 0x0000},
	{"traw_dip1", traw_dip1, spm, 0x0000},
	{"vdecsys", vde2, mmpc, 0x0020},
	{"vdecsys_soc", vde1, mmpc, 0x001C},
	{"vencsys", ven1, mmpc, 0x0028},
	{"vencsys_c1", ven2, mmpc, 0x002C},
	{"vencsys_c2", ven_c2, mmpc, 0x0030},
	{"wpe1_dip1", wpe1_dip1, mmpc, 0x0010},
	{"wpe2_dip1", wpe2_dip1, mmpc, 0x0014},
	{"wpe3_dip1", wpe3_dip1, mmpc, 0x0018},
};

static int get_pvd_pwr_data_idx(const char *pvdname)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(pvd_pwr_data); i++) {
		if (pvd_pwr_data[i].pvdname == NULL)
			continue;
		if (!strcmp(pvdname, pvd_pwr_data[i].pvdname))
			return i;
	}

	return -1;
}

/*
 * clkchk pwr_status
 */
static u32 get_pwr_status(s32 idx)
{
	if (idx < 0 || idx >= ARRAY_SIZE(pvd_pwr_data))
		return 0;

	if (pvd_pwr_data[idx].id >= chk_sys_num)
		return 0;

	return clk_readl(rb[pvd_pwr_data[idx].base].virt + pvd_pwr_data[idx].ofs);
}

static bool is_cg_chk_pwr_on(void)
{
#if CG_CHK_PWRON_ENABLE
	return true;
#endif
	return false;
}

#if CHECK_VCORE_FREQ
/*
 * clkchk vf table
 */

struct mtk_vf {
	const char *name;
	int freq_table[7];
};

#define MTK_VF_TABLE(_n, _freq0, _freq1, _freq2, _freq3, _freq4, _freq5, _freq6) {		\
		.name = _n,		\
		.freq_table = {_freq0, _freq1, _freq2, _freq3, _freq4, _freq5, _freq6},	\
	}

/*
 * Opp0 : 0p875v
 * Opp1 : 0p825v
 * Opp2 : 0p725v
 * Opp3 : 0p65v
 * Opp4 : 0p60v
 * Opp5 : 0p575v
 * Opp6 : 0p55v
 */
static struct mtk_vf vf_table[] = {
	/* Opp0, Opp1, Opp2, Opp3, Opp4, Opp5, Opp6 */
	MTK_VF_TABLE("ck_axi_sel", 156000, 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("ck_mem_sub_sel", 728000, 728000, 546000, 436800, 364000, 218400, 218400),
	MTK_VF_TABLE("ck_io_noc_sel", 242700, 242700, 242700, 242700, 242700, 242700, 242700),
	MTK_VF_TABLE("ck_p_axi_sel", 156000, 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("ck_pextp0_axi_sel", 156000, 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("ck_pextp1_usb_axi_sel", 156000, 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("ck_p_fmem_sub_sel", 546000, 546000, 546000, 436800, 364000, 218400, 218400),
	MTK_VF_TABLE("ck_pexpt0_mem_sub_sel", 546000, 546000, 546000, 436800, 364000, 218400, 218400),
	MTK_VF_TABLE("ck_pextp1_usb_mem_sub_sel", 546000, 546000, 546000, 436800, 364000, 218400, 218400),
	MTK_VF_TABLE("ck_p_noc_sel", 728000, 728000, 728000, 546000, 436800, 273000, 273000),
	MTK_VF_TABLE("ck_emi_n_sel", 200000, 200000, 200000, 200000, 200000, 200000, 200000),
	MTK_VF_TABLE("ck_emi_s_sel", 200000, 200000, 200000, 200000, 200000, 200000, 200000),
	MTK_VF_TABLE("ck_ap2conn_host_sel", 78000, 78000, 78000, 78000, 78000, 78000, 78000),
	MTK_VF_TABLE("ck_atb_sel", 364000, 364000, 364000, 364000, 364000, 364000, 364000),
	MTK_VF_TABLE("ck_cirq_sel", 78000, 78000, 78000, 78000, 78000, 78000, 78000),
	MTK_VF_TABLE("ck_pbus_156m_sel", 312000, 312000, 312000, 312000, 312000, 312000, 312000),
	MTK_VF_TABLE("ck_efuse_sel", 26000, 26000, 26000, 26000, 26000, 26000, 26000),
	MTK_VF_TABLE("ck_mcl3gic_sel", 156000, 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("ck_mcinfra_sel", 242700, 242700, 242700, 242700, 242700, 242700, 242700),
	MTK_VF_TABLE("ck_dsp_sel", 520000, 499200, 260000, 260000, 260000, 260000, 260000),
	MTK_VF_TABLE("ck_mfg_ref_sel", 156000, 156000, 156000, 156000, 156000, 156000, 156000),
	MTK_VF_TABLE("ck_mfg_eb_sel", 218400, 218400, 218400, 218400, 218400, 218400, 218400),
	MTK_VF_TABLE("ck_uart_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_spi0_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_spi1_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_spi2_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_spi3_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_spi4_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_spi5_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_spi6_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_spi7_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_msdc30_1_sel", 192000, 192000, 192000, 192000, 192000, 192000, 192000),
	MTK_VF_TABLE("ck_msdc30_2_sel", 192000, 192000, 192000, 192000, 192000, 192000, 192000),
	MTK_VF_TABLE("ck_disp_pwm_sel", 130000, 130000, 130000, 130000, 130000, 130000, 130000),
	MTK_VF_TABLE("ck_usb_1p_sel", 124800, 124800, 124800, 124800, 124800, 124800, 124800),
	MTK_VF_TABLE("ck_usb_xhci_1p_sel", 124800, 124800, 124800, 124800, 124800, 124800, 124800),
	MTK_VF_TABLE("ck_usb_fmcnt_p1_sel", 48000, 48000, 48000, 48000, 48000, 48000, 48000),
	MTK_VF_TABLE("ck_i2c_p_sel", 249600, 249600, 249600, 249600, 249600, 249600, 249600),
	MTK_VF_TABLE("ck_i2c_east_sel", 249600, 249600, 249600, 249600, 249600, 249600, 249600),
	MTK_VF_TABLE("ck_i2c_west_sel", 249600, 249600, 249600, 249600, 249600, 249600, 249600),
	MTK_VF_TABLE("ck_i2c_north_sel", 249600, 249600, 249600, 249600, 249600, 249600, 249600),
	MTK_VF_TABLE("ck_aes_ufsfde_sel", 546000, 546000, 546000, 546000, 416000, 416000, 416000),
	MTK_VF_TABLE("ck_sel", 499200, 499200, 499200, 499200, 273000, 273000, 273000),
	MTK_VF_TABLE("ck_aud_1_sel", 180600, 180600, 180600, 180600, 180600, 180600, 180600),
	MTK_VF_TABLE("ck_aud_2_sel", 196600, 196600, 196600, 196600, 196600, 196600, 196600),
	MTK_VF_TABLE("ck_adsp_sel", 800000, 800000, 800000, 800000, 800000, 800000, 800000),
	MTK_VF_TABLE("ck_adsp_uarthub_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_dpmaif_main_sel", 499200, 499200, 436800, 416000, 364000, 273000, 273000),
	MTK_VF_TABLE("ck_pwm_sel", 78000, 78000, 78000, 78000, 78000, 78000, 78000),
	MTK_VF_TABLE("ck_mcupm_sel", 218400, 218400, 218400, 218400, 218400, 218400, 218400),
	MTK_VF_TABLE("ck_ipseast_sel", 728000, 728000, 728000, 546000, 436800, 364000, 364000),
	MTK_VF_TABLE("ck_tl_sel", 218400, 218400, 218400, 218400, 218400, 218400, 218400),
	MTK_VF_TABLE("ck_tl_p1_sel", 218400, 218400, 218400, 218400, 218400, 218400, 218400),
	MTK_VF_TABLE("ck_tl_p2_sel", 218400, 218400, 218400, 218400, 218400, 218400, 218400),
	MTK_VF_TABLE("ck_md_emi_sel", 546000, 546000, 546000, 546000, 546000, 546000, 546000),
	MTK_VF_TABLE("ck_sdf_sel", 624000, 624000, 624000, 364000, 364000, 364000, 364000),
	MTK_VF_TABLE("ck_uarthub_b_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck_dpsw_cmp_26m_sel", 26000, 26000, 26000, 26000, 26000, 26000, 26000),
	MTK_VF_TABLE("ck_smapck_sel", 68300, 68300, 68300, 68300, 68300, 68300, 68300),
	MTK_VF_TABLE("ck_ssr_pka_sel", 436800, 436800, 436800, 364000, 273000, 136500, 136500),
	MTK_VF_TABLE("ck_ssr_dma_sel", 436800, 436800, 364000, 312000, 273000, 136500, 136500),
	MTK_VF_TABLE("ck_ssr_kdf_sel", 312000, 312000, 312000, 312000, 273000, 136500, 136500),
	MTK_VF_TABLE("ck_ssr_rng_sel", 273000, 273000, 273000, 273000, 273000, 273000, 273000),
	MTK_VF_TABLE("ck_spu0_sel", 436800, 364000, 26000, 26000, 26000, 136500, 136500),
	MTK_VF_TABLE("ck_spu1_sel", 436800, 364000, 26000, 26000, 26000, 136500, 136500),
	MTK_VF_TABLE("ck_dxcc_sel", 273000, 273000, 273000, 273000, 273000, 273000, 273000),
	MTK_VF_TABLE("ck2_seninf0_sel", 499200, 499200, 499200, 416000, 364000, 312000, 312000),
	MTK_VF_TABLE("ck2_seninf1_sel", 499200, 499200, 499200, 416000, 364000, 312000, 312000),
	MTK_VF_TABLE("ck2_seninf2_sel", 499200, 499200, 499200, 416000, 364000, 312000, 312000),
	MTK_VF_TABLE("ck2_seninf3_sel", 499200, 499200, 499200, 416000, 364000, 312000, 312000),
	MTK_VF_TABLE("ck2_seninf4_sel", 499200, 499200, 499200, 416000, 364000, 312000, 312000),
	MTK_VF_TABLE("ck2_seninf5_sel", 499200, 499200, 499200, 416000, 364000, 312000, 312000),
	MTK_VF_TABLE("ck2_ccusys_sel", 832000, 832000, 832000, 832000, 832000, 832000, 832000),
	MTK_VF_TABLE("ck2_ccutm_sel", 208000, 208000, 208000, 208000, 208000, 208000, 208000),
	MTK_VF_TABLE("ck2_venc_sel", 832000, 832000, 458333, 312000, 26000, 249600, 249600),
	MTK_VF_TABLE("ck2_mminfra_sel", 832000, 728000, 624000, 458333, 364000, 242700, 242700),
	MTK_VF_TABLE("ck2_mminfra_snoc_sel", 916667, 728000, 546000, 436800, 312000, 312000, 1092000),
	MTK_VF_TABLE("ck2_mmup_sel", 728000, 728000, 728000, 728000, 728000, 728000, 728000),
	MTK_VF_TABLE("ck2_mminfra_ao_sel", 546000, 546000, 546000, 546000, 546000, 546000, 546000),
	{},
};
#endif

static const char *get_vf_name(int id)
{
#if CHECK_VCORE_FREQ
	if (id < 0) {
		pr_err("[%s]Negative index detected\n", __func__);
		return NULL;
	}

	return vf_table[id].name;

#else
	return NULL;
#endif
}

static int get_vf_opp(int id, int opp)
{
#if CHECK_VCORE_FREQ
	if (id < 0 || opp < 0) {
		pr_err("[%s]Negative index detected\n", __func__);
		return 0;
	}

	return vf_table[id].freq_table[opp];
#else
	return 0;
#endif
}

static u32 get_vf_num(void)
{
#if CHECK_VCORE_FREQ
	return ARRAY_SIZE(vf_table) - 1;
#else
	return 0;
#endif
}

static int get_vcore_opp(void)
{
#if IS_ENABLED(CONFIG_MTK_DVFSRC_HELPER) && CHECK_VCORE_FREQ
	return mtk_dvfsrc_query_opp_info(MTK_DVFSRC_SW_REQ_VCORE_OPP);
#else
	return VCORE_NULL;
#endif
}

static unsigned int reg_dump_addr[ARRAY_SIZE(rn) - 1];
static unsigned int reg_dump_val[ARRAY_SIZE(rn) - 1];
static bool reg_dump_valid[ARRAY_SIZE(rn) - 1];

void set_subsys_reg_dump_mt6991(enum chk_sys_id id[])
{
	const struct regname *rns = &rn[0];
	int i, j;

	for (i = 0; i < ARRAY_SIZE(rn) - 1 && rns->base != NULL; i++, rns++) {
		reg_dump_addr[i] = 0;
		reg_dump_val[i] = 0;
		reg_dump_valid[i] = false;
		if (!is_valid_reg(ADDR(rns)))
			continue;

		for (j = 0; id[j] != chk_sys_num; j++) {
			/* filter out the subsys that we don't want */
			if (rns->id == id[j])
				break;
		}

		if (id[j] == chk_sys_num)
			continue;

		if (rns->base->pg != PD_NULL)
			if (!pdchk_pd_is_on(rns->base->pg))
				continue;

		reg_dump_addr[i] = PHYSADDR(rns);
		reg_dump_val[i] = clk_readl(ADDR(rns));
		/* record each register dump index validation */
		reg_dump_valid[i] = true;
	}
}
EXPORT_SYMBOL_GPL(set_subsys_reg_dump_mt6991);

void get_subsys_reg_dump_mt6991(void)
{
	const struct regname *rns = &rn[0];
	int i;

	for (i = 0; i < ARRAY_SIZE(rn) - 1 && rns->base != NULL; i++, rns++) {
		if (reg_dump_valid[i])
			pr_info("%-18s: [0x%08x] = 0x%08x\n",
					rns->name, reg_dump_addr[i], reg_dump_val[i]);
	}
}
EXPORT_SYMBOL_GPL(get_subsys_reg_dump_mt6991);

void print_subsys_reg_mt6991(enum chk_sys_id id)
{
	struct regbase *rb_dump;
	const struct regname *rns = &rn[0];
	int pwr_idx = PD_NULL;
	int i;

	if (id >= chk_sys_num) {
		pr_info("wrong id:%d\n", id);
		return;
	}

	for (i = 0; i < ARRAY_SIZE(pvd_pwr_data); i++) {
		if (pvd_pwr_data[i].id == id) {
			pwr_idx = i;
			break;
		}
	}

	rb_dump = &rb[id];

	for (i = 0; i < ARRAY_SIZE(rn) - 1 && rns->base != NULL; i++, rns++) {
		if (!is_valid_reg(ADDR(rns)))
			continue;

		/* filter out the subsys that we don't want */
		if (rns->base != rb_dump)
			continue;

		if (pwr_idx != PD_NULL) {
			if (!pwr_hw_is_on(PWR_CON_STA, pwr_idx))
				return;
		}

		pr_info("%-18s: [0x%08x] = 0x%08x\n",
			rns->name, PHYSADDR(rns), clk_readl(ADDR(rns)));
	}
}
EXPORT_SYMBOL_GPL(print_subsys_reg_mt6991);

static enum chk_sys_id pm_dump_id[] = {
	mm_vcore_pm,
	isp_main_pm,
	isp_dip_pm,
	isp_traw_pm,
	isp_wpe_eis_pm,
	isp_wpe_tnr_pm,
	isp_wpe_lite_pm,
	disp0_pm,
	disp1_pm,
	ovl0_pm,
	ovl1_pm,
	mml1_pm,
	mml0_pm,
	edptx_pm,
	dptx_pm,
	vdec0_pm,
	vdec1_pm,
	venc1_pm,
	venc2_pm,
	cam_rawa_pm,
	cam_rawb_pm,
	cam_rawc_pm,
	cam_rmsa_pm,
	cam_rmsb_pm,
	cam_rmsc_pm,
	cam_mraw_pm,
	cam_main_pm,
	cam_ccu_pm,
	chk_sys_num,
};

int chk_pm_state(void)
{
	const struct regname *rns = &rn[0];
	u32 chk_val = 0;
	u8 wait_cnt = 0;
	bool state_valid = false;
	int i, j;

	set_subsys_reg_dump_mt6991(pm_dump_id);

	for (i = 0; i < ARRAY_SIZE(rn) - 1 && rns->base != NULL; i++, rns++) {
		/* check pm_debug0 only */
		if ((reg_dump_valid[i] == 0) || ((PHYSADDR(rns) & 0xF) != 0x4))
			continue;

		chk_val = reg_dump_val[i];
		wait_cnt = 0;
		do {
			/* check if pm state neither power on nor off idle */
			if (((chk_val & 0xFFFFFF) != debug_mapping[POWER_OFF_IDLE].rg_val)
					&& ((chk_val & 0xFFFFFF) != debug_mapping[POWER_ON_IDLE].rg_val)) {
				udelay(10);
				wait_cnt++;
			} else
				break;

			/* retry 10 times to check if pm state is stucked */
			if (wait_cnt > 10) {
				state_valid = false;
				for (j = 0; j < PM_STATE_NUM; j++) {
					/* print current state */
					if ((chk_val & 0xFFFFFF) == debug_mapping[j].rg_val) {
						pr_info("%-18s: %s(0x%08x)\n", rns->name,
							debug_mapping[j].map_str,
							chk_val);
						state_valid = true;
					}
				}

				/* state not matched, possible fast on/off */
				if (!state_valid)
					pr_info("%-18s: multiple state(0x%08x)\n",
						rns->name, chk_val);
				break;
			}

			chk_val = clk_readl(ADDR(rns));
		}while(1);
	}

	return 0;
}

void clkchk_debug_dump_mt6991(enum chk_sys_id id[],
		char *exception_name, bool trigger_vcp_dump, bool trigger_bugon)
{
	const struct fmeter_clk *fclks;

	fclks = mt_get_fmeter_clks();
	set_subsys_reg_dump_mt6991(id);
	get_subsys_reg_dump_mt6991();

	chk_pm_state();
	dump_clk_event();
	pdchk_dump_trace_evt();

	for (; fclks != NULL && fclks->type != FT_NULL; fclks++) {
		if (fclks->type != SUBSYS)
			pr_notice("[%s] %d khz\n", fclks->name,
				mt_get_fmeter_freq(fclks->id, fclks->type));
	}

	/* flag set false when trigger by adb cmd to avoid system abnormal */
	if (clkchk_bug_on_flag) {
		if (trigger_vcp_dump) {
#if IS_ENABLED(CONFIG_MTK_TINYSYS_VCP_SUPPORT)
			vcp_cmd_ex(HWCCF_FEATURE_ID, VCP_DUMP, exception_name);
#endif
			mdelay(10);
		}

		if (trigger_bugon)
			BUG_ON(1);
	}
}
EXPORT_SYMBOL_GPL(clkchk_debug_dump_mt6991);

#if IS_ENABLED(CONFIG_DEVICE_MODULES_MTK_DEVAPC)
static enum chk_sys_id devapc_dump_id[] = {
	spm,
	mmpc,
	apifrbus_ao_io_reg_bus,
	ck,
	apmixed,
	ck2,
	apmixed2,
	vlp_ck,
	mfg_ao,
	mfgsc0_ao,
	mfgsc1_ao,
	ven1,
	hwv,
	mm_hwv,
	mm_vcore_pm,
	isp_main_pm,
	isp_dip_pm,
	isp_traw_pm,
	isp_wpe_eis_pm,
	isp_wpe_tnr_pm,
	isp_wpe_lite_pm,
	disp0_pm,
	disp1_pm,
	ovl0_pm,
	ovl1_pm,
	mml1_pm,
	mml0_pm,
	edptx_pm,
	dptx_pm,
	vdec0_pm,
	vdec1_pm,
	venc1_pm,
	venc2_pm,
	cam_rawa_pm,
	cam_rawb_pm,
	cam_rawc_pm,
	cam_rmsa_pm,
	cam_rmsb_pm,
	cam_rmsc_pm,
	cam_mraw_pm,
	cam_main_pm,
	cam_ccu_pm,
	mminfra_hwvote,
	irq_step_debug,
	chk_sys_num,
};

static void devapc_dump(void)
{
	clkchk_debug_dump_mt6991(devapc_dump_id, "clk_devapc", true, false);
}

static struct devapc_vio_callbacks devapc_vio_handle = {
	.id = DEVAPC_SUBSYS_CLKMGR,
	.debug_dump = devapc_dump,
};
#endif

#ifdef CONFIG_MTK_SERROR_HOOK
static void serror_dump(void)
{
	clkchk_debug_dump_mt6991(devapc_dump_id, "clk_serror", true, false);
}
static void clkchk_arm64_serror_panic_hook(void *data,
		struct pt_regs *regs, unsigned long esr)
{
	serror_dump();
}
#endif

static const char * const off_pll_names[] = {
	"mfgpll",
	"mfgpll-sc0",
	"mfgpll-sc1",
	"univpll",
	"msdcpll",
	"mainpll2",
	"univpll2",
	"mmpll2",
	"imgpll",
	"tvdpll1",
	"tvdpll2",
	"tvdpll3",
	NULL
};

static const char * const notice_pll_names[] = {
	"adsppll",
	"vlp-apll1",
	"vlp-apll2",
	NULL
};

static const char * const bypass_pll_name[] = {
	"univpll",
	NULL
};

static const char * const *get_off_pll_names(void)
{
	return off_pll_names;
}

static const char * const *get_notice_pll_names(void)
{
	return notice_pll_names;
}

static const char * const *get_bypass_pll_name(void)
{
	return bypass_pll_name;
}

static bool is_pll_chk_bug_on(void)
{
#if (BUG_ON_CHK_ENABLE) && (IS_ENABLED(CONFIG_MTK_CLKMGR_DEBUG))
	return true;
#endif
	return false;
}

static bool is_suspend_retry_stop(bool reset_cnt)
{
	if (reset_cnt == true) {
		suspend_cnt = 0;
		return true;
	}

	suspend_cnt++;
	pr_notice("%s: suspend cnt: %d\n", __func__, suspend_cnt);

	if (suspend_cnt < 2)
		return false;

	return true;
}

static void dump_hwv_history(struct regmap *regmap, u32 id)
{
	u32 set[XPU_NUM] = {0};
	int i;

	if (!IS_ERR_OR_NULL(regmap)) {
		for (i = 0; i < XPU_NUM; i++) {
			regmap_read(regmap, HWV_XPU_CG_SET(i, id), &set[i]);
			pr_notice("set: HW_CCF_XPU%d_CG_SET_%d: 0x%x\n", i, id, set[i]);
		}
	}
}

static enum chk_sys_id bus_dump_id[] = {
	ck,
	ck2,
	vlp_ck,
	apmixed,
	apmixed2,
	hwv,
	mm_hwv,
	mm_vcore_pm,
	isp_main_pm,
	isp_dip_pm,
	isp_traw_pm,
	isp_wpe_eis_pm,
	isp_wpe_tnr_pm,
	isp_wpe_lite_pm,
	disp0_pm,
	disp1_pm,
	ovl0_pm,
	ovl1_pm,
	mml1_pm,
	mml0_pm,
	edptx_pm,
	dptx_pm,
	vdec0_pm,
	vdec1_pm,
	venc1_pm,
	venc2_pm,
	cam_rawa_pm,
	cam_rawb_pm,
	cam_rawc_pm,
	cam_rmsa_pm,
	cam_rmsb_pm,
	cam_rmsc_pm,
	cam_mraw_pm,
	cam_main_pm,
	cam_ccu_pm,
	chk_sys_num,
};

static void dump_bus_reg(struct regmap *regmap, u32 ofs)
{
	clkchk_debug_dump_mt6991(bus_dump_id, "hwv_cg_timeout", true, true);
}

static enum chk_sys_id pll_dump_id[] = {
	ck,
	ck2,
	vlp_ck,
	apmixed,
	apmixed2,
	chk_sys_num,
};

static void dump_pll_reg(bool bug_on)
{
	clkchk_debug_dump_mt6991(pll_dump_id, "pll_abnormal", true, bug_on);
}

static void check_hwv_irq_sta(void)
{
	u32 irq_sta;

	irq_sta = get_mt6991_reg_value(hwv, HWV_IRQ_STATUS);

	if ((irq_sta & HWV_INT_CG_TRIGGER) == HWV_INT_CG_TRIGGER) {
		dump_hwv_history(NULL, 0);
		dump_bus_reg(NULL, 0);
	}
	if ((irq_sta & HWV_INT_PLL_TRIGGER) == HWV_INT_PLL_TRIGGER)
		dump_pll_reg(true);
}

static void check_mm_hwv_irq_sta(void)
{
	u32 irq_sta;

	irq_sta = get_mt6991_reg_value(mm_hwv, HWV_IRQ_STATUS);

	if ((irq_sta & HWV_INT_CG_TRIGGER) == HWV_INT_CG_TRIGGER) {
		dump_hwv_history(NULL, 0);
		dump_bus_reg(NULL, 0);
	}
	if ((irq_sta & HWV_INT_PLL_TRIGGER) == HWV_INT_PLL_TRIGGER)
		dump_pll_reg(true);
}

static enum chk_sys_id extern_dump_id[] = {
	spm,
	ck,
	ck2,
	apmixed,
	apmixed2,
	vlp_ck,
	mmpc,
	ven1,
	hwv,
	mm_hwv,
	mm_vcore_pm,
	isp_main_pm,
	isp_dip_pm,
	isp_traw_pm,
	isp_wpe_eis_pm,
	isp_wpe_tnr_pm,
	isp_wpe_lite_pm,
	disp0_pm,
	disp1_pm,
	ovl0_pm,
	ovl1_pm,
	mml1_pm,
	mml0_pm,
	edptx_pm,
	dptx_pm,
	vdec0_pm,
	vdec1_pm,
	venc1_pm,
	venc2_pm,
	cam_rawa_pm,
	cam_rawb_pm,
	cam_rawc_pm,
	cam_rmsa_pm,
	cam_rmsb_pm,
	cam_rmsc_pm,
	cam_mraw_pm,
	cam_main_pm,
	cam_ccu_pm,
	mminfra_hwvote,
	irq_step_debug,
	chk_sys_num,
};

static void external_dump(void)
{
	clkchk_debug_dump_mt6991(extern_dump_id, NULL, false, false);

	/* OPT: due to vcp may not probe yet, use vcp mtcmos pwr ack */
	/* condition to determine mminfra voter dump or not */
	if ((get_mt6991_reg_value(spm, 0xE60) & 0xC0000000) == 0xC0000000) {
		print_subsys_reg_mt6991(mminfra_hwvote);
		print_subsys_reg_mt6991(irq_step_debug);
	}
}

static void cg_timeout_handle(struct regmap *regmap, u32 id, u32 shift)
{
	u32 val = 0;
	int i;

	dump_hwv_history(regmap, id);

	if (!IS_ERR_OR_NULL(regmap)) {
		for (i = 0; i < 10; i++) {
			regmap_write(regmap, HWV_CG_SET(xpu_id[0], id), 1 << shift);
			regmap_read(regmap, HWV_CG_SET(xpu_id[0], id), &val);
			if ((val & (1 << shift)) == (1 << shift)) {
				pr_notice("cg vote retry: %d us\n", i * 10);
				break;
			}
			udelay(10);
		}
	}

	dump_bus_reg(regmap, 0);
}

static void verify_debug_flow(void)
{
	clkchk_bug_on_flag = false;
	devapc_dump();
#ifdef CONFIG_MTK_SERROR_HOOK
	serror_dump();
#endif
	dump_hwv_history(mm_hwv_regmap, 0);
	dump_bus_reg(mm_hwv_regmap, 0);
	dump_pll_reg(false);
	check_hwv_irq_sta();
	check_mm_hwv_irq_sta();
	external_dump();
	clkchk_bug_on_flag = true;
}

/*
 * init functions
 */

static struct clkchk_ops clkchk_mt6991_ops = {
	.get_all_regnames = get_all_mt6991_regnames,
	.get_pvd_pwr_data_idx = get_pvd_pwr_data_idx,
	.get_pwr_status = get_pwr_status,
	.is_cg_chk_pwr_on = is_cg_chk_pwr_on,
	.get_off_pll_names = get_off_pll_names,
	.get_notice_pll_names = get_notice_pll_names,
	.get_bypass_pll_name = get_bypass_pll_name,
	.is_pll_chk_bug_on = is_pll_chk_bug_on,
	.get_vf_name = get_vf_name,
	.get_vf_opp = get_vf_opp,
	.get_vf_num = get_vf_num,
	.get_vcore_opp = get_vcore_opp,
	.devapc_dump = devapc_dump,
	.dump_hwv_history = dump_hwv_history,
	.dump_bus_reg = dump_bus_reg,
	.dump_pll_reg = dump_pll_reg,
	.trace_clk_event = trace_clk_event,
	.check_hwv_irq_sta = check_hwv_irq_sta,
	.check_mm_hwv_irq_sta = check_mm_hwv_irq_sta,
	.is_suspend_retry_stop = is_suspend_retry_stop,
	.external_dump = external_dump,
	.cg_timeout_handle = cg_timeout_handle,
	.chk_pm_state = chk_pm_state,
	.verify_debug_flow = verify_debug_flow,
};

static int clk_chk_mt6991_probe(struct platform_device *pdev)
{
#ifdef CONFIG_MTK_SERROR_HOOK
	int ret = 0;
#endif

	suspend_cnt = 0;

	init_regbase();

	hwv_regmap = syscon_regmap_lookup_by_phandle(pdev->dev.of_node, "hwv-regmap");
	mm_hwv_regmap = syscon_regmap_lookup_by_phandle(pdev->dev.of_node, "mm-hwv-regmap");

	set_clkchk_notify();

	set_clkchk_ops(&clkchk_mt6991_ops);

#if IS_ENABLED(CONFIG_DEVICE_MODULES_MTK_DEVAPC)
	register_devapc_vio_callback(&devapc_vio_handle);
#endif

#ifdef CONFIG_MTK_SERROR_HOOK
	ret = register_trace_android_rvh_arm64_serror_panic(
			clkchk_arm64_serror_panic_hook, NULL);
	if (ret)
		pr_info("register android_rvh_arm64_serror_panic failed!\n");
#endif

#if CHECK_VCORE_FREQ
	mtk_clk_check_muxes();
#endif

	clkchk_hwv_irq_init(pdev);

	return 0;
}

static const struct of_device_id of_match_clkchk_mt6991[] = {
	{
		.compatible = "mediatek,mt6991-clkchk",
	}, {
		/* sentinel */
	}
};

static struct platform_driver clk_chk_mt6991_drv = {
	.probe = clk_chk_mt6991_probe,
	.driver = {
		.name = "clk-chk-mt6991",
		.owner = THIS_MODULE,
		.pm = &clk_chk_dev_pm_ops,
		.of_match_table = of_match_clkchk_mt6991,
	},
};

/*
 * init functions
 */

static int __init clkchk_mt6991_init(void)
{
	return platform_driver_register(&clk_chk_mt6991_drv);
}

static void __exit clkchk_mt6991_exit(void)
{
	platform_driver_unregister(&clk_chk_mt6991_drv);
}

subsys_initcall(clkchk_mt6991_init);
module_exit(clkchk_mt6991_exit);
MODULE_LICENSE("GPL");
