digraph "0_qemu_167d97a3def77ee2dbf6e908b0ecbfe2103977db@API" {
"1000505" [label="(Call,vmsvga_fifo_read(s) >> 2)"];
"1000506" [label="(Call,vmsvga_fifo_read(s))"];
"1000499" [label="(Call,vmsvga_fifo_read(s))"];
"1000497" [label="(Call,vmsvga_fifo_read(s))"];
"1000501" [label="(Call,args = 7 + (vmsvga_fifo_read(s) >> 2))"];
"1000526" [label="(Call,len -= args)"];
"1000530" [label="(Call,len < 0)"];
"1000536" [label="(Call,args--)"];
"1000503" [label="(Call,7 + (vmsvga_fifo_read(s) >> 2))"];
"1000529" [label="(ControlStructure,if (len < 0))"];
"1000501" [label="(Call,args = 7 + (vmsvga_fifo_read(s) >> 2))"];
"1000528" [label="(Identifier,args)"];
"1000499" [label="(Call,vmsvga_fifo_read(s))"];
"1000275" [label="(Call,args = 0)"];
"1000526" [label="(Call,len -= args)"];
"1000506" [label="(Call,vmsvga_fifo_read(s))"];
"1000504" [label="(Literal,7)"];
"1000508" [label="(Literal,2)"];
"1000527" [label="(Identifier,len)"];
"1000542" [label="(Literal,\"%s: Unknown command 0x%02x in SVGA command FIFO\n\")"];
"1000224" [label="(Call,args = 0)"];
"1000483" [label="(Call,args = 7)"];
"1000503" [label="(Call,7 + (vmsvga_fifo_read(s) >> 2))"];
"1000522" [label="(Call,args = 0)"];
"1000233" [label="(Call,len < 0)"];
"1000509" [label="(ControlStructure,goto badcmd;)"];
"1000497" [label="(Call,vmsvga_fifo_read(s))"];
"1000471" [label="(Call,args = x * y)"];
"1000187" [label="(Call,len < 0)"];
"1000563" [label="(MethodReturn,static void)"];
"1000537" [label="(Identifier,args)"];
"1000284" [label="(Call,len < 0)"];
"1000452" [label="(Call,len < 0)"];
"1000536" [label="(Call,args--)"];
"1000535" [label="(ControlStructure,while (args--))"];
"1000478" [label="(Call,args = 6)"];
"1000534" [label="(ControlStructure,goto rewind;)"];
"1000530" [label="(Call,len < 0)"];
"1000507" [label="(Identifier,s)"];
"1000540" [label="(Identifier,s)"];
"1000498" [label="(Identifier,s)"];
"1000505" [label="(Call,vmsvga_fifo_read(s) >> 2)"];
"1000492" [label="(Call,len < 0)"];
"1000500" [label="(Identifier,s)"];
"1000539" [label="(Call,vmsvga_fifo_read(s))"];
"1000136" [label="(Block,)"];
"1000511" [label="(Call,args = 12)"];
"1000532" [label="(Literal,0)"];
"1000502" [label="(Identifier,args)"];
"1000331" [label="(Call,args = SVGA_BITMAP_SIZE(x, y) + SVGA_PIXMAP_SIZE(x, y, cursor.bpp))"];
"1000531" [label="(Identifier,len)"];
"1000505" -> "1000503"  [label="AST: "];
"1000505" -> "1000508"  [label="CFG: "];
"1000506" -> "1000505"  [label="AST: "];
"1000508" -> "1000505"  [label="AST: "];
"1000503" -> "1000505"  [label="CFG: "];
"1000505" -> "1000563"  [label="DDG: vmsvga_fifo_read(s)"];
"1000505" -> "1000501"  [label="DDG: vmsvga_fifo_read(s)"];
"1000505" -> "1000501"  [label="DDG: 2"];
"1000505" -> "1000503"  [label="DDG: vmsvga_fifo_read(s)"];
"1000505" -> "1000503"  [label="DDG: 2"];
"1000506" -> "1000505"  [label="DDG: s"];
"1000506" -> "1000507"  [label="CFG: "];
"1000507" -> "1000506"  [label="AST: "];
"1000508" -> "1000506"  [label="CFG: "];
"1000506" -> "1000563"  [label="DDG: s"];
"1000499" -> "1000506"  [label="DDG: s"];
"1000506" -> "1000539"  [label="DDG: s"];
"1000499" -> "1000136"  [label="AST: "];
"1000499" -> "1000500"  [label="CFG: "];
"1000500" -> "1000499"  [label="AST: "];
"1000502" -> "1000499"  [label="CFG: "];
"1000497" -> "1000499"  [label="DDG: s"];
"1000497" -> "1000136"  [label="AST: "];
"1000497" -> "1000498"  [label="CFG: "];
"1000498" -> "1000497"  [label="AST: "];
"1000500" -> "1000497"  [label="CFG: "];
"1000501" -> "1000136"  [label="AST: "];
"1000501" -> "1000503"  [label="CFG: "];
"1000502" -> "1000501"  [label="AST: "];
"1000503" -> "1000501"  [label="AST: "];
"1000509" -> "1000501"  [label="CFG: "];
"1000501" -> "1000563"  [label="DDG: 7 + (vmsvga_fifo_read(s) >> 2)"];
"1000501" -> "1000526"  [label="DDG: args"];
"1000501" -> "1000536"  [label="DDG: args"];
"1000526" -> "1000136"  [label="AST: "];
"1000526" -> "1000528"  [label="CFG: "];
"1000527" -> "1000526"  [label="AST: "];
"1000528" -> "1000526"  [label="AST: "];
"1000531" -> "1000526"  [label="CFG: "];
"1000526" -> "1000563"  [label="DDG: args"];
"1000224" -> "1000526"  [label="DDG: args"];
"1000471" -> "1000526"  [label="DDG: args"];
"1000331" -> "1000526"  [label="DDG: args"];
"1000478" -> "1000526"  [label="DDG: args"];
"1000275" -> "1000526"  [label="DDG: args"];
"1000522" -> "1000526"  [label="DDG: args"];
"1000511" -> "1000526"  [label="DDG: args"];
"1000483" -> "1000526"  [label="DDG: args"];
"1000187" -> "1000526"  [label="DDG: len"];
"1000284" -> "1000526"  [label="DDG: len"];
"1000492" -> "1000526"  [label="DDG: len"];
"1000452" -> "1000526"  [label="DDG: len"];
"1000233" -> "1000526"  [label="DDG: len"];
"1000526" -> "1000530"  [label="DDG: len"];
"1000530" -> "1000529"  [label="AST: "];
"1000530" -> "1000532"  [label="CFG: "];
"1000531" -> "1000530"  [label="AST: "];
"1000532" -> "1000530"  [label="AST: "];
"1000534" -> "1000530"  [label="CFG: "];
"1000537" -> "1000530"  [label="CFG: "];
"1000530" -> "1000563"  [label="DDG: len"];
"1000530" -> "1000563"  [label="DDG: len < 0"];
"1000536" -> "1000535"  [label="AST: "];
"1000536" -> "1000537"  [label="CFG: "];
"1000537" -> "1000536"  [label="AST: "];
"1000540" -> "1000536"  [label="CFG: "];
"1000542" -> "1000536"  [label="CFG: "];
"1000536" -> "1000563"  [label="DDG: args"];
"1000224" -> "1000536"  [label="DDG: args"];
"1000471" -> "1000536"  [label="DDG: args"];
"1000331" -> "1000536"  [label="DDG: args"];
"1000478" -> "1000536"  [label="DDG: args"];
"1000275" -> "1000536"  [label="DDG: args"];
"1000522" -> "1000536"  [label="DDG: args"];
"1000511" -> "1000536"  [label="DDG: args"];
"1000483" -> "1000536"  [label="DDG: args"];
"1000504" -> "1000503"  [label="AST: "];
"1000503" -> "1000563"  [label="DDG: vmsvga_fifo_read(s) >> 2"];
}
