@N: MF248 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\uart\baudgen.sv":18:0:18:8|Removing sequential instance ticker.baud_acc_fast[13:0] of view:PrimLib.dff(prim) in hierarchy view:work.uart_tx(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\uart\baudgen.sv":18:0:18:8|Removing sequential instance ticker.baud_acc[16:0] of view:PrimLib.dff(prim) in hierarchy view:work.uart_rx(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\max.sv":12:0:12:8|Removing sequential instance maximiser.max_done of view:PrimLib.dffe(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance gdp_c.state[31:0] 
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance state[31:0] 
@N: FX493 |Applying initial value "00" on instance norm.state[1:0] 
@N: MT206 |Auto Constrain mode is enabled
@N: FX404 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":51:20:51:73|Found addmux in view:work.gdp_controller_5s_2s(verilog) inst gdpipe.proc_main\.acc_sum_2[31:0] from gdpipe.un6_acc_sum[31:0] 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_0_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_1_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_2_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_3_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_0_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_1_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_2_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_3_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_0_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_1_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_2_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_3_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_0_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_1_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_2_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\gdp.sv":24:0:24:8|Removing sequential instance gdpipe.k_r_3_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\uart\uart_rx.sv":90:0:90:8|Removing sequential instance data_uart.deserialiser.gap_cnt[4:0] of view:PrimLib.scounter(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: MF578 :"h:\work\part3\p3-project\code\synplify\modules\sram.sv":62:9:62:12|Incompatible asynchronous control logic preventing generated clock conversion of ram_access.sram_addr[20] (netlist:lat). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable.
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\sram.sv":30:0:30:8|Removing sequential instance ram_access.state_0[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\sram.sv":30:0:30:8|Removing sequential instance ram_access.state_0[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\sram.sv":30:0:30:8|Removing sequential instance ram_access.state[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\sram.sv":30:0:30:8|Removing sequential instance ram_access.state[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: BN362 :"h:\work\part3\p3-project\code\synplify\modules\sram.sv":30:0:30:8|Removing sequential instance ram_access.state[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
