# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ad7606_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/rtl/eeprom {H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom" H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_ctrl.v 
# -- Compiling module iic_ctrl
# 
# Top level modules:
# 	iic_ctrl
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/rtl/eeprom {H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom" H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v 
# -- Compiling module iic_bit_shift
# 
# Top level modules:
# 	iic_bit_shift
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/rtl/eeprom {H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom" H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v 
# -- Compiling module eeprom_ctrl
# 
# Top level modules:
# 	eeprom_ctrl
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/rtl/adc {H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc" H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v 
# -- Compiling module ad_control_top
# 
# Top level modules:
# 	ad_control_top
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/rtl/adc {H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc" H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v 
# -- Compiling module data_cail
# 
# Top level modules:
# 	data_cail
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/rtl/adc {H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad7606.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc" H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad7606.v 
# -- Compiling module ad7606
# 
# Top level modules:
# 	ad7606
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/prj/ip {H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/ad_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip" H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/ad_fifo.v 
# -- Compiling module ad_fifo
# 
# Top level modules:
# 	ad_fifo
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/prj/ip {H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip" H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v 
# -- Compiling module short_to_float_altbarrel_shift_uvf
# -- Compiling module short_to_float_altpriority_encoder_3v7
# -- Compiling module short_to_float_altpriority_encoder_3e8
# -- Compiling module short_to_float_altpriority_encoder_6v7
# -- Compiling module short_to_float_altpriority_encoder_6e8
# -- Compiling module short_to_float_altpriority_encoder_bv7
# -- Compiling module short_to_float_altpriority_encoder_be8
# -- Compiling module short_to_float_altpriority_encoder_rb6
# -- Compiling module short_to_float_altfp_convert_p1n
# -- Compiling module short_to_float
# 
# Top level modules:
# 	short_to_float
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/prj/ip {H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip" H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v 
# -- Compiling module mult_altfp_mult_trn
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/prj/ip {H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip" H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.v 
# -- Compiling module data_fifo
# 
# Top level modules:
# 	data_fifo
# End time: 19:07:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/prj/ip {H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:07 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip" H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v 
# -- Compiling module float_sub_altbarrel_shift_35e
# -- Compiling module float_sub_altbarrel_shift_olb
# -- Compiling module float_sub_altpriority_encoder_3e8
# -- Compiling module float_sub_altpriority_encoder_6e8
# -- Compiling module float_sub_altpriority_encoder_be8
# -- Compiling module float_sub_altpriority_encoder_3v7
# -- Compiling module float_sub_altpriority_encoder_6v7
# -- Compiling module float_sub_altpriority_encoder_bv7
# -- Compiling module float_sub_altpriority_encoder_r08
# -- Compiling module float_sub_altpriority_encoder_rf8
# -- Compiling module float_sub_altpriority_encoder_qb6
# -- Compiling module float_sub_altpriority_encoder_nh8
# -- Compiling module float_sub_altpriority_encoder_qh8
# -- Compiling module float_sub_altpriority_encoder_vh8
# -- Compiling module float_sub_altpriority_encoder_fj8
# -- Compiling module float_sub_altpriority_encoder_n28
# -- Compiling module float_sub_altpriority_encoder_q28
# -- Compiling module float_sub_altpriority_encoder_v28
# -- Compiling module float_sub_altpriority_encoder_f48
# -- Compiling module float_sub_altpriority_encoder_e48
# -- Compiling module float_sub_altfp_add_sub_66j
# -- Compiling module float_sub
# 
# Top level modules:
# 	float_sub
# End time: 19:07:08 on Sep 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/prj {H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:08 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/prj" H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v 
# -- Compiling module cail_param
# 
# Top level modules:
# 	cail_param
# End time: 19:07:08 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/rtl {H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:08 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/rtl" H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v 
# -- Compiling module analyzer
# 
# Top level modules:
# 	analyzer
# End time: 19:07:08 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/12_ad7606+eeprom/prj/../testbench {H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench/analyzer_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:08 on Sep 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench" H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench/analyzer_tb.v 
# -- Compiling module analyzer_tb
# 
# Top level modules:
# 	analyzer_tb
# End time: 19:07:08 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  analyzer_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" analyzer_tb 
# Start time: 19:07:08 on Sep 08,2023
# Loading work.analyzer_tb
# Loading work.analyzer
# Loading work.ad_control_top
# Loading work.ad7606
# Loading work.ad_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.data_cail
# Loading work.short_to_float
# Loading work.short_to_float_altfp_convert_p1n
# Loading work.short_to_float_altbarrel_shift_uvf
# Loading work.short_to_float_altpriority_encoder_rb6
# Loading work.short_to_float_altpriority_encoder_bv7
# Loading work.short_to_float_altpriority_encoder_6v7
# Loading work.short_to_float_altpriority_encoder_3v7
# Loading work.short_to_float_altpriority_encoder_3e8
# Loading work.short_to_float_altpriority_encoder_6e8
# Loading work.short_to_float_altpriority_encoder_be8
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading work.float_sub
# Loading work.float_sub_altfp_add_sub_66j
# Loading work.float_sub_altbarrel_shift_35e
# Loading work.float_sub_altbarrel_shift_olb
# Loading work.float_sub_altpriority_encoder_qb6
# Loading work.float_sub_altpriority_encoder_r08
# Loading work.float_sub_altpriority_encoder_be8
# Loading work.float_sub_altpriority_encoder_6e8
# Loading work.float_sub_altpriority_encoder_3e8
# Loading work.float_sub_altpriority_encoder_bv7
# Loading work.float_sub_altpriority_encoder_6v7
# Loading work.float_sub_altpriority_encoder_3v7
# Loading work.float_sub_altpriority_encoder_rf8
# Loading work.float_sub_altpriority_encoder_e48
# Loading work.float_sub_altpriority_encoder_fj8
# Loading work.float_sub_altpriority_encoder_vh8
# Loading work.float_sub_altpriority_encoder_qh8
# Loading work.float_sub_altpriority_encoder_nh8
# Loading work.float_sub_altpriority_encoder_f48
# Loading work.float_sub_altpriority_encoder_v28
# Loading work.float_sub_altpriority_encoder_q28
# Loading work.float_sub_altpriority_encoder_n28
# Loading work.mult
# Loading work.mult_altfp_mult_trn
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.data_fifo
# Loading altera_mf_ver.scfifo
# Loading work.eeprom_ctrl
# Loading work.iic_ctrl
# Loading work.iic_bit_shift
# Loading work.cail_param
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/ad_control_top/ad7606/ad_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3016) H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v(247): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param File: H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v
# ** Warning: (vsim-3016) H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v(65): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: analyzer_tb.analyzer.eeprom_ctrl.cail_param.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench/analyzer_tb.v(53)
#    Time: 100200 ns  Iteration: 0  Instance: /analyzer_tb
# Break in Module analyzer_tb at H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench/analyzer_tb.v line 53
add wave -position insertpoint  \
sim:/analyzer_tb/analyzer/ee_init_done
add wave -position insertpoint  \
sim:/analyzer_tb/analyzer/ee_rd_addr
add wave -position insertpoint  \
sim:/analyzer_tb/analyzer/ee_rd_req
add wave -position insertpoint  \
sim:/analyzer_tb/analyzer/cnt_update
add wave -position insertpoint  \
sim:/analyzer_tb/analyzer/test_ch
restart
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/ad_control_top/ad7606/ad_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3016) H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v(247): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param File: H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v
# ** Warning: (vsim-3016) H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v(65): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: analyzer_tb.analyzer.eeprom_ctrl.cail_param.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench/analyzer_tb.v(53)
#    Time: 100200 ns  Iteration: 0  Instance: /analyzer_tb
# Break in Module analyzer_tb at H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench/analyzer_tb.v line 53
run
run -all
# Break key hit
# Break in Module float_sub_altfp_add_sub_66j at H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v line 1592
restart
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/ad_control_top/ad7606/ad_fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3016) H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v(247): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param File: H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v
# ** Warning: (vsim-3016) H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v(65): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /analyzer_tb/analyzer/eeprom_ctrl/cail_param/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: analyzer_tb.analyzer.eeprom_ctrl.cail_param.altsyncram_component.m_default.altsyncram_inst
run -all
# ** Note: $stop    : H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench/analyzer_tb.v(53)
#    Time: 100200 ns  Iteration: 0  Instance: /analyzer_tb
# Break in Module analyzer_tb at H:/FPGA/cyclone source/12_ad7606+eeprom/prj/../testbench/analyzer_tb.v line 53
run
run
run
run
run
run
run
run
run
run
# End time: 19:09:18 on Sep 08,2023, Elapsed time: 0:02:10
# Errors: 0, Warnings: 15
