 delay learn architecture memory classification present neuromorphic spike neural network deltron remember store pattern change delay every connection oppose modify weight advantage architecture traditional weight base one simple hardware implementation without multiplier digital-analog converter dacs well suit time-based computing name derive due similarity learning rule early architecture call tempotron deltron remember pattern delay-based network modify delay remember 'salient synchronous part every spike pattern present simulation memory capacity classification ability deltron different random spatio-temporal spike pattern memory capacity noisy spike pattern miss spike also show finally present spice simulation result core circuit involve reconfigurable mixed signal implementation architecture