{
  "Top": "axi4_conv2D",
  "RtlTop": "axi4_conv2D",
  "RtlPrefix": "",
  "RtlSubPrefix": "axi4_conv2D_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "image_in_address0",
          "name": "image_in_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "image_in_ce0",
          "name": "image_in_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "image_in_q0",
          "name": "image_in_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "image_in_address1",
          "name": "image_in_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "image_in_ce1",
          "name": "image_in_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "image_in_q1",
          "name": "image_in_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "image_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "image_out_address0",
          "name": "image_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "image_out_ce0",
          "name": "image_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "image_out_we0",
          "name": "image_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "image_out_d0",
          "name": "image_out_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "weights": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "weights_address0",
          "name": "weights_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "weights_ce0",
          "name": "weights_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "weights_q0",
          "name": "weights_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "weights_address1",
          "name": "weights_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "weights_ce1",
          "name": "weights_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "weights_q1",
          "name": "weights_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "bias": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "bias",
          "name": "bias",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top axi4_conv2D -name axi4_conv2D"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "axi4_conv2D"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "92",
    "Latency": "91"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axi4_conv2D",
    "Version": "1.0",
    "DisplayName": "Axi4_conv2d",
    "Revision": "2113227450",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_axi4_conv2D_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/axi4_conv2D.cpp"],
    "Vhdl": [
      "impl\/vhdl\/axi4_conv2D_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.vhd",
      "impl\/vhdl\/axi4_conv2D_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/axi4_conv2D_mul_8ns_8s_16_1_1.vhd",
      "impl\/vhdl\/axi4_conv2D.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axi4_conv2D_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.v",
      "impl\/verilog\/axi4_conv2D_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/axi4_conv2D_mul_8ns_8s_16_1_1.v",
      "impl\/verilog\/axi4_conv2D.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/axi4_conv2D.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "image_in_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"image_in_address0": "DATA"},
      "ports": ["image_in_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "image_in"
        }]
    },
    "image_in_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"image_in_q0": "DATA"},
      "ports": ["image_in_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "image_in"
        }]
    },
    "image_in_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"image_in_address1": "DATA"},
      "ports": ["image_in_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "image_in"
        }]
    },
    "image_in_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"image_in_q1": "DATA"},
      "ports": ["image_in_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "image_in"
        }]
    },
    "image_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"image_out_address0": "DATA"},
      "ports": ["image_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "image_out"
        }]
    },
    "image_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"image_out_d0": "DATA"},
      "ports": ["image_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "image_out"
        }]
    },
    "weights_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"weights_address0": "DATA"},
      "ports": ["weights_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "weights"
        }]
    },
    "weights_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"weights_q0": "DATA"},
      "ports": ["weights_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "weights"
        }]
    },
    "weights_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"weights_address1": "DATA"},
      "ports": ["weights_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "weights"
        }]
    },
    "weights_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"weights_q1": "DATA"},
      "ports": ["weights_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "weights"
        }]
    },
    "bias": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"bias": "DATA"},
      "ports": ["bias"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "bias"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "image_in_address0": {
      "dir": "out",
      "width": "6"
    },
    "image_in_ce0": {
      "dir": "out",
      "width": "1"
    },
    "image_in_q0": {
      "dir": "in",
      "width": "8"
    },
    "image_in_address1": {
      "dir": "out",
      "width": "6"
    },
    "image_in_ce1": {
      "dir": "out",
      "width": "1"
    },
    "image_in_q1": {
      "dir": "in",
      "width": "8"
    },
    "image_out_address0": {
      "dir": "out",
      "width": "4"
    },
    "image_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "image_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "image_out_d0": {
      "dir": "out",
      "width": "8"
    },
    "weights_address0": {
      "dir": "out",
      "width": "4"
    },
    "weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "weights_q0": {
      "dir": "in",
      "width": "8"
    },
    "weights_address1": {
      "dir": "out",
      "width": "4"
    },
    "weights_ce1": {
      "dir": "out",
      "width": "1"
    },
    "weights_q1": {
      "dir": "in",
      "width": "8"
    },
    "bias": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "axi4_conv2D",
      "Instances": [{
          "ModuleName": "axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2",
          "InstanceName": "grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144"
        }]
    },
    "Info": {
      "axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axi4_conv2D": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2": {
        "Latency": {
          "LatencyBest": "85",
          "LatencyAvg": "85",
          "LatencyWorst": "85",
          "PipelineII": "85",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.092"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1_VITIS_LOOP_10_2",
            "TripCount": "16",
            "Latency": "83",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "563",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "1119",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "axi4_conv2D": {
        "Latency": {
          "LatencyBest": "91",
          "LatencyAvg": "91",
          "LatencyWorst": "91",
          "PipelineII": "92",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.092"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "672",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "1198",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-28 12:30:30 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
