{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416379524540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416379524541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 22:45:24 2014 " "Processing started: Tue Nov 18 22:45:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416379524541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416379524541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off speechrec -c speechrec " "Command: quartus_map --read_settings_files=on --write_settings_files=off speechrec -c speechrec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416379524542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416379525274 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting \")\" speechrec.sv(71) " "Verilog HDL syntax error at speechrec.sv(71) near text \"'0\";  expecting \")\"" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416379525406 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "sdi speechrec.sv(75) " "Verilog HDL error at speechrec.sv(75): object sdi declared in a list of port declarations cannot be redeclared within the module body" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 75 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1416379525407 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "sdi speechrec.sv(79) " "Verilog HDL error at speechrec.sv(79): object sdi declared in a list of port declarations cannot be redeclared within the module body" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 79 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1416379525407 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spi_receive speechrec.sv(60) " "Ignored design unit \"spi_receive\" at speechrec.sv(60) due to previous errors" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 60 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1416379525407 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speechrec.sv(100) " "Verilog HDL information at speechrec.sv(100): always construct contains both blocking and non-blocking assignments" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416379525407 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spi_send speechrec.sv(91) " "Ignored design unit \"spi_send\" at speechrec.sv(91) due to previous errors" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 91 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1416379525408 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "process_audio speechrec.sv(118) " "Ignored design unit \"process_audio\" at speechrec.sv(118) due to previous errors" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-finalproject/speechrec.sv" 118 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1416379525408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speechrec.sv 0 0 " "Found 0 design units, including 0 entities, in source file speechrec.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416379525409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Amy/Documents/GitHub/e155-finalproject/output_files/speechrec.map.smsg " "Generated suppressed messages file C:/Users/Amy/Documents/GitHub/e155-finalproject/output_files/speechrec.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416379525461 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416379525557 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 18 22:45:25 2014 " "Processing ended: Tue Nov 18 22:45:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416379525557 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416379525557 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416379525557 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416379525557 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416379526239 ""}
