// Seed: 3585861836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  nmos (-1 < -1);
  parameter id_7 = -1'b0;
  wire id_8;
  assign id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  output wire _id_3;
  output wire id_2;
  output reg id_1;
  reg id_5;
  ;
  logic [$realtime : id_3] id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  parameter integer id_7 = -1;
  wire id_8;
  wire id_9;
  always @(posedge 1) begin : LABEL_0
    id_1 <= {id_9{1'b0}};
    if (id_7 == id_7) begin : LABEL_1
      id_5 = -1;
    end
  end
  assign id_5 = id_8;
endmodule
