{
  "design": {
    "design_info": {
      "boundary_crc": "0x75113C8F6B9DCD75",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA-DAW.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "HIGH": "",
      "LOW": "",
      "pwm_dac_0": "",
      "top_0": "",
      "SPI_Slave_1": "",
      "spi_link_sm_0": ""
    },
    "ports": {
      "MOSI": {
        "direction": "I"
      },
      "SCLK": {
        "direction": "I"
      },
      "A_OUT": {
        "direction": "O"
      },
      "MISO": {
        "direction": "O"
      },
      "SS": {
        "direction": "I"
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "rgb": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "sysclk": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      }
    },
    "components": {
      "HIGH": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_0",
        "xci_path": "ip\\system_xlconstant_0_0\\system_xlconstant_0_0.xci",
        "inst_hier_path": "HIGH"
      },
      "LOW": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_1_0",
        "xci_path": "ip\\system_xlconstant_1_0\\system_xlconstant_1_0.xci",
        "inst_hier_path": "LOW",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "pwm_dac_0": {
        "vlnv": "xilinx.com:module_ref:pwm_dac:1.0",
        "xci_name": "system_pwm_dac_0_0",
        "xci_path": "ip\\system_pwm_dac_0_0\\system_pwm_dac_0_0.xci",
        "inst_hier_path": "pwm_dac_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_dac",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "val": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "analog": {
            "direction": "O"
          }
        }
      },
      "top_0": {
        "vlnv": "xilinx.com:module_ref:top:1.0",
        "xci_name": "system_top_0_0",
        "xci_path": "ip\\system_top_0_0\\system_top_0_0.xci",
        "inst_hier_path": "top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "led": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "sysclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "spi_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "valid": {
            "direction": "I"
          },
          "rgb": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "SPI_Slave_1": {
        "vlnv": "xilinx.com:module_ref:SPI_Slave:1.0",
        "xci_name": "system_SPI_Slave_1_0",
        "xci_path": "ip\\system_SPI_Slave_1_0\\system_SPI_Slave_1_0.xci",
        "inst_hier_path": "SPI_Slave_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_Slave",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Rst_L": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "o_RX_DV": {
            "direction": "O"
          },
          "o_RX_Byte": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i_TX_DV": {
            "direction": "I"
          },
          "i_TX_Byte": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_SPI_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "o_SPI_MISO": {
            "direction": "O"
          },
          "i_SPI_MOSI": {
            "direction": "I"
          },
          "i_SPI_CS_n": {
            "direction": "I"
          }
        }
      },
      "spi_link_sm_0": {
        "vlnv": "xilinx.com:module_ref:spi_link_sm:1.0",
        "xci_name": "system_spi_link_sm_0_0",
        "xci_path": "ip\\system_spi_link_sm_0_0\\system_spi_link_sm_0_0.xci",
        "inst_hier_path": "spi_link_sm_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_link_sm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "spi_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "valid": {
            "direction": "I"
          },
          "dac_state": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "HIGH_dout": {
        "ports": [
          "HIGH/dout",
          "SPI_Slave_1/i_Rst_L"
        ]
      },
      "LOW_dout": {
        "ports": [
          "LOW/dout",
          "SPI_Slave_1/i_TX_DV",
          "spi_link_sm_0/rst"
        ]
      },
      "MOSI_1": {
        "ports": [
          "MOSI",
          "SPI_Slave_1/i_SPI_MOSI"
        ]
      },
      "SCLK_1": {
        "ports": [
          "SCLK",
          "SPI_Slave_1/i_SPI_Clk"
        ]
      },
      "SPI_Slave_0_o_RX_Byte": {
        "ports": [
          "SPI_Slave_1/o_RX_Byte",
          "top_0/spi_data",
          "spi_link_sm_0/spi_data"
        ]
      },
      "SPI_Slave_0_o_RX_DV": {
        "ports": [
          "SPI_Slave_1/o_RX_DV",
          "top_0/valid",
          "spi_link_sm_0/valid"
        ]
      },
      "SPI_Slave_1_o_SPI_MISO": {
        "ports": [
          "SPI_Slave_1/o_SPI_MISO",
          "MISO"
        ]
      },
      "SS_1": {
        "ports": [
          "SS",
          "SPI_Slave_1/i_SPI_CS_n"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "sysclk",
          "pwm_dac_0/clk",
          "top_0/sysclk",
          "SPI_Slave_1/i_Clk",
          "spi_link_sm_0/clk"
        ]
      },
      "pwm_dac_0_analog": {
        "ports": [
          "pwm_dac_0/analog",
          "A_OUT"
        ]
      },
      "spi_link_sm_0_dac_state": {
        "ports": [
          "spi_link_sm_0/dac_state",
          "pwm_dac_0/val"
        ]
      },
      "top_0_led": {
        "ports": [
          "top_0/led",
          "led"
        ]
      },
      "top_0_rgb": {
        "ports": [
          "top_0/rgb",
          "rgb"
        ]
      }
    }
  }
}