Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Github/4.SemesterProject/Code/FPGA/Solution/TSlave_isim_beh.exe -prj D:/Github/4.SemesterProject/Code/FPGA/Solution/TSlave_beh.prj work.TSlave 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Github/4.SemesterProject/Code/FPGA/Solution/Projekt_Data.vhd" into library work
Parsing VHDL file "D:/Github/4.SemesterProject/Code/FPGA/Solution/SPI_Slave3.vhd" into library work
Parsing VHDL file "D:/Github/4.SemesterProject/Code/FPGA/Solution/TSlave.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package projekt_data
Compiling architecture behavioral of entity SPI_Slave3 [\SPI_Slave3(4,2)\]
Compiling architecture behavior of entity tslave
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable D:/Github/4.SemesterProject/Code/FPGA/Solution/TSlave_isim_beh.exe
Fuse Memory Usage: 34396 KB
Fuse CPU Usage: 640 ms
