/*
 * stwlc68.c
 *
 * stwlc68 driver
 *
 * Copyright (c) 2019-2020 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

#include <linux/init.h>
#include <linux/module.h>
#include <linux/device.h>
#include <linux/gpio.h>
#include <linux/slab.h>
#include <linux/i2c.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/of_address.h>
#include <linux/of_gpio.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/workqueue.h>
#include <linux/bitops.h>
#include <linux/jiffies.h>
#include <huawei_platform/log/hw_log.h>
#include <huawei_platform/power/boost_5v.h>
#include <huawei_platform/power/hardware_ic/charge_pump.h>
#include <huawei_platform/power/huawei_charger.h>
#include <huawei_platform/power/wireless/wireless_fw.h>
#include <huawei_platform/power/wireless_power_supply.h>
#include <huawei_platform/power/wireless_charger.h>
#include <huawei_platform/power/wireless_direct_charger.h>
#include <huawei_platform/power/wireless_transmitter.h>
#include <huawei_platform/power/wired_channel_switch.h>
#include <chipset_common/hwpower/power_gpio.h>
#include <chipset_common/hwpower/power_i2c.h>
#include <stwlc68.h>
#include <stwlc68_fw_sram.h>
#include <stwlc68_fw_otp.h>

#define HWLOG_TAG wireless_stwlc68
HWLOG_REGIST();

static struct qi_protocol_handle *g_stwlc68_handle;
static struct stwlc68_dev_info *g_stwlc68_di;
static struct wakeup_source g_stwlc68_wakelock;
static int stop_charging_flag;
static int irq_abnormal_flag;
static bool g_tx_open_flag;
static bool g_otp_skip_soak_recovery_flag;
static u8 g_dirty_otp_id[STWLC68_OTP_RECOVER_WR_CNT] = { 0 };
static int g_ram_rom_status = STWLC68_RAM_ROM_STATUS_UNKNOWN;
/* for sram scan */
static int g_sram_bad_addr = STWLC68_RAM_MAX_SIZE;
static bool g_sram_chk_complete;

static const u8 stwlc68_rx2tx_header[STWLC68_SEND_MSG_PKT_LEN] = {
	0, 0x18, 0x28, 0x38, 0x48, 0x58
};
static const u8 stwlc68_tx2rx_header[STWLC68_RCVD_MSG_PKT_LEN] = {
	0, 0x1f, 0x2f, 0x3f, 0x4f, 0x5f
};

#ifndef WIRELESS_CHARGER_FACTORY_VERSION
static bool stwlc68_is_pwr_good(void)
{
	int gpio_val;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di)
		return false;
	if (di->gpio_pwr_good <= 0)
		return true;

	gpio_val = gpio_get_value(di->gpio_pwr_good);

	return gpio_val == STWLC68_GPIO_PWR_GOOD_VAL;
}
#else
static bool stwlc68_is_pwr_good(void)
{
	return true;
}
#endif /* WIRELESS_CHARGER_FACTORY_VERSION */

static bool stwlc68_is_i2c_addr_valid(u16 addr)
{
	if (!g_sram_chk_complete) {
		if ((addr < STWLC68_RAM_FW_START_ADDR + STWLC68_RAM_MAX_SIZE) &&
			(addr >= STWLC68_RAM_FW_START_ADDR))
			return true;

		return false;
	}

	return true;
}

static int stwlc68_i2c_read(struct i2c_client *client, u8 *cmd, int cmd_len,
	u8 *buf, int buf_len)
{
	int i;

	for (i = 0; i < I2C_RETRY_CNT; i++) {
		if (!stwlc68_is_pwr_good())
			return -WLC_ERR_I2C_R;
		if (!power_i2c_read_block(client, cmd, cmd_len, buf, buf_len))
			return 0;
		usleep_range(9500, 10500); /* 10ms */
	}

	return -WLC_ERR_I2C_R;
}

static int stwlc68_i2c_write(struct i2c_client *client, u8 *buf, int buf_len)
{
	int i;

	for (i = 0; i < I2C_RETRY_CNT; i++) {
		if (!stwlc68_is_pwr_good())
			return -WLC_ERR_I2C_W;
		if (!power_i2c_write_block(client, buf, buf_len))
			return 0;
		usleep_range(9500, 10500); /* 10ms */
	}

	return -WLC_ERR_I2C_W;
}

static int stwlc68_read_block(struct stwlc68_dev_info *di,
				u16 reg, u8 *data, u8 len)
{
	u8 cmd[STWLC68_ADDR_LEN];

	if (!di || !data) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	if (!stwlc68_is_i2c_addr_valid(reg))
		return -WLC_ERR_I2C_R;

	cmd[0] = reg >> BITS_PER_BYTE;
	cmd[1] = reg & BYTE_MASK;

	return stwlc68_i2c_read(di->client, cmd, STWLC68_ADDR_LEN, data, len);
}

static int stwlc68_write_block(struct stwlc68_dev_info *di,
				u16 reg, u8 *data, u8 data_len)
{
	u8 cmd[STWLC68_ADDR_LEN + data_len];

	if (!di || !data) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	if (!stwlc68_is_i2c_addr_valid(reg))
		return -WLC_ERR_I2C_W;

	cmd[0] = reg >> BITS_PER_BYTE;
	cmd[1] = reg & BYTE_MASK;
	memcpy(&cmd[STWLC68_ADDR_LEN], data, data_len);

	return stwlc68_i2c_write(di->client, cmd, STWLC68_ADDR_LEN + data_len);
}

static int stwlc68_4addr_read_block(u32 addr, u8 *data, u8 len)
{
	u8 cmd[STWLC68_4ADDR_F_LEN];
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di || !data) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	 /* bit[0]: flag 0xFA; bit[1:4]: addr */
	cmd[0] = STWLC68_4ADDR_FLAG;
	cmd[1] = (u8)((addr >> 24) & BYTE_MASK);
	cmd[2] = (u8)((addr >> 16) & BYTE_MASK);
	cmd[3] = (u8)((addr >> 8) & BYTE_MASK);
	cmd[4] = (u8)((addr >> 0) & BYTE_MASK);

	return stwlc68_i2c_read(di->client,
		cmd, STWLC68_4ADDR_F_LEN, data, len);
}

static int stwlc68_4addr_write_block(u32 addr, u8 *data, u8 data_len)
{
	u8 cmd[STWLC68_4ADDR_F_LEN + data_len];
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di || !data) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	 /* bit[0]: flag 0xFA; bit[1:4]: addr */
	cmd[0] = STWLC68_4ADDR_FLAG;
	cmd[1] = (u8)((addr >> 24) & BYTE_MASK);
	cmd[2] = (u8)((addr >> 16) & BYTE_MASK);
	cmd[3] = (u8)((addr >> 8) & BYTE_MASK);
	cmd[4] = (u8)((addr >> 0) & BYTE_MASK);
	memcpy(&cmd[STWLC68_4ADDR_F_LEN], data, data_len);

	return stwlc68_i2c_write(di->client,
		cmd, STWLC68_4ADDR_F_LEN + data_len);
}

static int stwlc68_read_byte(u16 reg, u8 *data)
{
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	return stwlc68_read_block(di, reg, data, BYTE_LEN);
}

static int stwlc68_read_word(u16 reg, u16 *data)
{
	int ret;
	u8 buff[WORD_LEN] = { 0 };
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_block(di, reg, buff, WORD_LEN);
	if (ret)
		return -WLC_ERR_I2C_R;

	*data = buff[0] | buff[1] << BITS_PER_BYTE;
	return 0;
}

static int stwlc68_write_byte(u16 reg, u8 data)
{
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	return stwlc68_write_block(di, reg, &data, BYTE_LEN);
}

static int stwlc68_write_word(u16 reg, u16 data)
{
	u8 buff[WORD_LEN];
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	buff[0] = data & BYTE_MASK;
	buff[1] = data >> BITS_PER_BYTE;

	return stwlc68_write_block(di, reg, buff, WORD_LEN);
}

static int stwlc68_write_word_mask(u16 reg, u16 mask, u16 shift, u16 data)
{
	int ret;
	u16 val = 0;

	ret = stwlc68_read_word(reg, &val);
	if (ret)
		return ret;

	val &= ~mask;
	val |= ((data << shift) & mask);

	return stwlc68_write_word(reg, val);
}

static int stwlc68_clear_interrupt(u16 intr)
{
	int ret;

	ret = stwlc68_write_word(STWLC68_INTR_CLR_ADDR, intr);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return -WLC_ERR_I2C_W;
	}

	return 0;
}

static void stwlc68_wake_lock(void)
{
	if (!g_stwlc68_wakelock.active) {
		__pm_stay_awake(&g_stwlc68_wakelock);
		hwlog_info("%s\n", __func__);
	}
}

static void stwlc68_wake_unlock(void)
{
	if (g_stwlc68_wakelock.active) {
		__pm_relax(&g_stwlc68_wakelock);
		hwlog_info("%s\n", __func__);
	}
}

static void stwlc68_enable_irq(struct stwlc68_dev_info *di)
{
	mutex_lock(&di->mutex_irq);
	if (!di->irq_active) {
		hwlog_info("[%s] ++\n", __func__);
		enable_irq(di->irq_int);
		di->irq_active = 1;
	}
	hwlog_info("[%s] --\n", __func__);
	mutex_unlock(&di->mutex_irq);
}

static void stwlc68_disable_irq_nosync(struct stwlc68_dev_info *di)
{
	mutex_lock(&di->mutex_irq);
	if (di->irq_active) {
		hwlog_info("[%s] ++\n", __func__);
		disable_irq_nosync(di->irq_int);
		di->irq_active = 0;
	}
	hwlog_info("[%s] --\n", __func__);
	mutex_unlock(&di->mutex_irq);
}

static void stwlc68_chip_enable(int enable)
{
	int gpio_val;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di)
		return;

	if (enable == RX_EN_ENABLE)
		gpio_set_value(di->gpio_en, di->gpio_en_valid_val);
	else
		gpio_set_value(di->gpio_en, !di->gpio_en_valid_val);

	gpio_val = gpio_get_value(di->gpio_en);
	hwlog_info("[%s] gpio is %s now\n",
		__func__, gpio_val ? "high" : "low");
}

static void stwlc68_sleep_enable(int enable)
{
	int gpio_val;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di || irq_abnormal_flag)
		return;

	gpio_set_value(di->gpio_sleep_en, enable);
	gpio_val = gpio_get_value(di->gpio_sleep_en);
	hwlog_info("[%s] gpio is %s now\n",
		__func__, gpio_val ? "high" : "low");
}

static int stwlc68_chip_reset(void)
{
	int ret;
	u8 data = STWLC68_CHIP_RESET;

	ret = stwlc68_4addr_write_block(STWLC68_CHIP_RESET_ADDR, &data,
		STWLC68_FW_ADDR_LEN);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return ret;
	}

	hwlog_info("[%s] succ\n", __func__);
	return 0;
}

static void stwlc68_ext_pwr_prev_ctrl(int flag)
{
	int ret;
	u8 wr_buff;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return;
	}
	if (flag == WLPS_CTRL_ON)
		wr_buff = STWLC68_LDO5V_EN;
	else
		wr_buff = STWLC68_LDO5V_DIS;

	hwlog_info("[%s] ldo_5v %s\n",
		__func__, (flag == WLPS_CTRL_ON) ? "on" : "off");
	ret = stwlc68_4addr_write_block(STWLC68_LDO5V_EN_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		hwlog_err("ext_pwr_prev_ctrl: write reg failed\n");
}

static int stwlc68_get_chip_id(u16 *chip_id)
{
	return stwlc68_read_word(STWLC68_CHIP_ID_ADDR, chip_id);
}

static int stwlc68_get_cfg_id(u16 *cfg_id)
{
	return stwlc68_read_word(STWLC68_CFG_ID_ADDR, cfg_id);
}

static int stwlc68_get_patch_id(u16 *patch_id)
{
	return stwlc68_read_word(STWLC68_PATCH_ID_ADDR, patch_id);
}

static int stwlc68_get_cut_id(u8 *cut_id)
{
	return stwlc68_4addr_read_block(STWLC68_CUT_ID_ADDR,
		cut_id, STWLC68_FW_ADDR_LEN);
}

static int stwlc68_get_clean_addr_pointer(u32 *clean_addr_pointer)
{
	u8 cut_id = 0;

	if (!clean_addr_pointer)
		return -WLC_ERR_PARA_NULL;

	if (stwlc68_get_cut_id(&cut_id)) {
		hwlog_err("%s: get cut_id fail\n", __func__);
		return -WLC_ERR_I2C_R;
	}

	if (cut_id == STWLC68_CUT_ID_V10)
		*clean_addr_pointer = STWLC68_CLEAN_ADDR_REV0;
	else if (cut_id >= STWLC68_CUT_ID_V11)
		*clean_addr_pointer = STWLC68_CLEAN_ADDR_REV1;
	else
		return -WLC_ERR_MISMATCH;

	return 0;
}

static void stwlc68_get_clean_addr(u32 *clean_addr)
{
	int ret;
	u32 clean_addr_pointer = 0;
	u8 rd_buff[STWLC68_4ADDR_LEN] = { 0 };

	ret = stwlc68_get_clean_addr_pointer(&clean_addr_pointer);
	if (ret) {
		hwlog_err("%s: get clean_addr_addr fail\n", __func__);
		return;
	}

	ret = stwlc68_4addr_read_block(clean_addr_pointer,
		rd_buff, STWLC68_4ADDR_LEN);
	if (ret)
		return;

	*clean_addr = (u32)((rd_buff[0] << 0) | (rd_buff[1] << 8) |
		(rd_buff[2] << 16) | (rd_buff[3] << 24));
	hwlog_info("[%s] clean addr: 0x%08x\n", __func__, *clean_addr);
}

static int stwlc68_update_clean_addr(u32 clean_addr)
{
	int ret;

	ret = stwlc68_write_word(STWLC68_FW_CLEAN_ADDR_ADDR,
		(u16)(clean_addr & WORD_MASK));
	if (ret)
		return ret;

	ret = stwlc68_write_byte(STWLC68_OTP_WR_CMD_ADDR,
		STWLC68_CLEAN_ADDR_UPDATE_VAL);
	if (ret)
		return ret;

	return 0;
}

static int stwlc68_get_chip_info(struct stwlc68_chip_info *info)
{
	int ret;
	u8 chip_info[STWLC68_CHIP_INFO_LEN] = { 0 };
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_block(di, STWLC68_CHIP_INFO_ADDR,
		chip_info, STWLC68_CHIP_INFO_LEN);
	if (ret)
		return ret;

	/*
	 * addr[0:1]:     chip unique id;
	 * addr[2:2]:     chip revision number;
	 * addr[3:3]:     customer id;
	 * addr[4:5]:     sram id;
	 * addr[6:7]:     svn revision number;
	 * addr[8:9]:     configuration id;
	 * addr[10:11]:  pe id;
	 * addr[12:13]:  patch id;
	 * 1byte = 8bit
	 */
	info->chip_id = (u16)(chip_info[0] | (chip_info[1] << 8));
	info->chip_rev = chip_info[2];
	info->cust_id = chip_info[3];
	info->sram_id = (u16)(chip_info[4] | (chip_info[5] << 8));
	info->svn_rev = (u16)(chip_info[6] | (chip_info[7] << 8));
	info->cfg_id = (u16)(chip_info[8] | (chip_info[9] << 8));
	info->pe_id = (u16)(chip_info[10] | (chip_info[11] << 8));
	info->patch_id = (u16)(chip_info[12] | (chip_info[13] << 8));

	ret = stwlc68_get_cut_id(&info->cut_id);
	if (ret)
		return ret;

	return 0;
}

static int stwlc68_get_chip_info_str(char *info_str, int len)
{
	int ret;
	struct stwlc68_chip_info chip_info;

	if (!info_str || (len != WL_CHIP_INFO_STR_LEN))
		return -WLC_ERR_PARA_WRONG;

	ret = stwlc68_get_chip_info(&chip_info);
	if (ret)
		return ret;

	memset(info_str, 0, len);
	snprintf(info_str, len,
		"chip_id:%d cfg_id:0x%x patch_id:0x%x cut_id:%d sram_id:0x%x",
		chip_info.chip_id, chip_info.cfg_id, chip_info.patch_id,
		chip_info.cut_id, chip_info.sram_id);
	hwlog_info("[chip_info] %s\n", info_str);

	return 0;
}

static int stwlc68_get_mode(u8 *mode)
{
	int ret;

	if (!mode)
		return WLC_ERR_PARA_NULL;

	ret = stwlc68_read_byte(STWLC68_OP_MODE_ADDR, mode);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return -WLC_ERR_I2C_R;
	}

	return 0;
}

static int stwlc68_get_rx_temp(void)
{
	int ret;
	u16 temp = 0;

	ret = stwlc68_read_word(STWLC68_CHIP_TEMP_ADDR, &temp);
	if (ret)
		return -WLC_ERR_I2C_R;

	return (int)temp;
}

static int stwlc68_get_rx_fop(void)
{
	int ret;
	u16 fop = 0;

	ret = stwlc68_read_word(STWLC68_OP_FREQ_ADDR, &fop);
	if (ret)
		return -WLC_ERR_I2C_R;

	return (int)fop;
}

static int stwlc68_get_rx_cep(void)
{
	int ret;
	s8 cep = 0;

	ret = stwlc68_read_byte(STWLC68_TX_RECENT_CEP_ADDR, (u8 *)&cep);
	if (ret)
		return -WLC_ERR_I2C_R;

	return (int)cep;
}

static int stwlc68_get_rx_vrect(void)
{
	int ret;
	u16 vrect = 0;

	ret = stwlc68_read_word(STWLC68_VRECT_ADDR, &vrect);
	if (ret)
		return -WLC_ERR_I2C_R;

	return (int)vrect;
}

static int stwlc68_get_rx_vout(void)
{
	int ret;
	u16 vout = 0;

	ret = stwlc68_read_word(STWLC68_VOUT_ADDR, &vout);
	if (ret)
		return -WLC_ERR_I2C_R;

	return (int)vout;
}

static int stwlc68_get_rx_iout(void)
{
	int ret;
	u16 iout = 0;

	ret = stwlc68_read_word(STWLC68_IOUT_ADDR, &iout);
	if (ret)
		return -WLC_ERR_I2C_R;

	return (int)iout;
}

static int stwlc68_get_rx_vout_reg(void)
{
	int ret;
	u16 vreg = 0;

	ret = stwlc68_read_word(STWLC68_RX_VOUT_SET_ADDR, &vreg);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return -WLC_ERR_I2C_R;
	}

	return (int)(vreg * STWLC68_RX_VOUT_SET_STEP);
}

static int stwlc68_get_tx_vout_reg(void)
{
	int ret;
	u16 tx_vreg;

	ret = stwlc68_read_word(STWLC68_FC_VOLT_ADDR, &tx_vreg);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return -WLC_ERR_I2C_R;
	}

	return (int)tx_vreg;
}

static int stwlc68_rx_def_max_iout(void)
{
	return STWLC68_DFT_IOUT_MAX;
}

static int stwlc68_set_rx_vout(int vol)
{
	int ret;

	if (vol < STWLC68_RX_VOUT_MIN || vol > STWLC68_RX_VOUT_MAX) {
		hwlog_err("%s: out of range\n", __func__);
		return -WLC_ERR_PARA_WRONG;
	}

	vol = vol / STWLC68_RX_VOUT_SET_STEP;
	ret = stwlc68_write_word(STWLC68_RX_VOUT_SET_ADDR, (u16)vol);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return -WLC_ERR_I2C_R;
	}

	return 0;
}

static bool stwlc68_is_cp_really_open(void)
{
	int rx_ratio;
	int rx_vset;
	int rx_vout;
	int cp_vout;

	if (!charge_pump_is_cp_open(CP_TYPE_MAIN))
		return false;

	rx_ratio = charge_pump_get_cp_ratio(CP_TYPE_MAIN);
	rx_vset = stwlc68_get_rx_vout_reg();
	rx_vout =  stwlc68_get_rx_vout();
	cp_vout = charge_pump_get_cp_vout(CP_TYPE_MAIN);
	cp_vout = (cp_vout > 0) ? cp_vout : wldc_get_ls_vbus();

	hwlog_info("[%s] rx_ratio:%d rx_vset:%d rx_vout:%d cp_vout:%d\n",
		__func__, rx_ratio, rx_vset, rx_vout, cp_vout);
	if ((cp_vout * rx_ratio) < (rx_vout - STWLC68_FC_VOUT_ERR_LTH))
		return false;
	if ((cp_vout * rx_ratio) > (rx_vout + STWLC68_FC_VOUT_ERR_UTH))
		return false;

	return true;
}

static int stwlc68_check_cp_mode(void)
{
	int i;
	int cnt;
	int ret;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di)
		return -WLC_ERR_PARA_NULL;

	if (!di->support_cp)
		return 0;

	ret = charge_pump_set_cp_mode(CP_TYPE_MAIN);
	if (ret) {
		hwlog_err("%s: set cp mode fail\n", __func__);
		return ret;
	}
	cnt = STWLC68_BPCP_TIMEOUT / STWLC68_BPCP_SLEEP_TIME;
	for (i = 0; i < cnt; i++) {
		msleep(STWLC68_BPCP_SLEEP_TIME);
		if (stwlc68_is_cp_really_open()) {
			hwlog_info("[%s] set cp mode succ\n", __func__);
			break;
		}
		if (stop_charging_flag)
			return -WLC_ERR_STOP_CHRG;
	}
	if (i == cnt) {
		hwlog_err("%s: set cp mode fail\n", __func__);
		return -WLC_ERR_MISMATCH;
	}

	return 0;
}

static int stwlc68_send_fc_cmd(int vset)
{
	int ret;

	ret = stwlc68_write_word(STWLC68_FC_VOLT_ADDR, (u16)vset);
	if (ret) {
		hwlog_err("%s: set fc reg fail\n", __func__);
		return ret;
	}
	ret = stwlc68_write_word_mask(STWLC68_CMD_ADDR,
		STWLC68_CMD_SEND_FC, STWLC68_CMD_SEND_FC_SHIFT,
		STWLC68_CMD_VAL);
	if (ret) {
		hwlog_err("%s: send fc cmd fail\n", __func__);
		return ret;
	}
	ret = stwlc68_set_rx_vout(vset);
	if (ret) {
		hwlog_err("%s: set rx vout fail\n", __func__);
		return ret;
	}

	return 0;
}

static bool stwlc68_is_fc_succ(int vset)
{
	int i;
	int cnt;
	int vout;

	cnt = STWLC68_FC_VOUT_TIMEOUT / STWLC68_FC_VOUT_SLEEP_TIME;
	for (i = 0; i < cnt; i++) {
		if (stop_charging_flag && (vset > STWLC68_FC_VOUT_DEFAULT))
			return false;
		msleep(STWLC68_FC_VOUT_SLEEP_TIME);
		vout = stwlc68_get_rx_vout();
		if ((vout >= vset - STWLC68_FC_VOUT_ERR_LTH) &&
			(vout <= vset + STWLC68_FC_VOUT_ERR_UTH)) {
			hwlog_info("[%s] succ, cost_time: %dms\n", __func__,
				(i + 1) * STWLC68_FC_VOUT_SLEEP_TIME);
			return true;
		}
	}

	return false;
}

static void stwlc68_ask_mode_cfg(u8 mode_cfg)
{
	int ret;
	u8 val = 0;

	ret = stwlc68_write_byte(STWLC68_ASK_CFG_ADDR, mode_cfg);
	if (ret)
		hwlog_err("ask_mode_cfg: write fail\n");

	ret = stwlc68_read_byte(STWLC68_ASK_CFG_ADDR, &val);
	if (ret) {
		hwlog_err("ask_mode_cfg: read fail\n");
		return;
	}

	hwlog_info("[ask_mode_cfg] val=0x%x\n", val);
}

static void stwlc68_set_mode_cfg(int vset)
{
	if (vset <= RX_HIGH_VOUT) {
		stwlc68_ask_mode_cfg(STWLC68_BOTH_CAP_POSITIVE);
	} else {
		if (!power_cmdline_is_factory_mode())
			stwlc68_ask_mode_cfg(STWLC68_MOD_C_NEGATIVE);
		else
			stwlc68_ask_mode_cfg(STWLC68_BOTH_CAP_POSITIVE);
	}
}

static int stwlc68_set_tx_vout(int vset)
{
	int ret;
	int i;

	if (vset >= RX_HIGH_VOUT2) {
		ret = stwlc68_check_cp_mode();
		if (ret)
			return ret;
	}
	stwlc68_set_mode_cfg(vset);

	for (i = 0; i < STWLC68_FC_VOUT_RETRY_CNT; i++) {
		if (stop_charging_flag && (vset > STWLC68_FC_VOUT_DEFAULT))
			return -WLC_ERR_STOP_CHRG;
		ret = stwlc68_send_fc_cmd(vset);
		if (ret) {
			hwlog_err("%s: send fc_cmd fail\n", __func__);
			continue;
		}
		hwlog_info("[%s] send fc cmd, cnt: %d\n", __func__, i);
		if (stwlc68_is_fc_succ(vset)) {
			if (vset < RX_HIGH_VOUT2)
				(void)charge_pump_set_bp_mode(CP_TYPE_MAIN);
			stwlc68_set_mode_cfg(vset);
			hwlog_info("[%s] succ\n", __func__);
			return 0;
		}
	}

	return -WLC_ERR_MISMATCH;
}


static int stwlc68_send_msg(u8 cmd, u8 *data, int data_len)
{
	int ret;
	u8 header;
	u8 write_data[STWLC68_SEND_MSG_DATA_LEN] = { 0 };
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_I2C_WR;
	}

	if ((data_len > STWLC68_SEND_MSG_DATA_LEN) || (data_len < 0)) {
		hwlog_err("%s: send data number out of range\n", __func__);
		return -WLC_ERR_PARA_WRONG;
	}

	di->irq_val &= ~STWLC68_RX_STATUS_TX2RX_ACK;
	/* msg_len=cmd_len+data_len  cmd_len=1 */
	header = stwlc68_rx2tx_header[data_len + 1];

	ret = stwlc68_write_byte(STWLC68_SEND_MSG_HEADER_ADDR, header);
	if (ret) {
		hwlog_err("%s: write header fail\n", __func__);
		return -WLC_ERR_I2C_W;
	}
	ret = stwlc68_write_byte(STWLC68_SEND_MSG_CMD_ADDR, cmd);
	if (ret) {
		hwlog_err("%s: write cmd fail\n", __func__);
		return -WLC_ERR_I2C_W;
	}

	if (data && (data_len > 0)) {
		memcpy(write_data, data, data_len);
		ret = stwlc68_write_block(di,
			STWLC68_SEND_MSG_DATA_ADDR, write_data, data_len);
		if (ret) {
			hwlog_err("%s: write RX2TX-reg fail\n", __func__);
			return -WLC_ERR_I2C_W;
		}
	}

	ret = stwlc68_write_word_mask(STWLC68_CMD_ADDR,
		STWLC68_CMD_SEND_MSG_WAIT_RPLY,
		STWLC68_CMD_SEND_MSG_WAIT_RPLY_SHIFT, STWLC68_CMD_VAL);
	if (ret) {
		hwlog_err("%s: send RX msg to TX fail\n", __func__);
		return -WLC_ERR_I2C_W;
	}

	hwlog_info("%s: send msg(cmd:0x%x) success\n", __func__, cmd);
	return 0;
}

static int stwlc68_send_msg_ack(u8 cmd, u8 *data, int data_len)
{
	int ret;
	int count = 0;
	int ack_cnt;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	do {
		(void)stwlc68_send_msg(cmd, data, data_len);
		for (ack_cnt = 0;
			ack_cnt < STWLC68_WAIT_FOR_ACK_RETRY_CNT; ack_cnt++) {
			msleep(STWLC68_WAIT_FOR_ACK_SLEEP_TIME);
			if (STWLC68_RX_STATUS_TX2RX_ACK & di->irq_val) {
				di->irq_val &= ~STWLC68_RX_STATUS_TX2RX_ACK;
				hwlog_info("[%s] succ, retry times = %d\n",
					   __func__, count);
				return 0;
			}
			if (stop_charging_flag)
				return -WLC_ERR_STOP_CHRG;
		}
		count++;
		hwlog_info("[%s] retry\n", __func__);
	} while (count < STWLC68_SNED_MSG_RETRY_CNT);

	if (count < STWLC68_SNED_MSG_RETRY_CNT) {
		hwlog_info("[%s] succ\n", __func__);
		return 0;
	}

	ret = stwlc68_read_byte(STWLC68_RCVD_MSG_CMD_ADDR, &cmd);
	if (ret) {
		hwlog_err("%s: get rcv cmd data fail\n", __func__);
		return -WLC_ERR_I2C_R;
	}
	if (cmd != STWLC68_CMD_ACK) {
		hwlog_err("[%s] fail, ack = 0x%x, retry times = %d\n",
			__func__, cmd, count);
		return -WLC_ERR_ACK_TIMEOUT;
	}

	return 0;
}

static int stwlc68_receive_msg(u8 *data, int data_len)
{
	int ret;
	int count = 0;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di || !data) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	do {
		if (di->irq_val & STWLC68_RX_RCVD_MSG_INTR_LATCH) {
			di->irq_val &= ~STWLC68_RX_RCVD_MSG_INTR_LATCH;
			goto func_end;
		}
		if (stop_charging_flag)
			return -WLC_ERR_STOP_CHRG;
		msleep(STWLC68_RCV_MSG_SLEEP_TIME);
		count++;
	} while (count < STWLC68_RCV_MSG_SLEEP_CNT);

func_end:
	ret = stwlc68_read_block(di, STWLC68_RCVD_MSG_CMD_ADDR, data, data_len);
	if (ret) {
		hwlog_err("%s:get tx to rx data fail\n", __func__);
		return -WLC_ERR_I2C_R;
	}
	if (!data[0]) { /* data[0]: cmd */
		hwlog_err("%s: no msg received from tx\n", __func__);
		return -WLC_ERR_ACK_TIMEOUT;
	}
	hwlog_info("[%s] get tx2rx data(cmd:0x%x) succ\n", __func__, data[0]);
	return 0;
}

static int stwlc68_send_ept(enum wireless_etp_type ept_type)
{
	int ret;
	u8 rx_ept_type;

	switch (ept_type) {
	case WIRELESS_EPT_ERR_VRECT:
		rx_ept_type = STWLC68_EPT_ERR_VRECT;
		break;
	case WIRELESS_EPT_ERR_VOUT:
		rx_ept_type = STWLC68_EPT_ERR_VOUT;
		break;
	default:
		return -WLC_ERR_PARA_WRONG;
	}
	ret = stwlc68_write_byte(STWLC68_EPT_MSG_ADDR, rx_ept_type);
	ret += stwlc68_write_word_mask(STWLC68_CMD_ADDR, STWLC68_CMD_SEND_EPT,
		STWLC68_CMD_SEND_EPT_SHIFT, STWLC68_CMD_VAL);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_disable_iload(void)
{
	u8 wr_buff = STWLC68_ILOAD_DISABLE_VALUE;

	return stwlc68_4addr_write_block(STWLC68_ILOAD_DRIVE_ADDR,
		&wr_buff, STWLC68_ILOAD_DATA_LEN);
}

static int stwlc68_get_iload(void)
{
	int ret;
	u8 iload_value = 0;

	ret = stwlc68_4addr_read_block(STWLC68_ILOAD_DRIVE_ADDR,
		&iload_value, STWLC68_ILOAD_DATA_LEN);
	if (ret)
		return ret;
	hwlog_info("%s: iload_value=0x%x\n", __func__, iload_value);

	return 0;
}

static int stwlc68_check_dc_power(void)
{
	int ret;
	u8 op_mode = 0;

	ret = stwlc68_read_byte(STWLC68_OP_MODE_ADDR, &op_mode);
	if (ret)
		return -WLC_ERR_I2C_R;

	hwlog_info("%s: Op mode %02X\n", __func__, op_mode);
	if (op_mode != STWLC68_FW_OP_MODE_SA)
		return -WLC_ERR_MISMATCH;

	return 0;
}

static void stwlc68_reset_system(void)
{
	int ret;
	u8 wr_buff = STWLC68_RST_SYS | STWLC68_RST_M0;

	ret = stwlc68_4addr_write_block(STWLC68_RST_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		hwlog_info("[%s] ignore i2c error\n", __func__);
}

static void stwlc68_soft_reset_system(void)
{
	int ret;
	u8 wr_buff = STWLC68_RST_SYS;

	ret = stwlc68_4addr_write_block(STWLC68_RST_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		hwlog_info("[%s] ignore i2c error\n", __func__);
}

static int stwlc68_disable_fw_i2c(void)
{
	u8 wr_buff = STWLC68_FW_I2C_DISABLE;

	return stwlc68_4addr_write_block(STWLC68_FW_I2C_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
}

static int stwlc68_hold_m0(void)
{
	u8 wr_buff = STWLC68_RST_M0;

	return stwlc68_4addr_write_block(STWLC68_RST_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
}

static int stwlc68_osc_trim(void)
{
	u8 wr_buff = STWLC68_OSC_TRIM_VAL;

	return stwlc68_4addr_write_block(STWLC68_SYSTEM_OSC_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
}

static int stwlc68_clk_div(void)
{
	u8 wr_buff = STWLC68_CLK_DIV_VAL;

	return stwlc68_4addr_write_block(STWLC68_SYSTEM_CLK_DIV_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
}

static int stwlc68_reset_otp_block(void)
{
	u8 rd_buff = 0;
	u8 wr_buff;
	u8 reset_reg;
	int ret;

	ret = stwlc68_4addr_read_block(STWLC68_RST_ADDR,
		&rd_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		return WLC_ERR_I2C_R;

	reset_reg = rd_buff;
	reset_reg = reset_reg | (1 << 4);
	wr_buff = reset_reg;

	ret = stwlc68_4addr_write_block(STWLC68_RST_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		return WLC_ERR_I2C_W;

	reset_reg = reset_reg & ~(1 << 4);
	wr_buff = reset_reg;

	return stwlc68_4addr_write_block(STWLC68_RST_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
}

static int stwlc68_enable_otp(void)
{
	u8 wr_buff = STWLC68_OTP_ENABLE;

	return stwlc68_4addr_write_block(STWLC68_OTP_ENABLE_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
}

static int stwlc68_unlock_otp(void)
{
	u8 wr_buff = STWLC68_OTP_UNLOCK_CODE;

	return stwlc68_4addr_write_block(STWLC68_OTP_PROGRAM_ADDR,
		&wr_buff, STWLC68_FW_ADDR_LEN);
}

static bool stwlc68_is_otp_err(void)
{
	int ret;
	u8 err_status = 0;

	ret = stwlc68_4addr_read_block(STWLC68_OTP_ERR_STATUS_ADDR,
		&err_status, STWLC68_4ADDR_LEN);
	if (ret)
		return true;

	if (err_status) {
		hwlog_err("%s: status=0x%02x\n", __func__, err_status);
		if (g_otp_skip_soak_recovery_flag &&
			(err_status == 0x08)) /* 0x08:user compare error */
			return false;
		return true;
	}

	return false;
}

static bool stwlc68_is_otp_corrupt(void)
{
	int ret;
	u8 err_status = 0;

	ret = stwlc68_4addr_read_block(STWLC68_OTP_ERR_STATUS_ADDR,
		&err_status, STWLC68_4ADDR_LEN);
	if (ret)
		return true;

	if (err_status & STWLC68_OTP_ERR_CORRUPT) {
		hwlog_err("%s: status=0x%02x\n", __func__, err_status);
		return true;
	}

	return false;
}

static int stwlc68_config_otp_registers(void)
{
	int ret;
	u32 addr;
	u8 write_buff;

	addr = STWLC68_PGM_IPS_MRR_HI_ADDR;
	write_buff = STWLC68_PGM_IPS_MRR_HI_VAL;
	ret = stwlc68_4addr_write_block(addr, &write_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		return WLC_ERR_I2C_W;

	addr = STWLC68_RD_VERIFY1_MREF_HI_ADDR;
	write_buff = STWLC68_RD_VERIFY1_MREF_VAL;
	ret = stwlc68_4addr_write_block(addr, &write_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		return WLC_ERR_I2C_W;

	addr = STWLC68_RD_VERIFY_OTP_MREF_ADDR;
	write_buff = STWLC68_RD_VERIFY2_OTP_HI_VAL;
	ret = stwlc68_4addr_write_block(addr, &write_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		return WLC_ERR_I2C_W;

	addr = STWLC68_OTP_FREQ_CTRL_ADDR;
	write_buff = STWLC68_OTP_FREQ_CTRL_VAL;
	ret = stwlc68_4addr_write_block(addr, &write_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		return WLC_ERR_I2C_W;

	return 0;
}

static int stwlc68_recover_otp_data(u32 current_clean_addr,
	const u8 *otp_data, int otp_size)
{
	int id = 0;
	int ret;
	int remaining = otp_size;
	int size_to_wr;
	u32 wr_already = 0;
	u32 addr = current_clean_addr;
	u8 buff[STWLC68_OTP_RECOVER_WR_SIZE] = { 0 };

	while (remaining > 0) {
		size_to_wr = remaining > STWLC68_OTP_RECOVER_WR_SIZE ?
			STWLC68_OTP_RECOVER_WR_SIZE : remaining;
		if (g_dirty_otp_id[id]) {
			memcpy(buff, otp_data + wr_already, size_to_wr);
			ret = stwlc68_4addr_write_block(addr, buff, size_to_wr);
			if (ret) {
				hwlog_err("%s: fail, addr=0x%08x\n",
					__func__, addr);
				return ret;
			}
			usleep_range(9500, 10500); /* 10ms */
			if (!stwlc68_is_otp_err())
				g_dirty_otp_id[id] = 0;
		}
		id++;
		addr += size_to_wr;
		wr_already += size_to_wr;
		remaining -= size_to_wr;
	}

	for (id = 0; id < otp_size / STWLC68_OTP_RECOVER_WR_SIZE; id++) {
		if (g_dirty_otp_id[id])
			return -WLC_ERR_CHECK_FAIL;
	}

	return 0;
}

static int stwlc68_show_ram_fw_version(void)
{
	int ret;
	u16 fw_ver = 0;

	ret = stwlc68_read_word(STWLC68_RAM_FW_VER_ADDR, &fw_ver);
	if (ret)
		return ret;

	hwlog_info("[%s] 0x%04x\n", __func__, fw_ver);
	return 0;
}

static int stwlc68_set_boot_mode(u8 boot_mode)
{
	int ret;

	ret = stwlc68_4addr_write_block(STWLC68_BOOT_SET_ADDR,
		&boot_mode, STWLC68_FW_ADDR_LEN);
	if (ret)
		return ret;

	stwlc68_reset_system();

	return 0;
}

static int stwlc68_check_fw_wr(u32 wr_already,
	u8 *wr_buff, u8 *rd_buff, int size_to_wr)
{
	int i;
	int ret;
	u32 bad_addr;

	ret = memcmp(wr_buff, rd_buff, size_to_wr);
	if (!ret)
		return 0;

	for (i = 0; i < size_to_wr; i++) {
		if (wr_buff[i] != rd_buff[i]) {
			bad_addr = wr_already + i;
			hwlog_err("%s: wr&&rd data mismatch, bad_addr=0x%x\n",
				__func__, bad_addr);
			if (bad_addr < STWLC68_RAM_FW_CODE_OFFSET)
				continue;
			if (g_sram_bad_addr >= bad_addr)
				g_sram_bad_addr = bad_addr;
			return -WLC_ERR_CHECK_FAIL;
		}
	}

	return 0;
}

static int stwlc68_write_fw_data(u32 current_clean_addr,
	const u8 *otp_data, int otp_size)
{
	int ret;
	int remaining = otp_size;
	int size_to_wr;
	u32 wr_already = 0;
	u32 addr = current_clean_addr;
	u8 wr_buff[STWLC68_OTP_PROGRAM_WR_SIZE] = { 0 };
	u8 rd_buff[STWLC68_OTP_PROGRAM_WR_SIZE] = { 0 };

	while (remaining > 0) {
		size_to_wr = remaining > STWLC68_OTP_PROGRAM_WR_SIZE ?
			STWLC68_OTP_PROGRAM_WR_SIZE : remaining;
		memcpy(wr_buff, otp_data + wr_already, size_to_wr);
		ret = stwlc68_4addr_write_block(addr, wr_buff, size_to_wr);
		if (ret) {
			hwlog_err("%s: wr fail, addr=0x%08x\n", __func__, addr);
			return ret;
		}
		usleep_range(500, 9500); /* 1ms */
		ret = stwlc68_4addr_read_block(addr, rd_buff, size_to_wr);
		if (ret) {
			hwlog_err("%s: rd fail, addr=0x%08x\n", __func__, addr);
			return ret;
		}
		ret = stwlc68_check_fw_wr(wr_already, wr_buff,
			rd_buff, size_to_wr);
		if (ret)
			break;
		addr += size_to_wr;
		wr_already += size_to_wr;
		remaining -= size_to_wr;
	}

	return 0;
}

static int stwlc68_load_ram_fw(const u8 *ram, int len)
{
	int ret;

	ret = stwlc68_disable_fw_i2c();
	if (ret) {
		hwlog_err("%s: disable fw_i2c fail\n", __func__);
		return ret;
	}
	ret = stwlc68_hold_m0();
	if (ret) {
		hwlog_err("%s: hold M0 fail\n", __func__);
		return ret;
	}

	ret = stwlc68_write_fw_data(STWLC68_RAM_FW_START_ADDR, ram, len);
	if (ret) {
		hwlog_err("%s: write fw data fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_write_otp_len(u16 len)
{
	hwlog_info("[%s] len=%d bytes\n", __func__, len);

	return stwlc68_write_word(STWLC68_OTP_WRITE_LENGTH_ADDR, len);
}

static int stwlc68_exe_wr_otp_cmd(void)
{
	return stwlc68_write_byte(STWLC68_OTP_WR_CMD_ADDR, STWLC68_OTP_ENABLE);
}

static bool stwlc68_is_otp_successfully_written(void)
{
	int i;
	int ret;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di)
		return false;

	/* timeout: 500ms*5=2.5s */
	for (i = 0; i < 5; i++) {
		msleep(500);
		if (!gpio_get_value(di->irq_int)) {
			ret = stwlc68_write_byte(STWLC68_GPIO_STATUS_ADDR,
				STWLC68_GPIO_RESET_VAL);
			if (ret) {
				hwlog_err("%s: reset gpio fail\n", __func__);
				return false;
			}
			hwlog_info("[%s] succ, cnt=%d\n", __func__, i);
			return true;
		}
	}

	return false;
}

static int stwlc68_write_otp_data(const u8 *otp_data, int otp_size)
{
	int ret;
	int remaining = otp_size;
	int size_to_wr;
	u32 wr_already = 0;
	u8 *wr_buff = NULL;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di)
		return -WLC_ERR_PARA_NULL;

	wr_buff = kzalloc(sizeof(u8) * STWLC68_OTP_WR_BLOCK_SIZE, GFP_KERNEL);
	if (!wr_buff)
		return -WLC_ERR_NO_SPACE;

	while (remaining > 0) {
		hwlog_info("[%s] irq_int val = %d\n", __func__,
			gpio_get_value(di->irq_int));
		size_to_wr = remaining > STWLC68_OTP_WR_BLOCK_SIZE ?
			STWLC68_OTP_WR_BLOCK_SIZE : remaining;
		ret = stwlc68_write_otp_len(size_to_wr);
		if (ret) {
			hwlog_err("%s: wr otp len fail\n", __func__);
			goto write_fail;
		}
		memcpy(wr_buff, otp_data + wr_already, size_to_wr);
		ret = stwlc68_write_fw_data(STWLC68_OTP_FW_START_ADDR,
			wr_buff, size_to_wr);
		if (ret) {
			hwlog_err("%s: wr otp data fail\n", __func__);
			goto write_fail;
		}
		ret = stwlc68_exe_wr_otp_cmd();
		if (ret) {
			hwlog_err("%s: wr otp data fail\n", __func__);
			goto write_fail;
		}
		wr_already += size_to_wr;
		remaining -= size_to_wr;
		if (!stwlc68_is_otp_successfully_written())
			goto write_fail;
	}

	kfree(wr_buff);
	return 0;

write_fail:
	kfree(wr_buff);
	return -WLC_ERR_I2C_WR;
}

static int stwlc68_check_system_err(void)
{
	int ret;
	u8 err = 0;

	ret = stwlc68_read_byte(STWLC68_SYSTEM_ERR_ADDR, &err);
	if (ret)
		return ret;

	if (err) {
		hwlog_err("%s: err=0x%x\n", __func__, err);
		return -WLC_ERR_CHECK_FAIL;
	}

	return 0;
}

static int stwlc68_fw_ram_check(void)
{
	int ret;
	u8 *ram = NULL;
	int size = sizeof(u8) * STWLC68_RAM_MAX_SIZE;

	ram = kzalloc(size, GFP_KERNEL);
	if (!ram)
		return -WLC_ERR_NO_SPACE;

	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY);

	memset(ram, STWLC68_RAM_CHECK_VAL1, size);
	ret = stwlc68_load_ram_fw(ram, size);
	if (ret) {
		kfree(ram);
		return ret;
	}
	memset(ram, STWLC68_RAM_CHECK_VAL2, size);
	ret = stwlc68_load_ram_fw(ram, size);
	if (ret) {
		kfree(ram);
		return ret;
	}

	kfree(ram);
	return 0;
}

static bool stwlc68_is_rom_ok(void)
{
	int i;
	int ret;
	u8 rd_buff = 0;

	ret = stwlc68_write_byte(STWLC68_OTP_WR_CMD_ADDR,
		STWLC68_ROM_CHECK_VAL);
	if (ret)
		return ret;

	/* timeout: 25ms*40 = 1s */
	for (i = 0; i < 40; i++) {
		ret = stwlc68_4addr_read_block(STWLC68_ROM_CHECK_ADDR,
			&rd_buff, STWLC68_FW_ADDR_LEN);
		if (ret)
			return false;
		if (!rd_buff)
			goto check_sys_err;
		msleep(25);
	}

	return false;

check_sys_err:
	ret = stwlc68_read_byte(STWLC68_SYSTEM_ERR_ADDR, &rd_buff);
	if (ret)
		return false;
	if (!rd_buff)
		return true;
	return false;
}

static int stwlc68_fw_rom_check(void)
{
	int ret;

	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY);

	ret = stwlc68_load_ram_fw(g_stwlc68_ram_data,
		ARRAY_SIZE(g_stwlc68_ram_data));
	if (ret) {
		hwlog_err("%s: load sram fail\n", __func__);
		return ret;
	}

	ret = stwlc68_set_boot_mode(STWLC68_BOOT_FROM_RAM);
	if (ret) {
		hwlog_err("%s: boot from sram fail\n", __func__);
		return ret;
	}

	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY);

	ret = stwlc68_show_ram_fw_version();
	if (ret) {
		hwlog_err("%s: show sram version fail\n", __func__);
		goto check_fail;
	}

	if (!stwlc68_is_rom_ok()) {
		hwlog_err("%s: rom is bad\n", __func__);
		goto check_fail;
	}

	(void)stwlc68_set_boot_mode(STWLC68_BOOT_FROM_ROM);
	return 0;

check_fail:
	(void)stwlc68_set_boot_mode(STWLC68_BOOT_FROM_ROM);
	return ret;
}

static int stwlc68_system_check(void)
{
	int ret;

	if (g_ram_rom_status == STWLC68_RAM_ROM_STATUS_OK)
		return 0;

	ret = stwlc68_fw_ram_check();
	if (ret) {
		hwlog_err("%s: ram check fail\n", __func__);
		g_ram_rom_status = STWLC68_RAM_ROM_STATUS_BAD;
		return ret;
	}

	ret = stwlc68_fw_rom_check();
	if (ret) {
		hwlog_err("%s: rom check fail\n", __func__);
		g_ram_rom_status = STWLC68_RAM_ROM_STATUS_BAD;
		return ret;
	}

	g_ram_rom_status = STWLC68_RAM_ROM_STATUS_OK;
	return 0;
}

static int stwlc68_program_otp_pre_check(void)
{
	int ret;

	ret = stwlc68_check_dc_power();
	if (ret) {
		hwlog_err("%s: OTP must be programmed in DC power", __func__);
		return ret;
	}

	ret = stwlc68_system_check();
	if (ret) {
		hwlog_err("%s: system check fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_recover_otp_pre_check(void)
{
	int ret;

	ret = stwlc68_check_dc_power();
	if (ret) {
		hwlog_err("%s: OTP must be programmed in DC power", __func__);
		return ret;
	}

	ret = stwlc68_system_check();
	if (ret) {
		hwlog_err("%s: system check fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_program_otp_choose_otp(int *otp_id)
{
	int i;
	int ret;
	u8 cut_id = 0;
	int otp_num;

	ret = stwlc68_get_cut_id(&cut_id);
	if (ret) {
		hwlog_err("%s: get cut_id fail\n", __func__);
		return ret;
	}
	hwlog_info("[%s] cut_id = 0x%x\n", __func__, cut_id);
	/* determine what has to be programmed depending on version ids */
	otp_num = ARRAY_SIZE(st_otp_info);
	for (i = 0; i < otp_num; i++) {
		if ((cut_id >= st_otp_info[i].cut_id_from) &&
			(cut_id <= st_otp_info[i].cut_id_to)) {
			*otp_id = i;
			return 0;
		}
	}

	hwlog_err("%s: cut_id mismatch\n", __func__);
	return -WLC_ERR_MISMATCH;
}

static int stwlc68_program_otp_calc_otp_addr(int otp_id,
	const u8 **data_to_program, u32 *data_to_program_size)
{
	int ret;
	u16 cfg_id = 0;
	u16 patch_id = 0;
	int cfg_id_mismatch = 0;
	int patch_id_mismatch = 0;

	ret = stwlc68_get_cfg_id(&cfg_id);
	if (ret) {
		hwlog_err("%s: get cfg_id fail\n", __func__);
		return ret;
	}
	if (cfg_id != st_otp_info[otp_id].cfg_id) {
		hwlog_err("[%s] cfg_id mismatch, running|latest:0x%x|0x%x\n",
			__func__, cfg_id, st_otp_info[otp_id].cfg_id);
		cfg_id_mismatch = 1;
	}
	ret = stwlc68_get_patch_id(&patch_id);
	if (ret) {
		hwlog_err("%s: get patch_id fail\n", __func__);
		return ret;
	}
	if (patch_id != st_otp_info[otp_id].patch_id) {
		hwlog_err("[%s] patch_id mismatch, running|latest:0x%x|0x%x\n",
			__func__, patch_id, st_otp_info[otp_id].patch_id);
		patch_id_mismatch = 1;
	}
	if (cfg_id_mismatch && patch_id_mismatch) {
		*data_to_program_size = st_otp_info[otp_id].cfg_size +
			st_otp_info[otp_id].patch_size + STWLC68_OTP_DUMMY_LEN;
		*data_to_program = st_otp_info[otp_id].otp_arr;
	} else if (cfg_id_mismatch && !patch_id_mismatch) {
		*data_to_program_size = st_otp_info[otp_id].cfg_size;
		*data_to_program = st_otp_info[otp_id].otp_arr;
	} else if (!cfg_id_mismatch && patch_id_mismatch) {
		*data_to_program_size = st_otp_info[otp_id].patch_size;
		*data_to_program = st_otp_info[otp_id].otp_arr +
			st_otp_info[otp_id].cfg_size;
	} else {
		hwlog_info("[%s] cfg && patch are latest\n", __func__);
		return -WLC_ERR_PARA_WRONG;
	}

	return 0;
}

static int stwlc68_program_otp_check_free_addr(
	u32 current_clean_addr, u32 data_to_program_size)
{
	hwlog_info("[%s] opt_max_size: 0x%04X, otp_size: 0x%04X\n",
		__func__, STWLC68_OTP_MAX_SIZE, data_to_program_size);
	if ((STWLC68_OTP_MAX_SIZE - (current_clean_addr & WORD_MASK)) <
		data_to_program_size) {
		hwlog_err("%s: not enough space available\n", __func__);
		return -WLC_ERR_NO_SPACE;
	}

	return 0;
}

static int stwlc68_skip_soak_recover_otp(u32 err_addr,
	const u8 *otp_data, int otp_size)
{
	int ret;
	u32 addr;
	u8 write_buff;

	addr = STWLC68_OTP_SKIP_SOAK_ADDR;
	write_buff = STWLC68_OTP_SKIP_SOAK_VAL;
	ret = stwlc68_4addr_write_block(addr, &write_buff, STWLC68_FW_ADDR_LEN);
	if (ret)
		return ret;

	ret = stwlc68_recover_otp_data(err_addr, otp_data, otp_size);
	if (ret)
		return ret;

	return 0;
}

static int stwlc68_recover_otp_prepare(void)
{
	int ret;

	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY);
	ret = stwlc68_disable_fw_i2c();
	if (ret) {
		hwlog_err("%s: disable fw_i2c fail\n", __func__);
		return ret;
	}
	ret = stwlc68_hold_m0();
	if (ret) {
		hwlog_err("%s: hold M0 fail\n", __func__);
		return ret;
	}
	msleep(STWLC68_OTP_OPS_DELAY);
	ret = stwlc68_osc_trim();
	if (ret) {
		hwlog_err("%s: hold M0 fail\n", __func__);
		return ret;
	}
	ret = stwlc68_clk_div();
	if (ret) {
		hwlog_err("%s: hold M0 fail\n", __func__);
		return ret;
	}
	ret = stwlc68_reset_otp_block();
	if (ret) {
		hwlog_err("%s: OTP block reset fail\n", __func__);
		return ret;
	}
	ret = stwlc68_enable_otp();
	if (ret) {
		hwlog_err("%s: OTP enable fail\n", __func__);
		return ret;
	}
	ret = stwlc68_unlock_otp();
	if (ret) {
		hwlog_err("%s: unlock OTP fail\n", __func__);
		return ret;
	}
	ret = stwlc68_config_otp_registers();
	if (ret) {
		hwlog_err("%s: config otp registers fail\n", __func__);
		return ret;
	}
	ret = stwlc68_disable_iload();
	if (ret) {
		hwlog_err("%s: disable otp iload fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_program_otp_post_check(int otp_id)
{
	int ret;
	u16 cfg_id = 0;
	u16 patch_id = 0;

	ret = stwlc68_get_cfg_id(&cfg_id);
	if (ret) {
		hwlog_err("%s: get cfg_id fail\n", __func__);
		return ret;
	}
	if (cfg_id != st_otp_info[otp_id].cfg_id)
		hwlog_err("%s: cfg_id(0x%x) mismatch after flashing\n",
			__func__, cfg_id);

	ret = stwlc68_get_patch_id(&patch_id);
	if (ret) {
		hwlog_err("%s: get patch_id fail\n", __func__);
		return ret;
	}
	if (patch_id != st_otp_info[otp_id].patch_id)
		hwlog_err("%s: patch_id(0x%x) mismatch after flashing\n",
			__func__, patch_id);

	return 0;
}

static int stwlc68_recover_otp_post_check(int otp_id)
{
	int ret;

	ret = stwlc68_program_otp_post_check(otp_id);
	if (ret)
		return ret;

	if (stwlc68_is_otp_corrupt())
		return -WLC_ERR_CHECK_FAIL;

	return 0;
}

static int stwlc68_recover_otp(struct stwlc68_dev_info *di)
{
	int ret;
	int otp_id = 0;
	u32 data_to_program_size;
	const u8 *data_to_program = NULL;

	stwlc68_disable_irq_nosync(di);
	wlps_control(WLPS_RECOVER_OTP_PWR, WLPS_CTRL_ON);
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for power on */

	ret = stwlc68_recover_otp_pre_check();
	if (ret)
		goto exit;
	ret = stwlc68_program_otp_choose_otp(&otp_id);
	if (ret)
		goto exit;
	hwlog_info("[%s] otp_index = %d\n", __func__, otp_id);
	data_to_program = st_otp_info[otp_id].otp_arr;
	data_to_program_size = st_otp_info[otp_id].cfg_size +
		st_otp_info[otp_id].patch_size + STWLC68_OTP_DUMMY_LEN;
	ret = stwlc68_recover_otp_prepare();
	if (ret)
		goto exit;
	g_otp_skip_soak_recovery_flag = false;
	memset(g_dirty_otp_id, 1, STWLC68_OTP_RECOVER_WR_CNT);
	ret = stwlc68_recover_otp_data(STWLC68_OTP_CLEAN_ADDR,
		data_to_program, data_to_program_size);
	hwlog_info("[%s] result = %d\n", __func__, ret);
	if (ret) {
		g_otp_skip_soak_recovery_flag = true;
		ret = stwlc68_recover_otp_prepare();
		if (ret)
			goto exit;
		ret = stwlc68_skip_soak_recover_otp(STWLC68_OTP_CLEAN_ADDR,
			data_to_program, data_to_program_size);
		if (ret)
			goto exit;
	}
	ret = stwlc68_get_iload();
	if (ret)
		goto exit;

	stwlc68_soft_reset_system();

	msleep(200); /* delay 200ms for system reset */
	ret = stwlc68_recover_otp_post_check(otp_id);
	if (ret)
		goto exit;
	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for system reset */
	wlps_control(WLPS_RECOVER_OTP_PWR, WLPS_CTRL_OFF);
	stwlc68_enable_irq(di);
	hwlog_info("[%s] succ\n", __func__);
	return 0;

exit:
	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for system reset */
	wlps_control(WLPS_RECOVER_OTP_PWR, WLPS_CTRL_OFF);
	stwlc68_enable_irq(di);
	hwlog_info("[%s] fail\n", __func__);
	return ret;
}

static void stwlc68_ps_control(enum wlps_ctrl_scene scene, int ctrl_flag)
{
	static int ref_cnt;

	hwlog_info("[%s] cnt = %d, flag = %d\n", __func__, ref_cnt, ctrl_flag);
	if (ctrl_flag == WLPS_CTRL_ON)
		++ref_cnt;
	else if (--ref_cnt > 0)
		return;

	wlps_control(scene, ctrl_flag);
}

static int stwlc68_program_otp(struct stwlc68_dev_info *di)
{
	int ret;
	int otp_id = 0;
	u32 current_clean_addr = 0;
	u32 data_to_program_size = 0;
	const u8 *data_to_program = NULL;

	stwlc68_disable_irq_nosync(di);
	stwlc68_ps_control(WLPS_PROC_OTP_PWR, WLPS_CTRL_ON);
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for power on */

	ret = stwlc68_program_otp_pre_check();
	if (ret)
		goto exit;
	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for system reset */
	stwlc68_get_clean_addr(&current_clean_addr);
	ret = stwlc68_program_otp_choose_otp(&otp_id);
	if (ret)
		goto exit;
	hwlog_info("[%s] otp_index = %d\n", __func__, otp_id);
	ret = stwlc68_program_otp_calc_otp_addr(otp_id,
		&data_to_program, &data_to_program_size);
	if (ret)
		goto exit;
	ret = stwlc68_load_ram_fw(g_stwlc68_ram_data,
		ARRAY_SIZE(g_stwlc68_ram_data));
	if (ret)
		goto set_mode_exit;
	ret = stwlc68_set_boot_mode(STWLC68_BOOT_FROM_RAM);
	if (ret)
		goto set_mode_exit;
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for system reset */
	ret = stwlc68_show_ram_fw_version();
	if (ret)
		goto set_mode_exit;
	ret = stwlc68_program_otp_check_free_addr(STWLC68_OTP_CLEAN_ADDR,
		data_to_program_size);
	if (ret)
		goto set_mode_exit;
	ret = stwlc68_update_clean_addr(STWLC68_OTP_CLEAN_ADDR);
	if (ret)
		goto set_mode_exit;
	ret = stwlc68_disable_iload();
	if (ret)
		goto set_mode_exit;

	ret = stwlc68_write_otp_data(data_to_program, data_to_program_size);
	if (ret)
		goto set_mode_exit;
	ret = stwlc68_get_iload();
	if (ret)
		goto set_mode_exit;
	ret = stwlc68_check_system_err();
	if (ret)
		goto set_mode_exit;
	ret = stwlc68_set_boot_mode(STWLC68_BOOT_FROM_ROM);
	if (ret)
		goto exit;
	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for system reset */

	ret = stwlc68_program_otp_post_check(otp_id);
	if (ret)
		goto exit;
	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for system reset */

	stwlc68_ps_control(WLPS_PROC_OTP_PWR, WLPS_CTRL_OFF);
	stwlc68_enable_irq(di);
	hwlog_info("[%s] succ\n", __func__);
	return 0;

set_mode_exit:
	(void)stwlc68_set_boot_mode(STWLC68_BOOT_FROM_ROM);
exit:
	stwlc68_reset_system();
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for system reset */
	stwlc68_ps_control(WLPS_PROC_OTP_PWR, WLPS_CTRL_OFF);
	stwlc68_enable_irq(di);
	hwlog_info("[%s] fail\n", __func__);
	return ret;
}

static int stwlc68_rx_program_otp(int proc_type)
{
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	switch (proc_type) {
	case WIRELESS_PROGRAM_FW:
		return stwlc68_program_otp(di);
	case WIRELESS_RECOVER_FW:
		return stwlc68_recover_otp(di);
	default:
		break;
	}

	return -WLC_ERR_MISMATCH;
}

static int stwlc68_check_otp(void)
{
	int ret;
	int i;
	int otp_num;
	u8 cut_id = 0;
	u16 cfg_id = 0;
	u16 patch_id = 0;

	stwlc68_ps_control(WLPS_PROC_OTP_PWR, WLPS_CTRL_ON);
	stwlc68_chip_enable(RX_EN_ENABLE); /* enable RX for i2c WR */
	msleep(STWLC68_OTP_OPS_DELAY); /* delay for power on */
	hwlog_info("[%s] ++\n", __func__);
	ret = stwlc68_system_check();
	if (ret) {
		hwlog_err("%s: system check fail\n", __func__);
		goto exit;
	}
	stwlc68_reset_system();
	msleep(100);
	ret = stwlc68_get_cut_id(&cut_id);
	if (ret) {
		hwlog_err("%s: get cut_id fail\n", __func__);
		goto exit;
	}
	hwlog_info("[%s] cut_id = 0x%x\n", __func__, cut_id);
	otp_num = ARRAY_SIZE(st_otp_info);
	for (i = 0; i < otp_num; i++) {
		if ((cut_id >= st_otp_info[i].cut_id_from) &&
			(cut_id <= st_otp_info[i].cut_id_to))
			break;
	}
	if (i == otp_num) {
		hwlog_err("%s: cut_id mismatch\n", __func__);
		ret = WLC_ERR_MISMATCH;
		goto exit;
	}
	ret = stwlc68_get_patch_id(&patch_id);
	if (ret) {
		hwlog_err("%s: get patch_id fail\n", __func__);
		goto exit;
	}
	ret = stwlc68_get_cfg_id(&cfg_id);
	if (ret) {
		hwlog_err("%s: get cfg_id fail\n", __func__);
		goto exit;
	}

	if ((patch_id != st_otp_info[i].patch_id) ||
		(cfg_id != st_otp_info[i].cfg_id))
		ret = WLC_ERR_MISMATCH;
exit:
	stwlc68_ps_control(WLPS_PROC_OTP_PWR, WLPS_CTRL_OFF);
	hwlog_info("[%s] --\n", __func__);
	return ret;
}

static int stwlc68_check_is_otp_exist(void)
{
	if (!stwlc68_check_otp())
		return WIRELESS_FW_PROGRAMED;

	return WIRELESS_FW_NON_PROGRAMED;
}

static int stwlc68_sw2tx(void)
{
	int ret;
	int i;
	u8 mode = 0;
	int cnt = STWLC68_SW2TX_RETRY_TIME / STWLC68_SW2TX_RETRY_SLEEP_TIME;

	for (i = 0; i < cnt; i++) {
		if (!g_tx_open_flag) {
			hwlog_err("%s: tx_open_flag false\n", __func__);
			return -WLC_ERR_STOP_CHRG;
		}
		msleep(STWLC68_SW2TX_RETRY_SLEEP_TIME);
		ret = stwlc68_get_mode(&mode);
		if (ret) {
			hwlog_err("%s: get mode fail\n", __func__);
			continue;
		}

		ret = stwlc68_write_word_mask(STWLC68_CMD_ADDR,
			STWLC68_CMD_SW2TX, STWLC68_CMD_SW2TX_SHIFT,
			STWLC68_CMD_VAL);
		if (ret) {
			hwlog_err("%s: write cmd(sw2tx) fail\n", __func__);
			continue;
		}
		if (mode == STWLC68_TX_MODE) {
			hwlog_info("%s: succ, cnt = %d\n", __func__, i);
			return 0;
		}
	}
	hwlog_err("%s: fail, cnt = %d\n", __func__, i);
	return -WLC_ERR_I2C_WR;
}

static bool stwlc68_is_updated_sram_match(u16 sram_id)
{
	int ret;
	struct stwlc68_chip_info chip_info;

	ret = stwlc68_get_chip_info(&chip_info);
	if (ret) {
		hwlog_err("%s: get chip info fail\n", __func__);
		return false;
	}

	hwlog_info("[%s] sram_id = 0x%x\n", __func__, chip_info.sram_id);
	return (sram_id == chip_info.sram_id);
}

static int stwlc68_write_sram_exe_cmd(void)
{
	return stwlc68_write_byte(STWLC68_EXE_SRAM_ADDR, STWLC68_EXE_SRAM_CMD);
}

static int stwlc68_write_sram_start_addr(u32 start_addr)
{
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	return stwlc68_write_block(di, STWLC68_SRAM_START_ADDR_ADDR,
		(u8 *)&start_addr, STWLC68_SRAM_START_ADDR_LEN);
}

static int stwlc68_write_data_to_sram(u32 start_addr,
	const u8 *sram_data, const int sram_size)
{
	int ret;
	int remaining = sram_size;
	int size_to_write;
	u32 written_already = 0;
	int address = start_addr;
	u8 buff[ST_RAMPATCH_PAGE_SIZE] = { 0 };

	while (remaining > 0) {
		size_to_write = remaining > ST_RAMPATCH_PAGE_SIZE ?
			ST_RAMPATCH_PAGE_SIZE : remaining;
		memcpy(buff, sram_data + written_already, size_to_write);
		ret = stwlc68_4addr_write_block(address, buff, size_to_write);
		if (ret) {
			hwlog_err("%s: fail, addr=0x%8x\n", __func__, address);
			return ret;
		}
		address += size_to_write;
		written_already += size_to_write;
		remaining -= size_to_write;
	}

	return 0;
}

static int stwlc68_program_sramupdate(const struct st_sram_info *sram_info)
{
	int ret;
	u32 start_addr;

	/* start_addr obtained from sram_data[4:7] in little endian */
	start_addr = (u32)((sram_info->sram_data[4] << 0) |
		(sram_info->sram_data[5] << 8) |
		(sram_info->sram_data[6] << 16) |
		(sram_info->sram_data[7] << 24));

	ret = stwlc68_write_data_to_sram(start_addr,
		sram_info->sram_data + ST_RAMPATCH_HEADER_SIZE,
		sram_info->sram_size - ST_RAMPATCH_HEADER_SIZE);
	if (ret)
		return ret;

	ret = stwlc68_write_sram_start_addr(start_addr + 1);
	if (ret)
		return ret;

	ret = stwlc68_write_sram_exe_cmd();
	if (ret)
		return ret;

	mdelay(5); /* delay 5ms for exe cmd */
	if (stwlc68_is_updated_sram_match(sram_info->sram_id))
		return 0;

	mdelay(5); /* delay 5ms for exe cmd */
	if (!stwlc68_is_updated_sram_match(sram_info->sram_id))
		return -WLC_ERR_MISMATCH;

	return 0;
}

static int stwlc68_find_sram_id(
	enum wireless_mode sram_mode, unsigned int *sram_id)
{
	int i;
	int ret;
	unsigned int fw_sram_num;
	struct stwlc68_chip_info chip_info;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_I2C_WR;
	}

	ret = stwlc68_get_chip_info(&chip_info);
	if (ret) {
		hwlog_err("%s: get chip info fail\n", __func__);
		return ret;
	}

	fw_sram_num = ARRAY_SIZE(stwlc68_sram);
	for (i = 0; i < fw_sram_num; i++) {
		if (sram_mode != stwlc68_sram[i].fw_sram_mode)
			continue;
		if ((chip_info.cut_id < stwlc68_sram[i].cut_id_from) ||
			(chip_info.cut_id > stwlc68_sram[i].cut_id_to))
			continue;
		if ((chip_info.cfg_id < stwlc68_sram[i].cfg_id_from) ||
			(chip_info.cfg_id > stwlc68_sram[i].cfg_id_to))
			continue;
		if ((chip_info.patch_id < stwlc68_sram[i].patch_id_from) ||
			(chip_info.patch_id > stwlc68_sram[i].patch_id_to))
			continue;
#ifndef WIRELESS_CHARGER_FACTORY_VERSION
		if ((g_sram_bad_addr < stwlc68_sram[i].bad_addr_from) ||
			(g_sram_bad_addr > stwlc68_sram[i].bad_addr_to))
			continue;
#endif
		if ((stwlc68_sram[i].sram_size <= ST_RAMPATCH_HEADER_SIZE) ||
			(stwlc68_sram[i].sram_size > ST_RAMPATCH_MAX_SIZE))
			continue;
		if (stwlc68_sram[i].dev_type != di->dev_type)
			continue;

		hwlog_info("[%s] bad_addr=0x%x sram_id=%d\n",
			__func__, g_sram_bad_addr, i);
		*sram_id = i;
		return 0;
	}

	return -WLC_ERR_MISMATCH;
}

static int stwlc68_pre_sramupdate(enum wireless_mode sram_mode)
{
	int ret;

	if (sram_mode == WIRELESS_TX_MODE) {
		ret = stwlc68_sw2tx();
		if (ret)
			return ret;

		msleep(50); /* delay 50ms for switching to tx mode */
	}

	return 0;
}

static int stwlc68_check_fwupdate(enum wireless_mode sram_mode)
{
	int ret;
	unsigned int fw_sram_id = 0;
	unsigned int fw_sram_num;
	u8 chip_info[WL_CHIP_INFO_STR_LEN] = { 0 };

	ret = stwlc68_get_chip_info_str(chip_info, WL_CHIP_INFO_STR_LEN);
	if (ret)
		hwlog_err("get chip_info fail\n");

	ret = stwlc68_find_sram_id(sram_mode, &fw_sram_id);
	if (ret) {
		hwlog_err("%s: sram no need update\n", __func__);
		return ret;
	}

	fw_sram_num = ARRAY_SIZE(stwlc68_sram);
	if (fw_sram_id >= fw_sram_num) {
		hwlog_err("%s: fw_sram_id=%d err\n", __func__, fw_sram_id);
		return -WLC_ERR_PARA_WRONG;
	}

	if (stwlc68_is_updated_sram_match(stwlc68_sram[fw_sram_id].sram_id))
		return 0;

	ret = stwlc68_pre_sramupdate(sram_mode);
	if (ret) {
		hwlog_err("%s: pre sramupdate failed\n", __func__);
		return ret;
	}

	ret = stwlc68_program_sramupdate(&stwlc68_sram[fw_sram_id]);
	if (ret) {
		hwlog_err("%s: sram update fail\n", __func__);
		return ret;
	}

	ret = stwlc68_get_chip_info_str(chip_info, WL_CHIP_INFO_STR_LEN);
	if (ret)
		hwlog_err("get chip_info fail\n");

	hwlog_info("[%s] sram update succ\n", __func__);

	return 0;
}

static bool stwlc68_need_check_pu_shell(void)
{
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di)
		return false;

	return di->need_chk_pu_shell;
}

static void stwlc68_set_pu_shell_flag(bool flag)
{
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return;
	}

	di->pu_shell_flag = flag;
	hwlog_info("[%s] %s succ\n", __func__, flag ? "true" : "false");
}

static bool stwlc68_check_tx_exist(void)
{
	int ret;
	u8 mode = 0;

	ret = stwlc68_get_mode(&mode);
	if (ret) {
		hwlog_err("%s: get rx mode fail\n", __func__);
		return false;
	}
	if (mode == STWLC68_RX_MODE)
		return true;

	return false;
}

static int stwlc68_kick_watchdog(void)
{
	int ret;

	ret = stwlc68_write_byte(STWLC68_WDT_FEED_ADDR, 0);
	if (ret)
		return -WLC_ERR_I2C_W;

	return 0;
}

static int stwlc68_get_rx_fod(char *fod_str, int len)
{
	int i;
	int ret;
	char tmp[STWLC68_RX_FOD_TMP_STR_LEN] = { 0 };
	u8 fod_arr[STWLC68_RX_FOD_LEN] = { 0 };
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	if (!fod_str || (len != WLC_FOD_COEF_STR_LEN))
		return -WLC_ERR_PARA_WRONG;

	memset(fod_str, 0, len);
	ret = stwlc68_read_block(di, STWLC68_RX_FOD_ADDR,
		fod_arr, STWLC68_RX_FOD_LEN);
	if (ret) {
		hwlog_err("%s: read fod fail\n", __func__);
		return ret;
	}

	for (i = 0; i < STWLC68_RX_FOD_LEN; i++) {
		snprintf(tmp, STWLC68_RX_FOD_TMP_STR_LEN, "%x ", fod_arr[i]);
		strncat(fod_str, tmp, strlen(tmp));
	}

	return 0;
}

static int stwlc68_set_rx_fod(const char *fod_str)
{
	char *cur = (char *)fod_str;
	char *token = NULL;
	int i;
	u8 val = 0;
	const char *sep = " ,";
	u8 fod_arr[STWLC68_RX_FOD_LEN] = { 0 };
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}
	if (!fod_str) {
		hwlog_err("%s: input fod_str err\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	for (i = 0; i < STWLC68_RX_FOD_LEN; i++) {
		token = strsep(&cur, sep);
		if (!token) {
			hwlog_err("%s: input fod_str number err\n", __func__);
			return -WLC_ERR_PARA_WRONG;
		}
		if (kstrtou8(token, POWER_BASE_DEC, &val)) {
			hwlog_err("%s: input fod_str type err\n", __func__);
			return -WLC_ERR_PARA_WRONG;
		}
		fod_arr[i] = val;
		hwlog_info("[%s] fod[%d] = 0x%x\n", __func__, i, fod_arr[i]);
	}

	return stwlc68_write_block(di, STWLC68_RX_FOD_ADDR,
		fod_arr, STWLC68_RX_FOD_LEN);
}

static int stwlc68_init_rx_fod_coef(struct stwlc68_dev_info *di, int tx_type)
{
	int tx_vset;
	int ret;
	u8 rx_fod[STWLC68_RX_FOD_LEN] = { 0 };
	u8 rx_offset = 0;

	tx_vset = stwlc68_get_tx_vout_reg();
	hwlog_info("[%s] tx_vout_reg: %dmV\n", __func__, tx_vset);

	if (tx_vset < 9000) { /* (0, 9)V, set 5v fod */
		if (di->pu_shell_flag && di->need_chk_pu_shell)
			memcpy(rx_fod, di->pu_rx_fod_5v, sizeof(rx_fod));
		else
			memcpy(rx_fod, di->rx_fod_5v, sizeof(rx_fod));
	} else if (tx_vset < 12000) { /* [9, 12)V, set 9V fod */
		if (tx_type == WIRELESS_TX_TYPE_CP60 ||
			tx_type == WIRELESS_TX_TYPE_CP58) {
			memcpy(rx_fod, di->rx_fod_9v_cp60, sizeof(rx_fod));
		} else if (tx_type == WIRELESS_TX_TYPE_CP39S) {
			memcpy(rx_fod, di->rx_fod_9v_cp39s, sizeof(rx_fod));
		} else {
			rx_offset = di->rx_offset_9v;
			memcpy(rx_fod, di->rx_fod_9v, sizeof(rx_fod));
		}
	} else if (tx_vset < 15000) { /* [12, 15)V, set 12V fod */
		memcpy(rx_fod, di->rx_fod_12v, sizeof(rx_fod));
	} else if (tx_vset < 18000) { /* [15, 18)V, set 15V fod */
		if (tx_type == WIRELESS_TX_TYPE_CP39S) {
			memcpy(rx_fod, di->rx_fod_15v_cp39s, sizeof(rx_fod));
		} else {
			rx_offset = di->rx_offset_15v;
			memcpy(rx_fod, di->rx_fod_15v, sizeof(rx_fod));
		}
	}

	ret = stwlc68_write_block(di, STWLC68_RX_FOD_ADDR,
		rx_fod, STWLC68_RX_FOD_LEN);
	if (ret) {
		hwlog_err("%s: write fod fail\n", __func__);
		return ret;
	}

	ret = stwlc68_write_byte(STWLC68_RX_OFFSET_ADDR, rx_offset);
	if (ret)
		hwlog_err("%s: write offset fail\n", __func__);

	return ret;
}

static int stwlc68_chip_init(int init_type, int tx_type)
{
	int ret = 0;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	switch (init_type) {
	case WIRELESS_CHIP_INIT:
		hwlog_info("[%s] DEFAULT_CHIP_INIT\n", __func__);
		stop_charging_flag = 0;
		ret += stwlc68_write_byte(STWLC68_FC_VRECT_DELTA_ADDR,
			STWLC68_FC_VRECT_DELTA / STWLC68_FC_VRECT_DELTA_STEP);
		/* fall through */
	case ADAPTER_5V * WL_MVOLT_PER_VOLT:
		hwlog_info("[%s] 5V_CHIP_INIT\n", __func__);
		ret += stwlc68_write_block(di, STWLC68_LDO_CFG_ADDR,
			di->rx_ldo_cfg_5v, STWLC68_LDO_CFG_LEN);
		ret += stwlc68_init_rx_fod_coef(di, tx_type);
		stwlc68_set_mode_cfg(init_type);
		break;
	case ADAPTER_9V * WL_MVOLT_PER_VOLT:
		hwlog_info("[%s] 9V_CHIP_INIT\n", __func__);
		ret += stwlc68_write_block(di, STWLC68_LDO_CFG_ADDR,
			di->rx_ldo_cfg_9v, STWLC68_LDO_CFG_LEN);
		ret += stwlc68_init_rx_fod_coef(di, tx_type);
		break;
	case ADAPTER_12V * WL_MVOLT_PER_VOLT:
		hwlog_info("[%s] 12V_CHIP_INIT\n", __func__);
		ret += stwlc68_write_block(di, STWLC68_LDO_CFG_ADDR,
			di->rx_ldo_cfg_12v, STWLC68_LDO_CFG_LEN);
		ret += stwlc68_init_rx_fod_coef(di, tx_type);
		break;
	case WILREESS_SC_CHIP_INIT:
		hwlog_info("[%s] SC_CHIP_INIT\n", __func__);
		ret += stwlc68_write_block(di, STWLC68_LDO_CFG_ADDR,
			di->rx_ldo_cfg_sc, STWLC68_LDO_CFG_LEN);
		ret += stwlc68_init_rx_fod_coef(di, tx_type);
		break;
	default:
		hwlog_info("%s: input para is invalid\n", __func__);
		break;
	}

	return ret;
}

static int stwlc68_stop_charging(void)
{
	int wired_channel_state;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	stop_charging_flag = 1;

	if (irq_abnormal_flag) {
		wired_channel_state =
			wireless_charge_get_wired_channel_state();
		if (wired_channel_state != WIRED_CHANNEL_ON) {
			hwlog_info("[%s] irq_abnormal,\t"
				"keep wireless switch on\n", __func__);
			irq_abnormal_flag = true;
			wlps_control(WLPS_RX_SW, WLPS_CTRL_ON);
		} else {
			di->irq_cnt = 0;
			irq_abnormal_flag = false;
			stwlc68_enable_irq(di);
			hwlog_info("[%s] wired channel on, enable irq_int\n",
				__func__);
		}
	}

	return 0;
}

static int stwlc68_data_received_handler(struct stwlc68_dev_info *di)
{
	int ret;
	int i;
	u8 cmd;
	u8 buff[QI_PKT_LEN] = { 0 };

	ret = stwlc68_read_block(di, STWLC68_RCVD_MSG_HEADER_ADDR,
		buff, QI_PKT_LEN);
	if (ret) {
		hwlog_err("%s: read data received from TX fail\n", __func__);
		return -WLC_ERR_I2C_R;
	}

	cmd = buff[QI_PKT_CMD];
	hwlog_info("[data_received_handler] cmd: 0x%x\n", cmd);
	for (i = QI_PKT_DATA; i < QI_PKT_LEN; i++)
		hwlog_info("[data_received_handler] data: 0x%x\n", buff[i]);

	switch (cmd) {
	case QI_CMD_TX_ALARM:
	case QI_CMD_ACK_BST_ERR:
		di->irq_val &= ~STWLC68_RX_RCVD_MSG_INTR_LATCH;
		if (g_stwlc68_handle &&
			g_stwlc68_handle->hdl_non_qi_fsk_pkt)
			g_stwlc68_handle->hdl_non_qi_fsk_pkt(buff, QI_PKT_LEN);
		break;
	default:
		break;
	}
	return 0;
}

static void stwlc68_rx_ready_handler(struct stwlc68_dev_info *di)
{
	int wired_ch_state;

	wired_ch_state = wireless_charge_get_wired_channel_state();
	if (wired_ch_state == WIRED_CHANNEL_ON) {
		hwlog_err("%s: wired channel on, ignore\n", __func__);
		return;
	}

	hwlog_info("%s rx ready, goto wireless charging\n", __func__);
	stop_charging_flag = 0;
	di->irq_cnt = 0;
	wired_chsw_set_wired_channel(WIRED_CHANNEL_ALL, WIRED_CHANNEL_CUTOFF);
	wlps_control(WLPS_RX_EXT_PWR, WLPS_CTRL_ON);
	msleep(CHANNEL_SW_TIME);
	gpio_set_value(di->gpio_sleep_en, RX_SLEEP_EN_DISABLE);
	wlps_control(WLPS_RX_EXT_PWR, WLPS_CTRL_OFF);
	wlc_rx_evt_notify(WLC_EVT_RX_READY, NULL);
}

static void stwlc68_handle_abnormal_irq(struct stwlc68_dev_info *di)
{
	static struct timespec64 ts64_timeout;
	struct timespec64 ts64_interval;
	struct timespec64 ts64_now;

	ts64_now = current_kernel_time64();
	ts64_interval.tv_sec = 0;
	ts64_interval.tv_nsec = WIRELESS_INT_TIMEOUT_TH * NSEC_PER_MSEC;

	hwlog_info("[%s] irq_cnt = %d\n", __func__, ++di->irq_cnt);
	/* power on interrupt happen first time, so start monitor it */
	if (di->irq_cnt == 1) {
		ts64_timeout = timespec64_add_safe(ts64_now, ts64_interval);
		if (ts64_timeout.tv_sec == TIME_T_MAX) {
			di->irq_cnt = 0;
			hwlog_err("%s: time overflow happened\n", __func__);
			return;
		}
	}

	if (timespec64_compare(&ts64_now, &ts64_timeout) >= 0) {
		if (di->irq_cnt >= WIRELESS_INT_CNT_TH) {
			irq_abnormal_flag = true;
			wlps_control(WLPS_RX_SW, WLPS_CTRL_ON);
			stwlc68_disable_irq_nosync(di);
			gpio_set_value(di->gpio_sleep_en, RX_SLEEP_EN_DISABLE);
			hwlog_err("%s: more than %d irq in %ds, disable irq\n",
			    __func__, WIRELESS_INT_CNT_TH,
			    WIRELESS_INT_TIMEOUT_TH / WL_MSEC_PER_SEC);
		} else {
			di->irq_cnt = 0;
			hwlog_info("%s: less than %d irq in %ds, clr irq cnt\n",
			    __func__, WIRELESS_INT_CNT_TH,
			    WIRELESS_INT_TIMEOUT_TH / WL_MSEC_PER_SEC);
		}
	}
}

static void stwlc68_rx_power_on_handler(struct stwlc68_dev_info *di)
{
	u8 rx_ss = 0; /* ss: Signal Strength */
	int pwr_flag = RX_PWR_ON_NOT_GOOD;
	int wired_ch_state;

	wired_ch_state = wireless_charge_get_wired_channel_state();
	if (wired_ch_state == WIRED_CHANNEL_ON) {
		hwlog_err("rx_power_on_handler: wired channel on, ignore\n");
		return;
	}

	stwlc68_handle_abnormal_irq(di);
	(void)stwlc68_read_byte(STWLC68_RX_SS_ADDR, &rx_ss);
	hwlog_info("[rx_power_on_handler] SS = %u\n", rx_ss);
	if ((rx_ss > di->rx_ss_good_lth) && (rx_ss <= STWLC68_RX_SS_MAX))
		pwr_flag = RX_PWR_ON_GOOD;
	wlc_rx_evt_notify(WLC_EVT_RX_PWR_ON, &pwr_flag);
}

static void stwlc68_rx_mode_irq_recheck(
	struct stwlc68_dev_info *di, u16 irq_val)
{
	if (irq_val & STWLC68_RX_STATUS_READY)
		stwlc68_rx_ready_handler(di);
}

static void stwlc68_rx_mode_irq_handler(struct stwlc68_dev_info *di)
{
	int ret;
	u16 irq_value = 0;

	ret = stwlc68_read_word(STWLC68_INTR_LATCH_ADDR, &di->irq_val);
	if (ret) {
		hwlog_err("%s: read interrupt fail, clear\n", __func__);
		stwlc68_clear_interrupt(STWLC68_ALL_INTR_CLR);
		stwlc68_handle_abnormal_irq(di);
		goto clr_irq_again;
	}

	hwlog_info("[%s] interrupt 0x%04x\n", __func__, di->irq_val);
	if (di->irq_val == STWLC68_ABNORMAL_INTR) {
		hwlog_err("%s: abnormal interrupt\n", __func__);
		stwlc68_clear_interrupt(STWLC68_ALL_INTR_CLR);
		stwlc68_handle_abnormal_irq(di);
		goto clr_irq_again;
	}

	stwlc68_clear_interrupt(di->irq_val);

	if (di->irq_val & STWLC68_RX_STATUS_POWER_ON) {
		di->irq_val &= ~STWLC68_RX_STATUS_POWER_ON;
		stwlc68_rx_power_on_handler(di);
	}
	if (di->irq_val & STWLC68_RX_STATUS_READY) {
		di->irq_val &= ~STWLC68_RX_STATUS_READY;
		stwlc68_rx_ready_handler(di);
	}
	if (di->irq_val & STWLC68_OCP_INTR_LATCH) {
		di->irq_val &= ~STWLC68_OCP_INTR_LATCH;
		wlc_rx_evt_notify(WLC_EVT_RX_OCP, NULL);
	}
	if (di->irq_val & STWLC68_OVP_INTR_LATCH) {
		di->irq_val &= ~STWLC68_OVP_INTR_LATCH;
		wlc_rx_evt_notify(WLC_EVT_RX_OVP, NULL);
	}
	if (di->irq_val & STWLC68_OVTP_INTR_LATCH) {
		di->irq_val &= ~STWLC68_OVTP_INTR_LATCH;
		wlc_rx_evt_notify(WLC_EVT_RX_OTP, NULL);
	}

	/* receice data from TX, please handler the interrupt */
	if (di->irq_val & STWLC68_RX_RCVD_MSG_INTR_LATCH)
		stwlc68_data_received_handler(di);

	if (di->irq_val & STWLC68_SYS_ERR_INTR_LATCH) {
		di->irq_val &= ~STWLC68_SYS_ERR_INTR_LATCH;
		hwlog_info("[%s] SYS_ERR_INTR_LATCH\n", __func__);
	}

	if (di->irq_val & STWLC68_OUTPUT_ON_INTR_LATCH) {
		di->irq_val &= ~STWLC68_OUTPUT_ON_INTR_LATCH;
		hwlog_info("[%s] OUTPUT_ON_INTR_LATCH\n", __func__);
	}

	if (di->irq_val & STWLC68_OUTPUT_OFF_INTR_LATCH) {
		di->irq_val &= ~STWLC68_OUTPUT_OFF_INTR_LATCH;
		hwlog_info("[%s] OUTPUT_OFF_INTR_LATCH\n", __func__);
	}

	if (di->irq_val & STWLC68_SEND_PKT_SUCC_INTR_LATCH) {
		di->irq_val &= ~STWLC68_SEND_PKT_SUCC_INTR_LATCH;
		hwlog_info("[%s] SEND_PKT_SUCC_INTR_LATCH\n", __func__);
	}

	if (di->irq_val & STWLC68_SEND_PKT_TIMEOUT_INTR_LATCH) {
		di->irq_val &= ~STWLC68_SEND_PKT_TIMEOUT_INTR_LATCH;
		hwlog_info("[%s] SEND_PKT_TIMEOUT_INTR_LATCH\n", __func__);
	}

clr_irq_again:
	/* clear interrupt again */
	if (!gpio_get_value(di->gpio_int)) {
		stwlc68_read_word(STWLC68_INTR_LATCH_ADDR, &irq_value);
		stwlc68_rx_mode_irq_recheck(di, irq_value);
		hwlog_info("[%s] gpio_int low, clear irq again! irq = 0x%x\n",
			   __func__, irq_value);
		stwlc68_clear_interrupt(STWLC68_ALL_INTR_CLR);
	}
}

static bool stwlc68_in_tx_mode(void)
{
	int ret;
	u8 mode = 0;

	ret = stwlc68_read_byte(STWLC68_OP_MODE_ADDR, &mode);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return false;
	}

	if (mode == STWLC68_TX_MODE)
		return true;
	else
		return false;
}

static void stwlc68_set_tx_open_flag(bool enable)
{
	g_tx_open_flag = enable;
}

static int stwlc68_tx_mode_vset(int tx_vset)
{
	if (tx_vset == STWLC68_PS_TX_VOLT_5V5)
		return stwlc68_write_byte(STWLC68_PS_TX_GPIO_ADDR,
			STWLC68_PS_TX_GPIO_PU);
	else if ((tx_vset == STWLC68_PS_TX_VOLT_6V8) ||
		(tx_vset == STWLC68_PS_TX_VOLT_6V))
		return stwlc68_write_byte(STWLC68_PS_TX_GPIO_ADDR,
			STWLC68_PS_TX_GPIO_OPEN);
	else if ((tx_vset == STWLC68_PS_TX_VOLT_10V) ||
		(tx_vset == STWLC68_PS_TX_VOLT_6V9))
		return stwlc68_write_byte(STWLC68_PS_TX_GPIO_ADDR,
			STWLC68_PS_TX_GPIO_PD);

	hwlog_err("%s: para err\n", __func__);
	return -WLC_ERR_PARA_WRONG;
}

static bool stwlc68_check_rx_disconnect(void)
{
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return true;
	}

	if (di->ept_type & STWLC68_TX_EPT_SRC_CEP_TIMEOUT) {
		di->ept_type &= ~STWLC68_TX_EPT_SRC_CEP_TIMEOUT;
		hwlog_info("[%s] RX disconnect\n", __func__);
		return true;
	}

	return false;
}

static int stwlc68_get_tx_ping_interval(u16 *ping_interval)
{
	int ret;
	u8 data = 0;

	if (!ping_interval) {
		hwlog_err("%s: ping_interval null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_byte(STWLC68_TX_PING_INTERVAL, &data);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}
	*ping_interval = data * STWLC68_TX_PING_INTERVAL_STEP;

	return 0;
}

static int stwlc68_set_tx_ping_interval(u16 ping_interval)
{
	int ret;
	u16 reg_val;

	if ((ping_interval < STWLC68_TX_PING_INTERVAL_MIN) ||
		(ping_interval > STWLC68_TX_PING_INTERVAL_MAX)) {
		hwlog_err("%s: ping interval is out of range\n", __func__);
		return -WLC_ERR_PARA_WRONG;
	}

	reg_val = ping_interval / STWLC68_TX_PING_INTERVAL_STEP;
	ret = stwlc68_write_byte(STWLC68_TX_PING_INTERVAL, (u8)reg_val);
	if (ret) {
		hwlog_err("%s: write fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_get_tx_ping_frequency(u16 *ping_freq)
{
	int ret;
	u8 data = 0;

	if (!ping_freq) {
		hwlog_err("%s: ping_freq null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_byte(STWLC68_TX_PING_FREQ_ADDR, &data);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}
	*ping_freq = (u16)data;

	return 0;
}

static int stwlc68_set_tx_ping_frequency(u16 ping_freq)
{
	int ret;

	if ((ping_freq < STWLC68_TX_PING_FREQ_MIN) ||
		(ping_freq > STWLC68_TX_PING_FREQ_MAX)) {
		hwlog_err("%s: ping frequency is out of range\n", __func__);
		return -WLC_ERR_PARA_WRONG;
	}

	ret = stwlc68_write_byte(STWLC68_TX_PING_FREQ_ADDR, (u8)ping_freq);
	if (ret) {
		hwlog_err("%s: write fail\n", __func__);
		return ret;
	}

	return ret;
}

static int stwlc68_get_tx_min_fop(u16 *fop)
{
	int ret;
	u8 data = 0;

	if (!fop) {
		hwlog_err("%s: fop null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_byte(STWCL68_TX_MIN_FOP_ADDR, &data);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}
	*fop = (u16)data;

	return 0;
}

static int stwlc68_set_tx_min_fop(u16 fop)
{
	int ret;

	if ((fop < STWLC68_TX_MIN_FOP_VAL) || (fop > STWLC68_TX_MAX_FOP_VAL))
		return -WLC_ERR_PARA_WRONG;

	ret = stwlc68_write_byte(STWCL68_TX_MIN_FOP_ADDR, (u8)fop);
	if (ret) {
		hwlog_err("%s: write fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_get_tx_max_fop(u16 *fop)
{
	int ret;
	u8 data = 0;

	if (!fop) {
		hwlog_err("%s: fop null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_byte(STWLC68_TX_MAX_FOP_ADDR, &data);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}
	*fop = (u16)data;

	return 0;
}

static int stwlc68_set_tx_max_fop(u16 fop)
{
	int ret;

	if ((fop < STWLC68_TX_MIN_FOP_VAL) || (fop > STWLC68_TX_MAX_FOP_VAL))
		return -WLC_ERR_PARA_WRONG;

	ret = stwlc68_write_byte(STWLC68_TX_MAX_FOP_ADDR, (u8)fop);
	if (ret) {
		hwlog_err("%s: write fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_get_tx_fop(u16 *fop)
{
	int ret;

	if (!fop) {
		hwlog_err("%s: fop null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_word(STWLC68_TX_OP_FREQ_ADDR, fop);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return ret;
	}

	return 0;
}


static int stwlc68_get_tx_temp(u8 *chip_temp)
{
	int ret;

	if (!chip_temp) {
		hwlog_err("%s: chip_temp null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_byte(STWLC68_CHIP_TEMP_ADDR, chip_temp);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_get_tx_vin(u16 *tx_vin)
{
	int ret;

	if (!tx_vin) {
		hwlog_err("%s: tx_vin null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_word(STWLC68_TX_VIN_ADDR, tx_vin);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_get_tx_vrect(u16 *tx_vrect)
{
	int ret;

	if (!tx_vrect) {
		hwlog_err("%s: tx_vrect null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_word(STWLC68_TX_VRECT_ADDR, tx_vrect);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_get_tx_iin(u16 *tx_iin)
{
	int ret;

	if (!tx_iin) {
		hwlog_err("%s: tx_iin null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_word(STWLC68_TX_IIN_ADDR, tx_iin);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_set_tx_ilimit(int tx_ilim)
{
	int ret;

	if ((tx_ilim < STWLC68_TX_ILIMIT_MIN) ||
		(tx_ilim > STWLC68_TX_ILIMIT_MAX))
		return -WLC_ERR_PARA_WRONG;

	ret = stwlc68_write_byte(STWLC68_TX_ILIMIT,
		(u8)(tx_ilim / STWLC68_TX_ILIMIT_STEP));
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_set_tx_fod_coef(u32 pl_th, u8 pl_cnt)
{
	int ret;

	pl_th /= STWLC68_TX_PLOSS_TH_UNIT;
	/* tx ploss threshold 0:disabled */
	ret = stwlc68_write_byte(STWLC68_TX_PLOSS_TH_ADDR, (u8)pl_th);
	/* tx ploss fod debounce count 0:no debounce */
	ret += stwlc68_write_byte(STWLC68_TX_PLOSS_CNT_ADDR, pl_cnt);

	return ret;
}

static void stwlc68_set_rp_dm_timeout_val(u8 val)
{
	if (stwlc68_write_byte(STWLC68_TX_RP_TIMEOUT_ADDR, val))
		hwlog_err("%s fail\n", __func__);
}

static int stwlc68_tx_stop_config(void)
{
	return 0;
}

static int stwlc68_tx_chip_init(enum wltx_open_type type)
{
	int ret;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	di->irq_cnt = 0;
	irq_abnormal_flag = false;
	/*
	 * when stwlc68_handle_abnormal_irq disable irq, tx will irq-mask
	 * so, here enable irq
	 */
	stwlc68_enable_irq(di);

	ret = stwlc68_write_byte(STWLC68_TX_OTP_ADDR, STWLC68_TX_OTP_THRES);
	ret += stwlc68_write_byte(STWLC68_TX_OCP_ADDR,
		di->tx_ocp_val / STWLC68_TX_OCP_STEP);
	ret += stwlc68_write_byte(STWLC68_TX_OVP_ADDR,
		di->tx_ovp_val / STWLC68_TX_OVP_STEP);
	ret += stwlc68_write_word_mask(STWLC68_CMD_ADDR, STWLC68_CMD_TX_FOD_EN,
		STWLC68_CMD_TX_FOD_EN_SHIFT, STWLC68_CMD_VAL);
	ret += stwlc68_set_tx_ping_frequency(STWLC68_TX_PING_FREQ_INIT);
	ret += stwlc68_set_tx_min_fop(STWLC68_TX_MIN_FOP_VAL);
	ret += stwlc68_set_tx_max_fop(STWLC68_TX_MAX_FOP_VAL);
	ret += stwlc68_set_tx_ping_interval(STWLC68_TX_PING_INTERVAL_INIT);
	if (ret) {
		hwlog_err("%s: write fail\n", __func__);
		return -WLC_ERR_I2C_W;
	}

	return 0;
}

static int stwlc68_enable_tx_mode(bool enable)
{
	int ret;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	if (enable) {
		ret = stwlc68_write_word_mask(STWLC68_CMD_ADDR,
			STWLC68_CMD_TX_EN, STWLC68_CMD_TX_EN_SHIFT,
			STWLC68_CMD_VAL);
		if (di->dev_type == WIRELESS_DEVICE_PAD)
			ret += stwlc68_write_byte(STWLC68_TX_UVP_ADDR, STWLC68_TX_UVP_DEFAULT_VALUE);
	} else {
		ret = stwlc68_write_word_mask(STWLC68_CMD_ADDR,
			STWLC68_CMD_TX_DIS, STWLC68_CMD_TX_DIS_SHIFT,
			STWLC68_CMD_VAL);
		if (di->dev_type == WIRELESS_DEVICE_PAD)
			ret += stwlc68_write_byte(STWLC68_TX_UVP_ADDR, 0);
	}

	if (ret) {
		hwlog_err("%s: %s tx mode fail\n", __func__,
			  enable ? "enable" : "disable");
		return ret;
	}

	return 0;
}

static int stwlc68_send_fsk_msg(u8 cmd, u8 *data, int data_len)
{
	int ret;
	u8 header;
	u8 write_data[STWLC68_SEND_MSG_DATA_LEN] = { 0 };
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: para null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	if ((data_len > STWLC68_SEND_MSG_DATA_LEN) || (data_len < 0)) {
		hwlog_err("%s: data len out of range\n", __func__);
		return -WLC_ERR_PARA_WRONG;
	}

	if (cmd == STWLC68_CMD_ACK)
		header = STWLC68_CMD_ACK_HEAD;
	else
		header = stwlc68_tx2rx_header[data_len + 1];

	ret = stwlc68_write_byte(STWLC68_SEND_MSG_HEADER_ADDR, header);
	if (ret) {
		hwlog_err("%s: write header fail\n", __func__);
		return ret;
	}
	ret = stwlc68_write_byte(STWLC68_SEND_MSG_CMD_ADDR, cmd);
	if (ret) {
		hwlog_err("%s: write cmd fail\n", __func__);
		return ret;
	}

	if (data && data_len > 0) {
		memcpy(write_data, data, data_len);
		ret = stwlc68_write_block(di, STWLC68_SEND_MSG_DATA_ADDR,
			write_data, data_len);
		if (ret) {
			hwlog_err("%s: write fsk reg fail\n", __func__);
			return ret;
		}
	}
	ret = stwlc68_write_word_mask(STWLC68_CMD_ADDR, STWLC68_CMD_SEND_MSG,
		STWLC68_CMD_SEND_MSG_SHIFT, STWLC68_CMD_VAL);
	if (ret) {
		hwlog_err("%s: send fsk fail\n", __func__);
		return ret;
	}

	hwlog_info("[%s] success\n", __func__);
	return 0;
}

static int stwlc68_get_tx_ept_type(u16 *ept_type)
{
	int ret;
	u16 data = 0;

	if (!ept_type) {
		hwlog_err("%s: ept_type null\n", __func__);
		return -WLC_ERR_PARA_NULL;
	}

	ret = stwlc68_read_word(STWLC68_TX_EPT_REASON_RCVD_ADDR, &data);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return ret;
	}
	*ept_type = data;
	hwlog_info("[%s] EPT type = 0x%04x", __func__, *ept_type);
	ret = stwlc68_write_word(STWLC68_TX_EPT_REASON_RCVD_ADDR, 0);
	if (ret) {
		hwlog_err("%s: write fail\n", __func__);
		return ret;
	}

	return 0;
}

static int stwlc68_get_ask_pkt(u8 *pkt_data, int pkt_data_len)
{
	int ret;
	int i;
	char buff[STWLC68_RCVD_PKT_BUFF_LEN] = { 0 };
	char pkt_str[STWLC68_RCVD_PKT_STR_LEN] = { 0 };
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di || !pkt_data || (pkt_data_len <= 0) ||
		(pkt_data_len > STWLC68_RCVD_MSG_PKT_LEN)) {
		hwlog_err("%s: para err\n", __func__);
		return -1;
	}
	ret = stwlc68_read_block(di, STWLC68_RCVD_MSG_HEADER_ADDR,
		pkt_data, pkt_data_len);
	if (ret) {
		hwlog_err("%s: read fail\n", __func__);
		return -1;
	}
	for (i = 0; i < pkt_data_len; i++) {
		snprintf(buff, STWLC68_RCVD_PKT_BUFF_LEN, "0x%02x ",
			pkt_data[i]);
		strncat(pkt_str, buff, strlen(buff));
	}
	hwlog_info("[%s] RX back packet: %s\n", __func__, pkt_str);
	return 0;
}

static void stwlc68_handle_tx_ept(struct stwlc68_dev_info *di)
{
	int ret;

	ret = stwlc68_get_tx_ept_type(&di->ept_type);
	if (ret) {
		hwlog_err("%s: get tx ept type fail\n", __func__);
		return;
	}
	switch (di->ept_type) {
	case STWLC68_TX_EPT_SRC_SS:
		di->ept_type &= ~STWLC68_TX_EPT_SRC_SS;
		hwlog_info("[%s] SS timeout\n", __func__);
		break;
	case STWLC68_TX_EPT_SRC_ID:
		di->ept_type &= ~STWLC68_TX_EPT_SRC_ID;
		hwlog_info("[%s] ID packet error\n", __func__);
		break;
	case STWLC68_TX_EPT_SRC_XID:
		di->ept_type &= ~STWLC68_TX_EPT_SRC_XID;
		hwlog_info("[%s] XID packet error\n", __func__);
		break;
	case STWLC68_TX_EPT_SRC_CFG_CNT_ERR:
		di->ept_type &= ~STWLC68_TX_EPT_SRC_CFG_CNT_ERR;
		hwlog_info("[%s] wrong CFG optional pkt number\n", __func__);
		break;
	case STWLC68_TX_EPT_SRC_CFG_ERR:
		di->ept_type &= ~STWLC68_TX_EPT_SRC_CFG_ERR;
		hwlog_info("[%s] CFG pkt error\n", __func__);
		break;
	case STWLC68_TX_EPT_SRC_RPP_TIMEOUT:
		di->ept_type &= ~STWLC68_TX_EPT_SRC_RPP_TIMEOUT;
		hwlog_info("[%s] RPP pkt timeout\n", __func__);
		break;
	case STWLC68_TX_EPT_SRC_CEP_TIMEOUT:
		di->ept_type &= ~STWLC68_TX_EPT_SRC_CEP_TIMEOUT;
		hwlog_info("[%s] RX disconnect\n", __func__);
		blocking_notifier_call_chain(&tx_event_nh,
			WL_TX_EVENT_CEP_TIMEOUT, NULL);
		break;
	case STWLC68_TX_EPT_SRC_FOD:
		di->ept_type &= ~STWLC68_TX_EPT_SRC_FOD;
		hwlog_info("[%s] fod happened\n", __func__);
		blocking_notifier_call_chain(&tx_event_nh,
			WLTX_EVT_TX_FOD, NULL);
		break;
	case STWLC68_TX_EPT_SRC_RX_EPT:
		hwlog_info("[handle_tx_ept] rx ept\n");
		if (di->dev_type == WIRELESS_DEVICE_PAD)
			blocking_notifier_call_chain(&tx_event_nh,
				WL_TX_EVENT_CEP_TIMEOUT, NULL);
		break;
	default:
		break;
	}
}

static int stwlc68_clear_tx_interrupt(u16 itr)
{
	int ret;

	ret = stwlc68_write_word(STWLC68_TX_INTR_CLR_ADDR, itr);
	if (ret) {
		hwlog_err("%s: write fail\n", __func__);
		return -WLC_ERR_I2C_W;
	}

	return 0;
}

static void stwlc68_tx_mode_irq_handler(struct stwlc68_dev_info *di)
{
	int ret;
	u16 irq_value = 0;

	ret = stwlc68_read_word(STWLC68_TX_INTR_LATCH_ADDR, &di->irq_val);
	if (ret) {
		hwlog_err("%s: read interrupt fail, clear\n", __func__);
		stwlc68_clear_tx_interrupt(STWLC68_ALL_INTR_CLR);
		goto clr_irq_again;
	}

	hwlog_info("[%s] interrupt 0x%04x\n", __func__, di->irq_val);
	if (di->irq_val == STWLC68_ABNORMAL_INTR) {
		hwlog_err("%s: abnormal interrupt\n", __func__);
		stwlc68_clear_tx_interrupt(STWLC68_ALL_INTR_CLR);
		goto clr_irq_again;
	}

	stwlc68_clear_tx_interrupt(di->irq_val);

	if (di->irq_val & STWLC68_TX_START_PING_LATCH) {
		hwlog_info("%s: tx PING interrupt\n", __func__);
		di->irq_val &= ~STWLC68_TX_START_PING_LATCH;
		blocking_notifier_call_chain(&tx_event_nh,
			WL_TX_EVENT_PING_RX, NULL);
	}

	if (di->irq_val & STWLC68_TX_SS_PKG_RCVD_LATCH) {
		hwlog_info("%s: Signal Strength packet interrupt\n", __func__);
		di->irq_val &= ~STWLC68_TX_SS_PKG_RCVD_LATCH;
		if (di->dev_type == WIRELESS_DEVICE_PAD)
			stwlc68_write_byte(STWLC68_TX_UVP_ADDR, 0);
		if (g_stwlc68_handle && g_stwlc68_handle->hdl_qi_ask_pkt)
			g_stwlc68_handle->hdl_qi_ask_pkt();
	}

	if (di->irq_val & STWLC68_TX_ID_PCKET_RCVD_LATCH) {
		hwlog_info("%s: ID packet interrupt\n", __func__);
		di->irq_val &= ~STWLC68_TX_ID_PCKET_RCVD_LATCH;
		if (g_stwlc68_handle && g_stwlc68_handle->hdl_qi_ask_pkt)
			g_stwlc68_handle->hdl_qi_ask_pkt();
	}

	if (di->irq_val & STWLC68_TX_CFG_PKT_RCVD_LATCH) {
		hwlog_info("%s: Config packet interrupt\n", __func__);
		di->irq_val &= ~STWLC68_TX_CFG_PKT_RCVD_LATCH;
		if (g_stwlc68_handle && g_stwlc68_handle->hdl_qi_ask_pkt)
			g_stwlc68_handle->hdl_qi_ask_pkt();
		blocking_notifier_call_chain(&tx_event_nh,
			WL_TX_EVENT_GET_CFG, NULL);
	}
	if (di->irq_val & STWLC68_TX_EPT_PKT_RCVD_LATCH) {
		di->irq_val &= ~STWLC68_TX_EPT_PKT_RCVD_LATCH;
		stwlc68_handle_tx_ept(di);
	}

	if (di->irq_val & STWLC68_TX_PP_PKT_RCVD_LATCH) {
		hwlog_info("[%s] TX rcv personal property ASK pkt\n", __func__);
		di->irq_val &= ~STWLC68_TX_PP_PKT_RCVD_LATCH;
		if (g_stwlc68_handle && g_stwlc68_handle->hdl_non_qi_ask_pkt)
			g_stwlc68_handle->hdl_non_qi_ask_pkt();
	}

	if (di->irq_val & STWLC68_TX_OVTP_INTR_LATCH) {
		di->irq_val &= ~STWLC68_TX_OVTP_INTR_LATCH;
		hwlog_info("[%s] TX_OVTP_INTR_LATCH\n", __func__);
	}

	if (di->irq_val & STWLC68_TX_OCP_INTR_LATCH) {
		di->irq_val &= ~STWLC68_TX_OCP_INTR_LATCH;
		hwlog_info("[%s] TX_OCP_INTR_LATCH\n", __func__);
	}

	if (di->irq_val & STWLC68_TX_OVP_INTR_LATCH) {
		di->irq_val &= ~STWLC68_TX_OVP_INTR_LATCH;
		hwlog_info("[%s] TX_OVP_INTR_LATCH\n", __func__);
		if (di->dev_type == WIRELESS_DEVICE_PAD)
			blocking_notifier_call_chain(&tx_event_nh,
				WL_TX_EVENT_OVP, NULL);
	}

	if (di->irq_val & STWLC68_TX_SYS_ERR_INTR_LATCH) {
		di->irq_val &= ~STWLC68_TX_SYS_ERR_INTR_LATCH;
		hwlog_info("[%s] TX_SYS_ERR_INTR_LATCH\n", __func__);
	}

	if (di->irq_val & STWLC68_TX_EXT_MON_INTR_LATCH) {
		di->irq_val &= ~STWLC68_TX_EXT_MON_INTR_LATCH;
		hwlog_info("rcv dping in tx mode\n");
		blocking_notifier_call_chain(&tx_event_nh,
			WLTX_EVT_RCV_DPING, NULL);
	}

	if (di->irq_val & STWLC68_TX_SEND_PKT_SUCC_LATCH) {
		di->irq_val &= ~STWLC68_TX_SEND_PKT_SUCC_LATCH;
		hwlog_info("[%s] TX_SEND_PKT_SUCC_LATCH\n", __func__);
	}

	if (di->irq_val & STWLC68_TX_SEND_PKT_TIMEOUT_LATCH) {
		di->irq_val &= ~STWLC68_TX_SEND_PKT_TIMEOUT_LATCH;
		hwlog_info("[%s] TX_SEND_PKT_TIMEOUT_LATCH\n", __func__);
	}
	if (di->irq_val & STWLC68_TX_RP_DM_TIMEOUT_LATCH) {
		di->irq_val &= ~STWLC68_TX_RP_DM_TIMEOUT_LATCH;
		hwlog_info("[%s] TX_RP_DM_TIMEOUT_LATCH\n", __func__);
		blocking_notifier_call_chain(&tx_event_nh,
			WLTX_EVT_RP_DM_TIMEOUT, NULL);
	}

clr_irq_again:
	if (!gpio_get_value(di->gpio_int)) {
		stwlc68_read_word(STWLC68_TX_INTR_LATCH_ADDR, &irq_value);
		hwlog_info("[%s] gpio_int low, clear irq(0x%x) again\n",
			   __func__, irq_value);
		stwlc68_clear_tx_interrupt(STWLC68_ALL_INTR_CLR);
	}
}


static void stwlc68_irq_work(struct work_struct *work)
{
	int ret;
	int gpio_val;
	u8 mode = 0;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		goto exit;
	}

	gpio_val = gpio_get_value(di->gpio_en);
	if (gpio_val != di->gpio_en_valid_val) {
		hwlog_err("[%s] gpio is %s now\n",
		__func__, gpio_val ? "high" : "low");
		goto exit;
	}
	/* get System Operating Mode */
	ret = stwlc68_get_mode(&mode);
	if (!ret)
		hwlog_info("[%s] mode = 0x%x\n", __func__, mode);
	else
		stwlc68_handle_abnormal_irq(di);

	/* handler interrupt */
	if ((mode == STWLC68_TX_MODE) || (mode == STWLC68_STANDALONE_MODE))
		stwlc68_tx_mode_irq_handler(di);
	else if (mode == STWLC68_RX_MODE)
		stwlc68_rx_mode_irq_handler(di);

exit:
	if (!irq_abnormal_flag && di)
		stwlc68_enable_irq(di);

	stwlc68_wake_unlock();
}

static irqreturn_t stwlc68_interrupt(int irq, void *_di)
{
	struct stwlc68_dev_info *di = _di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return IRQ_HANDLED;
	}

	stwlc68_wake_lock();
	hwlog_info("[%s] ++\n", __func__);
	if (di->irq_active) {
		disable_irq_nosync(di->irq_int);
		di->irq_active = 0;
		schedule_work(&di->irq_work);
	} else {
		hwlog_info("irq is not enable,do nothing\n");
		stwlc68_wake_unlock();
	}
	hwlog_info("[%s] --\n", __func__);

	return IRQ_HANDLED;
}

#ifndef WIRELESS_CHARGER_FACTORY_VERSION
static void stwlc68_sram_scan_work(struct work_struct *work)
{
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return;
	}

	hwlog_info("[%s] sram scan begin\n", __func__);
	wlps_control(WLPS_PROBE_PWR, WLPS_CTRL_ON);
	usleep_range(9500, 10500); /* wait 10ms for power supply */
	(void)stwlc68_fw_ram_check();
	wlps_control(WLPS_PROBE_PWR, WLPS_CTRL_OFF);
	hwlog_info("[%s] sram scan end\n", __func__);

	g_sram_chk_complete = true;
}
#else
static void stwlc68_sram_scan_work(struct work_struct *work)
{
	g_sram_chk_complete = true;
}
#endif /* WIRELESS_CHARGER_FACTORY_VERSION */

static void stwlc68_pmic_vbus_handler(bool vbus_state)
{
	int ret;
	int wired_ch_state;
	u16 irq_val = 0;
	struct stwlc68_dev_info *di = g_stwlc68_di;

	if (!di) {
		hwlog_err("%s: di null\n", __func__);
		return;
	}
	wired_ch_state = wireless_charge_get_wired_channel_state();
	if (vbus_state && irq_abnormal_flag &&
		wired_ch_state != WIRED_CHANNEL_ON &&
		stwlc68_check_tx_exist()) {
		ret = stwlc68_read_word(STWLC68_INTR_LATCH_ADDR, &irq_val);
		if (ret) {
			hwlog_err("%s: read interrupt fail, clear\n", __func__);
			return;
		}
		hwlog_info("[%s] irq_val = 0x%x\n", __func__, irq_val);
		if (irq_val & STWLC68_RX_STATUS_READY) {
			stwlc68_clear_interrupt(WORD_MASK);
			stwlc68_rx_ready_handler(di);
			di->irq_cnt = 0;
			irq_abnormal_flag = false;
			stwlc68_enable_irq(di);
		}
	}
}

static int stwlc68_dev_check(void)
{
	int ret;
	u16 chip_id = 0;

	wlps_control(WLPS_RX_EXT_PWR, WLPS_CTRL_ON);
	usleep_range(9500, 10500); /* 10ms */
	g_sram_chk_complete = true;
	ret = stwlc68_get_chip_id(&chip_id);
	if (ret) {
		hwlog_err("%s: fail\n", __func__);
		wlps_control(WLPS_RX_EXT_PWR, WLPS_CTRL_OFF);
		g_sram_chk_complete = false;
		return ret;
	}
	g_sram_chk_complete = false;
	wlps_control(WLPS_RX_EXT_PWR, WLPS_CTRL_OFF);

	hwlog_info("[%s] chip_id = %d\n", __func__, chip_id);

	if (chip_id != STWLC68_CHIP_ID)
		hwlog_err("%s: wlc_chip not match\n", __func__);

	return 0;
}

static int stwlc68_parse_fod(struct device_node *np,
	struct stwlc68_dev_info *di)
{
	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_fod_5v", di->rx_fod_5v, STWLC68_RX_FOD_LEN))
		return -EINVAL;

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"pu_rx_fod_5v", di->pu_rx_fod_5v, STWLC68_RX_FOD_LEN))
		di->need_chk_pu_shell = false;
	else
		di->need_chk_pu_shell = true;
	hwlog_info("[%s] need_chk_pu_shell=%d\n",
		__func__, di->need_chk_pu_shell);

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_fod_9v", di->rx_fod_9v, STWLC68_RX_FOD_LEN))
		return -EINVAL;

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_fod_12v", di->rx_fod_12v, STWLC68_RX_FOD_LEN))
		return -EINVAL;

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_fod_15v", di->rx_fod_15v, STWLC68_RX_FOD_LEN))
		return -EINVAL;

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_fod_9v_cp60", di->rx_fod_9v_cp60, STWLC68_RX_FOD_LEN))
		memcpy(di->rx_fod_9v_cp60, di->rx_fod_9v,
			sizeof(di->rx_fod_9v));

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_fod_9v_cp39s", di->rx_fod_9v_cp39s, STWLC68_RX_FOD_LEN))
		memcpy(di->rx_fod_9v_cp39s, di->rx_fod_9v,
			sizeof(di->rx_fod_9v));

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_fod_15v_cp39s", di->rx_fod_15v_cp39s, STWLC68_RX_FOD_LEN))
		memcpy(di->rx_fod_15v_cp39s, di->rx_fod_15v,
			sizeof(di->rx_fod_15v));

	return 0;
}

static int stwlc68_parse_ldo_cfg(struct device_node *np,
	struct stwlc68_dev_info *di)
{
	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_ldo_cfg_5v", di->rx_ldo_cfg_5v, STWLC68_LDO_CFG_LEN))
		return -EINVAL;

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_ldo_cfg_9v", di->rx_ldo_cfg_9v, STWLC68_LDO_CFG_LEN))
		return -EINVAL;

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_ldo_cfg_12v", di->rx_ldo_cfg_12v, STWLC68_LDO_CFG_LEN))
		return -EINVAL;

	if (power_dts_read_u8_array(power_dts_tag(HWLOG_TAG), np,
		"rx_ldo_cfg_sc", di->rx_ldo_cfg_sc, STWLC68_LDO_CFG_LEN))
		return -EINVAL;

	return 0;
}

static struct device_node *stwlc68_dts_dev_node(void)
{
	if (!g_stwlc68_di || !g_stwlc68_di->dev)
		return NULL;

	return g_stwlc68_di->dev->of_node;
}

static void stwlc68_parse_rx_offset(struct device_node *np,
	struct stwlc68_dev_info *di)
{
	(void)power_dts_read_u8(power_dts_tag(HWLOG_TAG), np,
		"rx_offset_9v", &di->rx_offset_9v,
		STWLC68_RX_OFFSET_DEFAULT_VALUE);

	(void)power_dts_read_u8(power_dts_tag(HWLOG_TAG), np,
		"rx_offset_15v", &di->rx_offset_15v,
		STWLC68_RX_OFFSET_DEFAULT_VALUE);
}

static int stwlc68_parse_dts(struct device_node *np,
	struct stwlc68_dev_info *di)
{
	int ret;

	(void)power_dts_read_u32(power_dts_tag(HWLOG_TAG), np,
		"rx_ss_good_lth", (u32 *)&di->rx_ss_good_lth,
		STWLC68_RX_SS_MAX);
	(void)power_dts_read_u32(power_dts_tag(HWLOG_TAG), np,
		"gpio_en_valid_val", (u32 *)&di->gpio_en_valid_val, 0);
	(void)power_dts_read_u32(power_dts_tag(HWLOG_TAG), np,
		"support_cp", (u32 *)&di->support_cp, 1); /* 1: support cp */

	ret = stwlc68_parse_fod(np, di);
	if (ret) {
		hwlog_err("%s: parse fod para fail\n", __func__);
		return ret;
	}
	stwlc68_parse_rx_offset(np, di);
	ret = stwlc68_parse_ldo_cfg(np, di);
	if (ret) {
		hwlog_err("%s: parse ldo cfg fail\n", __func__);
		return ret;
	}
	(void)power_dts_read_u32(power_dts_tag(HWLOG_TAG), np,
		"dev_type", (u32 *)&di->dev_type, WIRELESS_DEVICE_UNKNOWN);
	(void)power_dts_read_u32(power_dts_tag(HWLOG_TAG), np,
		"tx_ocp_val", (u32 *)&di->tx_ocp_val, STWLC68_TX_OCP_VAL);
	(void)power_dts_read_u32(power_dts_tag(HWLOG_TAG), np,
		"tx_ovp_val", (u32 *)&di->tx_ovp_val, STWLC68_TX_OVP_VAL);
	return 0;
}

static int stwlc68_gpio_init(struct stwlc68_dev_info *di,
	struct device_node *np)
{
	int ret;

	/* gpio_en */
	if (power_gpio_config_output(np,
		"gpio_en", "stwlc68_en",
		&di->gpio_en, di->gpio_en_valid_val)) {
		ret = -EINVAL;
		goto gpio_en_fail;
	}

	/* gpio_sleep_en */
	if (power_gpio_config_output(np,
		"gpio_sleep_en", "stwlc68_sleep_en",
		&di->gpio_sleep_en, RX_SLEEP_EN_DISABLE)) {
		ret = -EINVAL;
		goto gpio_sleep_en_fail;
	}

	/* gpio_pwr_good */
	di->gpio_pwr_good = of_get_named_gpio(np, "gpio_pwr_good", 0);
	if (di->gpio_pwr_good <= 0)
		return 0;
	if (!gpio_is_valid(di->gpio_pwr_good)) {
		hwlog_err("%s: gpio_pwr_good not valid\n", __func__);
		ret = -EINVAL;
		goto gpio_pwr_good_fail;
	}
	hwlog_info("[%s] gpio_pwr_good = %d\n", __func__, di->gpio_pwr_good);
	ret = gpio_request(di->gpio_pwr_good, "stwlc68_pwr_good");
	if (ret) {
		hwlog_err("%s: could not request stwlc68_pwr_good\n", __func__);
		goto gpio_pwr_good_fail;
	}
	ret = gpio_direction_input(di->gpio_pwr_good);
	if (ret) {
		hwlog_err("%s: set gpio_pwr_good input fail\n", __func__);
		goto pwr_good_dir_fail;
	}

	return 0;

pwr_good_dir_fail:
	gpio_free(di->gpio_pwr_good);
gpio_pwr_good_fail:
	gpio_free(di->gpio_sleep_en);
gpio_sleep_en_fail:
	gpio_free(di->gpio_en);
gpio_en_fail:
	return ret;
}

static int stwlc68_irq_init(struct stwlc68_dev_info *di,
	struct device_node *np)
{
	int ret;

	if (power_gpio_config_interrupt(np,
		"gpio_int", "stwlc68_int", &di->gpio_int, &di->irq_int)) {
		ret = -EINVAL;
		goto irq_init_fail_0;
	}

	ret = request_irq(di->irq_int, stwlc68_interrupt,
			  IRQF_TRIGGER_FALLING | IRQF_NO_SUSPEND,
			  "stwlc68_irq", di);
	if (ret) {
		hwlog_err("could not request stwlc68_irq\n");
		di->irq_int = -EINVAL;
		goto irq_init_fail_1;
	}
	enable_irq_wake(di->irq_int);
	di->irq_active = 1;
	INIT_WORK(&di->irq_work, stwlc68_irq_work);

	return 0;

irq_init_fail_1:
	gpio_free(di->gpio_int);
irq_init_fail_0:
	return ret;
}

static struct wireless_charge_device_ops stwlc68_ops = {
	.dev_node               = stwlc68_dts_dev_node,
	.chip_init              = stwlc68_chip_init,
	.chip_reset             = stwlc68_chip_reset,
	.ext_pwr_prev_ctrl      = stwlc68_ext_pwr_prev_ctrl,
	.get_rx_def_imax        = stwlc68_rx_def_max_iout,
	.get_rx_vrect           = stwlc68_get_rx_vrect,
	.get_rx_vout            = stwlc68_get_rx_vout,
	.get_rx_iout            = stwlc68_get_rx_iout,
	.get_rx_vout_reg        = stwlc68_get_rx_vout_reg,
	.get_tx_vout_reg        = stwlc68_get_tx_vout_reg,
	.set_tx_vout            = stwlc68_set_tx_vout,
	.set_rx_vout            = stwlc68_set_rx_vout,
	.get_rx_fop             = stwlc68_get_rx_fop,
	.get_rx_cep             = stwlc68_get_rx_cep,
	.get_rx_temp            = stwlc68_get_rx_temp,
	.get_chip_info          = stwlc68_get_chip_info_str,
	.get_rx_fod_coef        = stwlc68_get_rx_fod,
	.set_rx_fod_coef        = stwlc68_set_rx_fod,
	.rx_enable              = stwlc68_chip_enable,
	.rx_sleep_enable        = stwlc68_sleep_enable,
	.check_tx_exist         = stwlc68_check_tx_exist,
	.kick_watchdog          = stwlc68_kick_watchdog,
	.check_fwupdate         = stwlc68_check_fwupdate,
	.send_ept               = stwlc68_send_ept,
	.stop_charging          = stwlc68_stop_charging,
	.pmic_vbus_handler      = stwlc68_pmic_vbus_handler,
	.need_chk_pu_shell      = stwlc68_need_check_pu_shell,
	.set_pu_shell_flag      = stwlc68_set_pu_shell_flag,
};

static struct wireless_tx_device_ops stwlc68_tx_ops = {
	.rx_enable              = stwlc68_chip_enable,
	.rx_sleep_enable        = stwlc68_sleep_enable,
	.chip_reset             = stwlc68_chip_reset,
	.enable_tx_mode         = stwlc68_enable_tx_mode,
	.tx_chip_init           = stwlc68_tx_chip_init,
	.tx_stop_config         = stwlc68_tx_stop_config,
	.check_fwupdate         = stwlc68_check_fwupdate,
	.kick_watchdog          = stwlc68_kick_watchdog,
	.get_tx_iin             = stwlc68_get_tx_iin,
	.get_tx_vrect           = stwlc68_get_tx_vrect,
	.get_tx_vin             = stwlc68_get_tx_vin,
	.get_chip_temp          = stwlc68_get_tx_temp,
	.get_tx_fop             = stwlc68_get_tx_fop,
	.set_tx_max_fop         = stwlc68_set_tx_max_fop,
	.get_tx_max_fop         = stwlc68_get_tx_max_fop,
	.set_tx_min_fop         = stwlc68_set_tx_min_fop,
	.get_tx_min_fop         = stwlc68_get_tx_min_fop,
	.set_tx_ping_frequency  = stwlc68_set_tx_ping_frequency,
	.get_tx_ping_frequency  = stwlc68_get_tx_ping_frequency,
	.set_tx_ping_interval   = stwlc68_set_tx_ping_interval,
	.get_tx_ping_interval   = stwlc68_get_tx_ping_interval,
	.check_rx_disconnect    = stwlc68_check_rx_disconnect,
	.in_tx_mode             = stwlc68_in_tx_mode,
	.in_rx_mode             = stwlc68_check_tx_exist,
	.set_tx_open_flag       = stwlc68_set_tx_open_flag,
	.set_tx_ilimit          = stwlc68_set_tx_ilimit,
	.set_tx_fod_coef        = stwlc68_set_tx_fod_coef,
	.set_rp_dm_timeout_val  = stwlc68_set_rp_dm_timeout_val,
};

static struct wlps_tx_ops swtlc68_ps_tx_ops = {
	.tx_vset                = stwlc68_tx_mode_vset,
};

static struct wireless_fw_ops g_stwlc68_fw_ops = {
	.program_fw             = stwlc68_rx_program_otp,
	.is_fw_exist            = stwlc68_check_is_otp_exist,
	.check_fw               = stwlc68_check_otp,
};

static int stwlc68_get_chip_fw_version(u8 *data, int len)
{
	struct stwlc68_chip_info chip_info;

	if (stwlc68_get_chip_info(&chip_info)) {
		hwlog_err("%s: get chip info fail\n", __func__);
		return -1;
	}

	/* fw version length must be 4 */
	if (len != 4)
		return -1;

	/* byte[0:1]=patch_id, byte[2:3]=sram_id */
	data[0] = (u8)((chip_info.patch_id >> 0) & BYTE_MASK);
	data[1] = (u8)((chip_info.patch_id >> BITS_PER_BYTE) & BYTE_MASK);
	data[2] = (u8)((chip_info.sram_id >> 0) & BYTE_MASK);
	data[3] = (u8)((chip_info.sram_id >> BITS_PER_BYTE) & BYTE_MASK);
	return 0;
}

static int stwlc68_get_tx_id_pre(void)
{
	int ret;

	if (!power_cmdline_is_factory_mode()) {
		ret = stwlc68_check_fwupdate(WIRELESS_RX_MODE);
		if (!ret)
			(void)stwlc68_chip_init(WIRELESS_CHIP_INIT,
				WIRELESS_TX_TYPE_UNKNOWN);
	}

	return 0;
}

static int stwlc68_set_rpp_format(u8 pmax)
{
	u8 format = 0x80; /* bit[7:6]=10:  Qi RP24 mode No reply */

	format |= ((pmax * STWLC68_RX_RPP_VAL_UNIT) & STWLC68_RX_RPP_VAL_MASK);
	hwlog_info("[%s] format=0x%x\n", __func__, format);
	return stwlc68_write_byte(STWLC68_RX_RPP_SET_ADDR, format);
}

static struct qi_protocol_ops stwlc68_qi_protocol_ops = {
	.chip_name = "stwlc68",
	.send_msg = stwlc68_send_msg,
	.send_msg_with_ack = stwlc68_send_msg_ack,
	.receive_msg = stwlc68_receive_msg,
	.send_fsk_msg = stwlc68_send_fsk_msg,
	.get_ask_packet = stwlc68_get_ask_pkt,
	.get_chip_fw_version = stwlc68_get_chip_fw_version,
	.get_tx_id_pre = stwlc68_get_tx_id_pre,
	.set_rpp_format_post = stwlc68_set_rpp_format,
};

static int stwlc68_txps_ops_register(void)
{
	int ret;
	u32 tx_ps_ctrl_src = 0;

	ret = power_dts_read_u32_compatible(power_dts_tag(HWLOG_TAG),
		"huawei,wireless_ps", "tx_ps_ctrl_src", &tx_ps_ctrl_src, 0);
	if (ret)
		return ret;

	if (tx_ps_ctrl_src == WLPS_TX_SRC_TX_CHIP)
		return wlps_tx_ops_register(&swtlc68_ps_tx_ops);

	return 0;
}

static int stwlc68_ops_register(struct stwlc68_dev_info *di)
{
	int ret;

	ret = wireless_fw_ops_register(&g_stwlc68_fw_ops);
	if (ret) {
		hwlog_err("ops_register: register fw_ops failed\n");
		return ret;
	}
	ret = wireless_charge_ops_register(&stwlc68_ops);
	if (ret) {
		hwlog_err("ops_register: register rx_ops failed\n");
		return ret;
	}
	ret = wireless_tx_ops_register(&stwlc68_tx_ops);
	if (ret) {
		hwlog_err("ops_register: register tx_ops failed\n");
		return ret;
	}
	ret = stwlc68_txps_ops_register();
	if (ret) {
		hwlog_err("ops_register: register txps_ops failed\n");
		return ret;
	}
	ret = qi_protocol_ops_register(&stwlc68_qi_protocol_ops);
	if (ret) {
		hwlog_err("ops_register: register qi_ops failed\n");
		return ret;
	}
	g_stwlc68_handle = qi_protocol_get_handle();

	return 0;
}

static void stwlc68_shutdown(struct i2c_client *client)
{
	int wired_channel_state;

	hwlog_info("[%s] ++\n", __func__);
	wired_channel_state = wireless_charge_get_wireless_channel_state();
	if (wired_channel_state == WIRELESS_CHANNEL_ON) {
		wlps_control(WLPS_RX_EXT_PWR, WLPS_CTRL_OFF);
		msleep(50); /* dalay 50ms for power off */
		stwlc68_set_tx_vout(ADAPTER_5V * WL_MVOLT_PER_VOLT);
		stwlc68_set_rx_vout(ADAPTER_5V * WL_MVOLT_PER_VOLT);
		stwlc68_chip_enable(RX_EN_DISABLE);
		msleep(STWLC68_SHUTDOWN_SLEEP_TIME);
		stwlc68_chip_enable(RX_EN_ENABLE);
	}
	hwlog_info("[%s] --\n", __func__);
}

static int stwlc68_probe(struct i2c_client *client,
			  const struct i2c_device_id *id)
{
	int ret;
	u16 chip_id = 0;
	struct stwlc68_dev_info *di = NULL;
	struct device_node *np = NULL;
	struct power_devices_info_data *power_dev_info = NULL;

	if (!client || !client->dev.of_node)
		return -ENODEV;

	di = devm_kzalloc(&client->dev, sizeof(*di), GFP_KERNEL);
	if (!di)
		return -ENOMEM;

	g_stwlc68_di = di;
	di->dev = &client->dev;
	np = client->dev.of_node;
	di->client = client;
	i2c_set_clientdata(client, di);

	ret = stwlc68_dev_check();
	if (ret)
		goto dev_ck_fail;

	ret = stwlc68_parse_dts(np, di);
	if (ret)
		goto parse_dts_fail;

	ret = stwlc68_gpio_init(di, np);
	if (ret)
		goto gpio_init_fail;
	ret = stwlc68_irq_init(di, np);
	if (ret)
		goto irq_init_fail;

	wakeup_source_init(&g_stwlc68_wakelock, "stwlc68_wakelock");
	mutex_init(&di->mutex_irq);

	ret = stwlc68_ops_register(di);
	if (ret)
		goto ops_regist_fail;

	if (stwlc68_check_tx_exist()) {
		stwlc68_clear_interrupt(STWLC68_ALL_INTR_CLR);
		hwlog_info("[%s] rx exsit, exe rx_ready_handler\n", __func__);
		stwlc68_rx_ready_handler(di);
	} else {
		gpio_set_value(di->gpio_sleep_en, RX_SLEEP_EN_ENABLE);
	}

	stwlc68_get_chip_id(&chip_id);
	power_dev_info = power_devices_info_register();
	if (power_dev_info) {
		power_dev_info->dev_name = di->dev->driver->name;
		power_dev_info->dev_id = chip_id;
		power_dev_info->ver_id = 0;
	}
	if (!power_cmdline_is_powerdown_charging_mode()) {
		INIT_DELAYED_WORK(&di->sram_scan_work, stwlc68_sram_scan_work);
		schedule_delayed_work(&di->sram_scan_work,
			msecs_to_jiffies(1500)); /* delay for wireless probe */
	} else {
		g_sram_chk_complete = true;
	}

	hwlog_info("wireless_stwlc68 probe ok\n");
	return 0;

ops_regist_fail:
	gpio_free(di->gpio_int);
	free_irq(di->irq_int, di);
irq_init_fail:
	gpio_free(di->gpio_en);
	gpio_free(di->gpio_sleep_en);
	if (di->gpio_pwr_good > 0)
		gpio_free(di->gpio_pwr_good);
gpio_init_fail:
parse_dts_fail:
dev_ck_fail:
	devm_kfree(&client->dev, di);
	di = NULL;
	g_stwlc68_di = NULL;
	np = NULL;
	return ret;
}

MODULE_DEVICE_TABLE(i2c, wireless_stwlc68);
static const struct of_device_id stwlc68_of_match[] = {
	{
		.compatible = "huawei, wireless_stwlc68",
		.data = NULL,
	},
	{},
};

static const struct i2c_device_id stwlc68_i2c_id[] = {
	{ "wireless_stwlc68", 0 }, {}
};

static struct i2c_driver stwlc68_driver = {
	.probe = stwlc68_probe,
	.shutdown = stwlc68_shutdown,
	.id_table = stwlc68_i2c_id,
	.driver = {
		.owner = THIS_MODULE,
		.name = "wireless_stwlc68",
		.of_match_table = of_match_ptr(stwlc68_of_match),
	},
};

static int __init stwlc68_init(void)
{
	return i2c_add_driver(&stwlc68_driver);
}

static void __exit stwlc68_exit(void)
{
	i2c_del_driver(&stwlc68_driver);
}

device_initcall(stwlc68_init);
module_exit(stwlc68_exit);

MODULE_LICENSE("GPL v2");
MODULE_DESCRIPTION("stwlc68 module driver");
MODULE_AUTHOR("Huawei Technologies Co., Ltd.");
