<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>conv</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/.apc/.tb</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chan_pipeline/.tcls</location>
		</link>
		<link>
			<name>Chan_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chan_unroll/.tcls</location>
		</link>
		<link>
			<name>Chp_apc_d3/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chp_apc_d3/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>Cp_apc_d2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Cp_apc_d2/.tcls</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Filter_pipeline/.tcls</location>
		</link>
		<link>
			<name>Filter_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Filter_unroll/.tcls</location>
		</link>
		<link>
			<name>Fp_apc_d1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Fp_apc_d1/.tcls</location>
		</link>
		<link>
			<name>Fp_apc_d1_2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Fp_apc_d1_2/.tcls</location>
		</link>
		<link>
			<name>Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Row_unroll/.tcls</location>
		</link>
		<link>
			<name>Rp_apc_d1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Rp_apc_d1/.tcls</location>
		</link>
		<link>
			<name>WCp_apc_d2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/WCp_apc_d2/.tcls</location>
		</link>
		<link>
			<name>WRp_apc_d2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/WRp_apc_d2/.tcls</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Col_unroll/.tcls</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Row_unroll/.tcls</location>
		</link>
		<link>
			<name>no_directive/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/no_directive/.tcls</location>
		</link>
		<link>
			<name>solution13/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/solution13/.tcls</location>
		</link>
		<link>
			<name>solution14/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/solution14/.tcls</location>
		</link>
		<link>
			<name>source/conv.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv.cpp</location>
		</link>
		<link>
			<name>source/conv.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv.h</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/parameters.h</location>
		</link>
		<link>
			<name>source/weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/weights.h</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/main.cpp</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chan_pipeline/Chan_pipeline.directive</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chan_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chan_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chan_unroll/Chan_unroll.directive</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chan_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chan_unroll/script.tcl</location>
		</link>
		<link>
			<name>Chp_apc_d3/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chp_apc_d3/Chp_apc_d3.directive</location>
		</link>
		<link>
			<name>Chp_apc_d3/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chp_apc_d3/directives.tcl</location>
		</link>
		<link>
			<name>Chp_apc_d3/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Chp_apc_d3/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Col_pipeline/Col_pipeline.directive</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Cp_apc_d2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Cp_apc_d2/Cp_apc_d2.directive</location>
		</link>
		<link>
			<name>Cp_apc_d2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Cp_apc_d2/directives.tcl</location>
		</link>
		<link>
			<name>Cp_apc_d2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Cp_apc_d2/script.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Filter_pipeline/Filter_pipeline.directive</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Filter_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Filter_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Filter_unroll/Filter_unroll.directive</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Filter_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Filter_unroll/script.tcl</location>
		</link>
		<link>
			<name>Fp_apc_d1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Fp_apc_d1/Fp_apc_d1.directive</location>
		</link>
		<link>
			<name>Fp_apc_d1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Fp_apc_d1/directives.tcl</location>
		</link>
		<link>
			<name>Fp_apc_d1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Fp_apc_d1/script.tcl</location>
		</link>
		<link>
			<name>Fp_apc_d1_2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Fp_apc_d1_2/Fp_apc_d1_2.directive</location>
		</link>
		<link>
			<name>Fp_apc_d1_2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Fp_apc_d1_2/directives.tcl</location>
		</link>
		<link>
			<name>Fp_apc_d1_2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Fp_apc_d1_2/script.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Row_pipeline/Row_pipeline.directive</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Row_unroll/Row_unroll.directive</location>
		</link>
		<link>
			<name>Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>Rp_apc_d1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Rp_apc_d1/Rp_apc_d1.directive</location>
		</link>
		<link>
			<name>Rp_apc_d1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Rp_apc_d1/directives.tcl</location>
		</link>
		<link>
			<name>Rp_apc_d1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/Rp_apc_d1/script.tcl</location>
		</link>
		<link>
			<name>WCp_apc_d2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/WCp_apc_d2/WCp_apc_d2.directive</location>
		</link>
		<link>
			<name>WCp_apc_d2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/WCp_apc_d2/directives.tcl</location>
		</link>
		<link>
			<name>WCp_apc_d2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/WCp_apc_d2/script.tcl</location>
		</link>
		<link>
			<name>WRp_apc_d2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/WRp_apc_d2/WRp_apc_d2.directive</location>
		</link>
		<link>
			<name>WRp_apc_d2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/WRp_apc_d2/directives.tcl</location>
		</link>
		<link>
			<name>WRp_apc_d2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/WRp_apc_d2/script.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Col_pipeline/W_Col_pipeline.directive</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Col_unroll/W_Col_unroll.directive</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Row_pipeline/W_Row_pipeline.directive</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Row_unroll/W_Row_unroll.directive</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/W_Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/no_directive/no_directive.directive</location>
		</link>
		<link>
			<name>no_directive/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/no_directive/directives.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/no_directive/script.tcl</location>
		</link>
		<link>
			<name>solution13/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/solution13/solution13.directive</location>
		</link>
		<link>
			<name>solution13/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/solution13/directives.tcl</location>
		</link>
		<link>
			<name>solution13/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/solution13/script.tcl</location>
		</link>
		<link>
			<name>solution14/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/solution14/solution14.directive</location>
		</link>
		<link>
			<name>solution14/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/solution14/directives.tcl</location>
		</link>
		<link>
			<name>solution14/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/convMini/conv/solution14/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
