{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 10:18:37 2021 " "Info: Processing started: Thu Nov 04 10:18:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix8xRotate -c matrix8xRotate " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off matrix8xRotate -c matrix8xRotate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix8xRotate.v(14) " "Warning (10268): Verilog HDL information at matrix8xRotate.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix8xRotate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file matrix8xRotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix8xRotate " "Info: Found entity 1: matrix8xRotate" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix8xRotate " "Info: Elaborating entity \"matrix8xRotate\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 matrix8xRotate.v(20) " "Warning (10230): Verilog HDL assignment warning at matrix8xRotate.v(20): truncated value with size 32 to match size of target (26)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix8xRotate.v(54) " "Warning (10230): Verilog HDL assignment warning at matrix8xRotate.v(54): truncated value with size 32 to match size of target (4)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate.v(66) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate.v(66): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate.v(67) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate.v(67): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate.v(68) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate.v(68): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate.v(69) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate.v(69): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate.v(70) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate.v(70): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate.v(71) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate.v(71): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate.v(72) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate.v(72): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate.v(73) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate.v(73): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[0\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[0\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[1\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[1\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[2\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[2\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[3\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[3\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[4\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[4\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[5\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[5\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[6\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[6\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[7\] matrix8xRotate.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[7\]\" at matrix8xRotate.v(55)" {  } { { "matrix8xRotate.v" "" { Text "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Info: Implemented 94 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog_Class/matrix8xRotate/matrix8xRotate.map.smsg " "Info: Generated suppressed messages file C:/Verilog_Class/matrix8xRotate/matrix8xRotate.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 10:18:39 2021 " "Info: Processing ended: Thu Nov 04 10:18:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
