#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2009.vpi";
S_000001ffb6dae7e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ffb6dae970 .scope module, "lab6_tb" "lab6_tb" 3 3;
 .timescale -9 -12;
v000001ffb6da3680_0 .var "clk", 0 0;
v000001ffb6da3720_0 .var "reset", 0 0;
v000001ffb6da3900_0 .net "result", 4 0, v000001ffb6da35e0_0;  1 drivers
S_000001ffb6dac910 .scope module, "uut" "lab6" 3 9, 4 1 0, S_000001ffb6dae970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 5 "result";
L_000001ffb6d96920 .functor OR 1, v000001ffb6da3720_0, v000001ffb6daeb00_0, C4<0>, C4<0>;
v000001ffb6da3040_0 .net "clk", 0 0, v000001ffb6da3680_0;  1 drivers
v000001ffb6da37c0_0 .net "counter_out", 4 0, v000001ffb6d97780_0;  1 drivers
v000001ffb6da2f00_0 .net "in_pause", 0 0, v000001ffb6daeb00_0;  1 drivers
v000001ffb6da3400_0 .var "next_in_pause", 0 0;
v000001ffb6da34a0_0 .var "pause_counter", 2 0;
v000001ffb6da30e0_0 .net "reset", 0 0, v000001ffb6da3720_0;  1 drivers
v000001ffb6da32c0_0 .net "result", 4 0, v000001ffb6da35e0_0;  alias, 1 drivers
E_000001ffb6d950a0 .event anyedge, v000001ffb6daeba0_0, v000001ffb6daeb00_0, v000001ffb6d97780_0, v000001ffb6da34a0_0;
S_000001ffb6dacaa0 .scope module, "counter_inst" "lpm_counter" 4 11, 5 1 0, S_000001ffb6dac910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 5 "q";
P_000001ffb6d94c60 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000000101>;
v000001ffb6d572b0_0 .net "clk", 0 0, v000001ffb6da3680_0;  alias, 1 drivers
v000001ffb6d97780_0 .var "q", 4 0;
v000001ffb6d97820_0 .net "reset", 0 0, L_000001ffb6d96920;  1 drivers
E_000001ffb6d94ca0 .event posedge, v000001ffb6d97820_0, v000001ffb6d572b0_0;
S_000001ffb6d56760 .scope module, "pause_ff" "d_flipflop" 4 41, 6 1 0, S_000001ffb6dac910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001ffb6dacc30_0 .net "clk", 0 0, v000001ffb6da3680_0;  alias, 1 drivers
v000001ffb6daccd0_0 .net "d", 0 0, v000001ffb6da3400_0;  1 drivers
v000001ffb6daeb00_0 .var "q", 0 0;
v000001ffb6daeba0_0 .net "reset", 0 0, v000001ffb6da3720_0;  alias, 1 drivers
E_000001ffb6d951e0 .event posedge, v000001ffb6daeba0_0, v000001ffb6d572b0_0;
S_000001ffb6d568f0 .scope module, "result_mux" "lpm_mux" 4 49, 7 1 0, S_000001ffb6dac910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "data0";
    .port_info 2 /INPUT 5 "data1";
    .port_info 3 /OUTPUT 5 "result";
P_000001ffb6d94820 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000000101>;
v000001ffb6d56a80_0 .net "data0", 4 0, v000001ffb6d97780_0;  alias, 1 drivers
L_000001ffb6dfc048 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ffb6d56b20_0 .net "data1", 4 0, L_000001ffb6dfc048;  1 drivers
v000001ffb6da35e0_0 .var "result", 4 0;
v000001ffb6da3860_0 .net "sel", 0 0, v000001ffb6daeb00_0;  alias, 1 drivers
E_000001ffb6d95320 .event anyedge, v000001ffb6daeb00_0, v000001ffb6d97780_0, v000001ffb6d56b20_0;
    .scope S_000001ffb6dacaa0;
T_0 ;
    %wait E_000001ffb6d94ca0;
    %load/vec4 v000001ffb6d97820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ffb6d97780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ffb6d97780_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ffb6d97780_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ffb6d56760;
T_1 ;
    %wait E_000001ffb6d951e0;
    %load/vec4 v000001ffb6daeba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffb6daeb00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ffb6daccd0_0;
    %assign/vec4 v000001ffb6daeb00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ffb6d568f0;
T_2 ;
Ewait_0 .event/or E_000001ffb6d95320, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001ffb6da3860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v000001ffb6d56a80_0;
    %store/vec4 v000001ffb6da35e0_0, 0, 5;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v000001ffb6d56b20_0;
    %store/vec4 v000001ffb6da35e0_0, 0, 5;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ffb6dac910;
T_3 ;
    %wait E_000001ffb6d951e0;
    %load/vec4 v000001ffb6da30e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ffb6da34a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ffb6da2f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001ffb6da34a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ffb6da34a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ffb6da34a0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ffb6dac910;
T_4 ;
Ewait_1 .event/or E_000001ffb6d950a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001ffb6da30e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffb6da3400_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ffb6da2f00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000001ffb6da37c0_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffb6da3400_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001ffb6da2f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v000001ffb6da34a0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffb6da3400_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v000001ffb6da2f00_0;
    %store/vec4 v000001ffb6da3400_0, 0, 1;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ffb6dae970;
T_5 ;
    %delay 50000, 0;
    %load/vec4 v000001ffb6da3680_0;
    %inv;
    %store/vec4 v000001ffb6da3680_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ffb6dae970;
T_6 ;
    %vpi_call/w 3 19 "$dumpfile", "lab6.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ffb6dae970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffb6da3680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffb6da3720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffb6da3720_0, 0, 1;
    %delay 8000000, 0;
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "lab6_tb.sv";
    "lab6.sv";
    "lpm_counter.sv";
    "d_flipflop.sv";
    "lpm_mux.sv";
