ENOMEM	,	V_67
fdt_getprop	,	F_10
spin_lock_init	,	F_23
ingenic_early_console_setup_clock	,	F_8
of_match_device	,	F_20
ingenic_early_console_setup	,	F_12
regshift	,	V_47
"Error: No device match found\n"	,	L_3
UART_LSR_TEMT	,	V_9
dev	,	V_16
UART_CAP_FIFO	,	V_82
DIV_ROUND_CLOSEST	,	F_13
lock	,	V_68
write	,	V_40
iotype	,	V_74
baud	,	V_22
ingenic_early_console_putc	,	F_5
UART_DLL	,	V_29
ingenic_uart_config	,	V_59
"/ext"	,	L_1
UART_LCR_WLEN8	,	V_28
UART_DLM	,	V_30
early_device	,	V_14
cdata	,	V_60
UART_IER	,	V_25
clk_module	,	V_85
UART_LCR	,	V_26
uint8_t	,	T_1
of_node	,	V_84
GFP_KERNEL	,	V_66
initial_boot_params	,	V_18
clk_baud	,	V_87
UART_LCR_DLAB	,	V_27
ENODEV	,	V_24
UART_MCR_RTS	,	V_37
early_in	,	F_1
UART_IER_MSI	,	V_44
__be32	,	T_3
UART_LSR	,	V_8
flags	,	V_70
uart_console_write	,	F_7
IORESOURCE_IRQ	,	V_56
fifosize	,	V_79
out	,	V_88
ingenic_early_console_write	,	F_6
divisor	,	V_23
serial8250_register_8250_port	,	F_32
prop	,	V_19
UART_FCR_CLEAR_RCVR	,	V_34
ingenic_uart_data	,	V_57
ingenic_uart_probe	,	F_18
clk_prepare_enable	,	F_30
be32_to_cpup	,	F_11
c	,	V_6
err	,	V_63
"baud"	,	L_8
irq	,	V_55
"serial"	,	L_5
regs	,	V_53
EPROBE_DEFER	,	V_86
p	,	V_41
EINVAL	,	V_65
s	,	V_12
fdt	,	V_17
__init	,	T_2
UPF_FIXED_TYPE	,	V_73
UART_MCR	,	V_36
tx_loadsz	,	V_80
platform_device	,	V_48
serial_in	,	V_43
con	,	V_39
data	,	V_58
UART_FCR_CLEAR_XMIT	,	V_33
early_out	,	F_3
"could not enable module clock: %d\n"	,	L_10
pdev	,	V_49
UART_TX	,	V_10
out_disable_moduleclk	,	V_89
"no registers/irq defined\n"	,	L_4
UPF_SKIP_TEST	,	V_71
"unable to get baud clock: %d\n"	,	L_9
UART_FCR_UME	,	V_32
offset	,	V_3
resource	,	V_52
UART_MCR_FCM	,	V_46
membase	,	V_4
count	,	V_13
PTR_ERR	,	F_29
uartclk	,	V_20
clk_get_rate	,	F_31
opt	,	V_21
port	,	V_2
UART_FCR	,	V_31
UPIO_MEM	,	V_75
platform_get_resource	,	F_19
platform_set_drvdata	,	F_33
devm_kzalloc	,	F_22
UART_CAP_RTOIE	,	V_83
of_alias_get_id	,	F_24
platform_get_drvdata	,	F_36
fdt_path_offset	,	F_9
"module"	,	L_6
mapbase	,	V_76
lsr	,	V_7
UPF_IOREMAP	,	V_72
UART_MCR_MDCE	,	V_45
uart_8250_port	,	V_50
dev_err	,	F_21
uart_port	,	V_1
ingenic_uart_serial_in	,	F_16
out_disable_baudclk	,	V_90
ingenic_uart_serial_out	,	F_14
UART_MCR_DTR	,	V_38
serial_out	,	V_78
ier	,	V_42
ingenic_uart_remove	,	F_35
of_device_id	,	V_61
PORT_16550A	,	V_69
IORESOURCE_MEM	,	V_54
value	,	V_5
console	,	V_11
UART_FCR_ENABLE_FIFO	,	V_35
readl	,	F_2
capabilities	,	V_81
devm_clk_get	,	F_27
writel	,	F_4
devm_ioremap	,	F_25
"clock-frequency"	,	L_2
match	,	V_62
start	,	V_77
clk_disable_unprepare	,	F_34
writeb	,	F_15
serial8250_unregister_port	,	F_37
"unable to get module clock: %d\n"	,	L_7
resource_size	,	F_26
of_match	,	V_64
uart	,	V_51
readb	,	F_17
earlycon_device	,	V_15
"could not enable baud clock: %d\n"	,	L_11
IS_ERR	,	F_28
