Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct  6 00:04:24 2023
| Host         : ECEB-3022-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   59          
TIMING-20  Warning   Non-clocked latch               18          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slc/bus_mux/myOutput_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.317        0.000                      0                  378        0.123        0.000                      0                  378        4.500        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 2.317        0.000                      0                  378        0.123        0.000                      0                  378        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        2.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 2.615ns (33.961%)  route 5.085ns (66.039%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  slc/myAdder/myOutput_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.406    slc/myAdder/myOutput_carry__1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.645 r  slc/myAdder/myOutput_carry__2/O[2]
                         net (fo=2, routed)           0.727    12.372    slc/state_controller/data3[14]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.302    12.674 r  slc/state_controller/Dout[14]_i_1__0/O
                         net (fo=1, routed)           0.000    12.674    slc/PC_register/D[14]
    SLICE_X6Y82          FDRE                                         r  slc/PC_register/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.499    14.696    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc/PC_register/Dout_reg[14]/C
                         clock pessimism              0.249    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.081    14.990    slc/PC_register/Dout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 2.711ns (35.330%)  route 4.962ns (64.670%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  slc/myAdder/myOutput_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.406    slc/myAdder/myOutput_carry__1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.740 r  slc/myAdder/myOutput_carry__2/O[1]
                         net (fo=2, routed)           0.604    12.344    slc/state_controller/data3[13]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.303    12.647 r  slc/state_controller/Dout[13]_i_1__0/O
                         net (fo=1, routed)           0.000    12.647    slc/PC_register/D[13]
    SLICE_X6Y82          FDRE                                         r  slc/PC_register/Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.499    14.696    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc/PC_register/Dout_reg[13]/C
                         clock pessimism              0.249    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.077    14.986    slc/PC_register/Dout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 2.693ns (35.158%)  route 4.967ns (64.842%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  slc/myAdder/myOutput_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.406    slc/myAdder/myOutput_carry__1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.719 r  slc/myAdder/myOutput_carry__2/O[3]
                         net (fo=2, routed)           0.608    12.327    slc/state_controller/data3[15]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.306    12.633 r  slc/state_controller/Dout[15]_i_2__2/O
                         net (fo=1, routed)           0.000    12.633    slc/PC_register/D[15]
    SLICE_X6Y82          FDRE                                         r  slc/PC_register/Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.499    14.696    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc/PC_register/Dout_reg[15]/C
                         clock pessimism              0.249    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.079    14.988    slc/PC_register/Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 2.597ns (34.410%)  route 4.950ns (65.590%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  slc/myAdder/myOutput_carry__1/O[1]
                         net (fo=2, routed)           0.592    12.218    slc/state_controller/data3[9]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.303    12.521 r  slc/state_controller/Dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.521    slc/PC_register/D[9]
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.496    14.693    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[9]/C
                         clock pessimism              0.249    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)        0.079    14.985    slc/PC_register/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 2.579ns (34.382%)  route 4.922ns (65.618%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.605 r  slc/myAdder/myOutput_carry__1/O[3]
                         net (fo=2, routed)           0.564    12.169    slc/state_controller/data3[11]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.306    12.475 r  slc/state_controller/Dout[11]_i_1__0/O
                         net (fo=1, routed)           0.000    12.475    slc/PC_register/D[11]
    SLICE_X6Y79          FDRE                                         r  slc/PC_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.496    14.693    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  slc/PC_register/Dout_reg[11]/C
                         clock pessimism              0.249    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.077    14.983    slc/PC_register/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.501ns (33.641%)  route 4.933ns (66.359%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.531 r  slc/myAdder/myOutput_carry__1/O[2]
                         net (fo=2, routed)           0.575    12.106    slc/state_controller/data3[10]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.302    12.408 r  slc/state_controller/Dout[10]_i_1__0/O
                         net (fo=1, routed)           0.000    12.408    slc/PC_register/D[10]
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.496    14.693    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[10]/C
                         clock pessimism              0.249    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)        0.077    14.983    slc/PC_register/Dout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 2.595ns (34.977%)  route 4.824ns (65.023%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  slc/myAdder/myOutput_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.406    slc/myAdder/myOutput_carry__1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.628 r  slc/myAdder/myOutput_carry__2/O[0]
                         net (fo=2, routed)           0.466    12.094    slc/state_controller/data3[12]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.299    12.393 r  slc/state_controller/Dout[12]_i_1__0/O
                         net (fo=1, routed)           0.000    12.393    slc/PC_register/D[12]
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.496    14.693    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[12]/C
                         clock pessimism              0.249    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)        0.081    14.987    slc/PC_register/Dout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.481ns (33.963%)  route 4.824ns (66.037%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  slc/myAdder/myOutput_carry__1/O[0]
                         net (fo=2, routed)           0.466    11.980    slc/state_controller/data3[8]
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.299    12.279 r  slc/state_controller/Dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000    12.279    slc/PC_register/D[8]
    SLICE_X6Y79          FDRE                                         r  slc/PC_register/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.496    14.693    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  slc/PC_register/Dout_reg[8]/C
                         clock pessimism              0.249    14.942    
                         clock uncertainty           -0.035    14.906    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.081    14.987    slc/PC_register/Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 2.715ns (37.430%)  route 4.539ns (62.570%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.571     7.908    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.326     8.234 r  slc/RegFile/registerTwo/i__carry_i_16/O
                         net (fo=4, routed)           1.153     9.387    slc/RegFile/registerSix/myOutput_carry_i_4
    SLICE_X6Y75          LUT3 (Prop_lut3_I2_O)        0.150     9.537 r  slc/RegFile/registerSix/myOutput_carry_i_13/O
                         net (fo=3, routed)           0.640    10.177    slc/state_controller/SR1[0]
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.328    10.505 r  slc/state_controller/myOutput_carry_i_8/O
                         net (fo=1, routed)           0.000    10.505    slc/myAdder/S[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.037 r  slc/myAdder/myOutput_carry/CO[3]
                         net (fo=1, routed)           0.000    11.037    slc/myAdder/myOutput_carry_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.350 r  slc/myAdder/myOutput_carry__0/O[3]
                         net (fo=2, routed)           0.572    11.921    slc/state_controller/data3[7]
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.306    12.227 r  slc/state_controller/Dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    12.227    slc/PC_register/D[7]
    SLICE_X6Y78          FDRE                                         r  slc/PC_register/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.495    14.692    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  slc/PC_register/Dout_reg[7]/C
                         clock pessimism              0.249    14.941    
                         clock uncertainty           -0.035    14.905    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.077    14.982    slc/PC_register/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -12.227    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.733ns (38.425%)  route 4.380ns (61.575%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.571     7.908    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.326     8.234 r  slc/RegFile/registerTwo/i__carry_i_16/O
                         net (fo=4, routed)           1.153     9.387    slc/RegFile/registerSix/myOutput_carry_i_4
    SLICE_X6Y75          LUT3 (Prop_lut3_I2_O)        0.150     9.537 r  slc/RegFile/registerSix/myOutput_carry_i_13/O
                         net (fo=3, routed)           0.640    10.177    slc/state_controller/SR1[0]
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.328    10.505 r  slc/state_controller/myOutput_carry_i_8/O
                         net (fo=1, routed)           0.000    10.505    slc/myAdder/S[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.037 r  slc/myAdder/myOutput_carry/CO[3]
                         net (fo=1, routed)           0.000    11.037    slc/myAdder/myOutput_carry_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.371 r  slc/myAdder/myOutput_carry__0/O[1]
                         net (fo=2, routed)           0.413    11.783    slc/state_controller/data3[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I1_O)        0.303    12.086 r  slc/state_controller/Dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.086    slc/PC_register/D[5]
    SLICE_X7Y77          FDRE                                         r  slc/PC_register/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.493    14.690    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  slc/PC_register/Dout_reg[5]/C
                         clock pessimism              0.249    14.939    
                         clock uncertainty           -0.035    14.903    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.031    14.934    slc/PC_register/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  2.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.110%)  route 0.290ns (60.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.551     1.588    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  slc/MDR_register/Dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  slc/MDR_register/Dout_reg[14]/Q
                         net (fo=3, routed)           0.125     1.854    instaRam/Q[14]
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.045     1.899 r  instaRam/ram1_i_14/O
                         net (fo=1, routed)           0.165     2.064    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.861     2.284    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.645    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.941    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.350%)  route 0.340ns (64.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.554     1.591    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  slc/MDR_register/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  slc/MDR_register/Dout_reg[0]/Q
                         net (fo=3, routed)           0.208     1.941    instaRam/Q[0]
    SLICE_X8Y71          LUT5 (Prop_lut5_I4_O)        0.045     1.986 r  instaRam/ram1_i_28/O
                         net (fo=1, routed)           0.132     2.118    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.861     2.284    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.645    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.941    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.824%)  route 0.329ns (61.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.554     1.591    instaRam/Clk_IBUF_BUFG
    SLICE_X8Y71          FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.164     1.755 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.204     1.960    instaRam/state[1]
    SLICE_X10Y71         LUT5 (Prop_lut5_I3_O)        0.045     2.005 r  instaRam/ram1_i_23/O
                         net (fo=1, routed)           0.125     2.130    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.861     2.284    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.645    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.941    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/memory_subsystem/hex_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.270%)  route 0.134ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.552     1.589    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  slc/MDR_register/Dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  slc/MDR_register/Dout_reg[13]/Q
                         net (fo=3, routed)           0.134     1.864    slc/memory_subsystem/hex_data_reg[15]_0[13]
    SLICE_X9Y77          FDRE                                         r  slc/memory_subsystem/hex_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.820     2.243    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  slc/memory_subsystem/hex_data_reg[13]/C
                         clock pessimism             -0.639     1.604    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.066     1.670    slc/memory_subsystem/hex_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/state_controller/FSM_sequential_State_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.959%)  route 0.146ns (44.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.581     1.618    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     1.759 f  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=45, routed)          0.146     1.906    slc/state_controller/FSM_sequential_State_reg[4]_0[4]
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.951 r  slc/state_controller/FSM_sequential_State[3]_i_1/O
                         net (fo=1, routed)           0.000     1.951    slc/state_controller/Next_state[3]
    SLICE_X5Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.849     2.271    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
                         clock pessimism             -0.640     1.631    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.092     1.723    slc/state_controller/FSM_sequential_State_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.974%)  route 0.396ns (68.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.551     1.588    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  slc/MDR_register/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  slc/MDR_register/Dout_reg[15]/Q
                         net (fo=3, routed)           0.289     2.019    instaRam/Q[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.045     2.064 r  instaRam/ram1_i_13/O
                         net (fo=1, routed)           0.106     2.170    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.861     2.284    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.645    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.941    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.050%)  route 0.371ns (63.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.554     1.591    instaRam/Clk_IBUF_BUFG
    SLICE_X8Y71          FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.164     1.755 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.204     1.960    instaRam/state[1]
    SLICE_X10Y71         LUT5 (Prop_lut5_I3_O)        0.045     2.005 r  instaRam/ram1_i_26/O
                         net (fo=1, routed)           0.166     2.171    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.861     2.284    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.645    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.941    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.628%)  route 0.421ns (69.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.552     1.589    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  slc/MDR_register/Dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  slc/MDR_register/Dout_reg[13]/Q
                         net (fo=3, routed)           0.259     1.989    instaRam/Q[13]
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.045     2.034 r  instaRam/ram1_i_15/O
                         net (fo=1, routed)           0.163     2.197    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.861     2.284    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.665    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.961    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 instaRam/address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.917%)  route 0.135ns (33.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.557     1.594    instaRam/Clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  instaRam/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.164     1.758 r  instaRam/address_reg[7]/Q
                         net (fo=4, routed)           0.135     1.894    instaRam/init_ADDR[7]
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.004 r  instaRam/address_reg_rep[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.004    instaRam/address_reg_rep[7]_i_2_n_5
    SLICE_X10Y68         FDCE                                         r  instaRam/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.824     2.247    instaRam/Clk_IBUF_BUFG
    SLICE_X10Y68         FDCE                                         r  instaRam/address_reg_rep[7]/C
                         clock pessimism             -0.619     1.628    
    SLICE_X10Y68         FDCE (Hold_fdce_C_D)         0.134     1.762    instaRam/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.909%)  route 0.407ns (66.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.552     1.589    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  slc/MDR_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.753 r  slc/MDR_register/Dout_reg[12]/Q
                         net (fo=3, routed)           0.241     1.995    instaRam/Q[12]
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.045     2.040 r  instaRam/ram1_i_16/O
                         net (fo=1, routed)           0.166     2.206    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.861     2.284    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.665    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.961    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y68    button_sync[0]/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y66    button_sync[1]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y68    instaRam/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y71    instaRam/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y67    instaRam/address_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y69    instaRam/address_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y69    instaRam/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y68    button_sync[0]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y68    button_sync[0]/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y66    button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y66    button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y68    instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y68    instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y71    instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y71    instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67    instaRam/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67    instaRam/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y68    button_sync[0]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y68    button_sync[0]/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y66    button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y66    button_sync[1]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y68    instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y68    instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y71    instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y71    instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67    instaRam/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67    instaRam/address_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.668ns  (logic 4.319ns (34.093%)  route 8.349ns (65.907%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.623     5.940    slc/PC_register/Reset_IBUF
    SLICE_X8Y79          LUT5 (Prop_lut5_I2_O)        0.124     6.064 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.726     9.790    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    12.668 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.668    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.320ns  (logic 4.340ns (35.227%)  route 7.980ns (64.773%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.759     6.076    slc/PC_register/Reset_IBUF
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.124     6.200 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.221     9.421    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    12.320 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.320    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.108ns  (logic 4.346ns (35.895%)  route 7.762ns (64.105%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.737     6.053    slc/PC_register/Reset_IBUF
    SLICE_X10Y79         LUT5 (Prop_lut5_I2_O)        0.124     6.177 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.025     9.202    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    12.108 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.108    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.063ns  (logic 4.359ns (36.135%)  route 7.704ns (63.865%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.655     5.971    slc/PC_register/Reset_IBUF
    SLICE_X10Y78         LUT5 (Prop_lut5_I2_O)        0.124     6.095 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.049     9.145    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    12.063 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.063    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.017ns  (logic 4.358ns (36.265%)  route 7.659ns (63.735%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.550     5.867    slc/memory_subsystem/Reset_IBUF
    SLICE_X12Y79         LUT5 (Prop_lut5_I2_O)        0.124     5.991 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.108     9.099    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    12.017 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.017    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.990ns  (logic 4.338ns (36.179%)  route 7.652ns (63.821%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.550     5.867    slc/PC_register/Reset_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I2_O)        0.124     5.991 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102     9.093    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    11.990 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.990    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.919ns  (logic 4.342ns (36.427%)  route 7.577ns (63.573%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.033     5.350    slc/PC_register/Reset_IBUF
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124     5.474 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.544     9.018    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    11.919 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.919    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.900ns  (logic 4.340ns (36.473%)  route 7.560ns (63.527%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.380     5.697    slc/memory_subsystem/Reset_IBUF
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.124     5.821 r  slc/memory_subsystem/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.179     9.000    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    11.900 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.900    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.882ns  (logic 4.348ns (36.595%)  route 7.534ns (63.405%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.569     5.886    slc/memory_subsystem/Reset_IBUF
    SLICE_X12Y79         LUT5 (Prop_lut5_I2_O)        0.124     6.010 r  slc/memory_subsystem/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.964     8.974    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    11.882 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.882    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.712ns  (logic 4.356ns (37.193%)  route 7.356ns (62.807%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         4.394     5.711    slc/memory_subsystem/Reset_IBUF
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.124     5.835 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.962     8.797    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    11.712 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.712    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            slc/Z_IN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.017ns  (logic 0.315ns (30.979%)  route 0.702ns (69.021%))
  Logic Levels:           3  (LDCE=1 LUT1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[14]/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 f  slc/bus_mux/myOutput_reg[14]/Q
                         net (fo=14, routed)          0.469     0.694    slc/bus_mux/Q[14]
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.739 f  slc/bus_mux/P_IN_reg_i_1/O
                         net (fo=3, routed)           0.233     0.972    slc/bus_mux/P_IN_reg_i_4_0
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.045     1.017 r  slc/bus_mux/Z_IN_reg_i_1/O
                         net (fo=1, routed)           0.000     1.017    slc/bus_mux_n_2
    SLICE_X2Y75          LDCE                                         r  slc/Z_IN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            slc/P_IN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.117ns  (logic 0.270ns (24.166%)  route 0.847ns (75.834%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[14]/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  slc/bus_mux/myOutput_reg[14]/Q
                         net (fo=14, routed)          0.469     0.694    slc/bus_mux/Q[14]
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.739 r  slc/bus_mux/P_IN_reg_i_1/O
                         net (fo=3, routed)           0.378     1.117    slc/bus_mux_n_1
    SLICE_X2Y75          LDCE                                         r  slc/P_IN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.132ns  (logic 1.623ns (51.841%)  route 1.508ns (48.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         0.941     1.335    slc/HexA/Reset_IBUF
    SLICE_X56Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.567     1.947    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.132 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.132    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 1.680ns (53.233%)  route 1.476ns (46.767%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         0.941     1.335    slc/HexA/Reset_IBUF
    SLICE_X56Y74         LUT3 (Prop_lut3_I2_O)        0.044     1.379 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.535     1.914    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.243     3.156 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.156    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.176ns  (logic 1.614ns (50.826%)  route 1.562ns (49.174%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         0.913     1.307    slc/HexA/Reset_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.352 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.649     2.000    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.176 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.176    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.209ns  (logic 1.688ns (52.605%)  route 1.521ns (47.395%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         0.913     1.307    slc/HexA/Reset_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.048     1.355 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.608     1.962    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.246     3.209 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.209    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.258ns  (logic 1.603ns (49.203%)  route 1.655ns (50.797%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         0.913     1.307    slc/HexA/Reset_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.352 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.742     2.093    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     3.258 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.258    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.318ns  (logic 1.603ns (48.316%)  route 1.715ns (51.684%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         0.941     1.335    slc/HexA/Reset_IBUF
    SLICE_X56Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.774     2.153    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     3.318 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.318    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.388ns  (logic 1.671ns (49.323%)  route 1.717ns (50.677%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         0.913     1.307    slc/HexA/Reset_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.048     1.355 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.804     2.159    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.230     3.388 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.388    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.696ns  (logic 1.675ns (45.319%)  route 2.021ns (54.681%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         0.941     1.335    slc/HexA/Reset_IBUF
    SLICE_X56Y74         LUT3 (Prop_lut3_I2_O)        0.044     1.379 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.079     2.458    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.237     3.696 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.696    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 2.721ns (26.758%)  route 7.448ns (73.242%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  slc/myAdder/myOutput_carry__1/O[1]
                         net (fo=2, routed)           1.071    12.697    slc/state_controller/data3[9]
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.303    13.000 r  slc/state_controller/myOutput_reg[9]_i_4/O
                         net (fo=1, routed)           0.879    13.879    slc/state_controller/myOutput_reg[9]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.124    14.003 r  slc/state_controller/myOutput_reg[9]_i_1/O
                         net (fo=1, routed)           1.140    15.143    slc/bus_mux/D[9]
    SLICE_X7Y80          LDCE                                         r  slc/bus_mux/myOutput_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.933ns  (logic 3.605ns (36.293%)  route 6.328ns (63.707%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.603     4.971    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  slc/PC_register/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  slc/PC_register/Dout_reg[2]/Q
                         net (fo=11, routed)          1.753     7.180    slc/PC_register/Q[2]
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.304 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.032     8.335    slc/PC_register/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.459 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.544    12.003    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    14.904 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.904    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.769ns  (logic 2.605ns (26.665%)  route 7.164ns (73.335%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.514 r  slc/myAdder/myOutput_carry__1/O[0]
                         net (fo=2, routed)           1.199    12.713    slc/state_controller/data3[8]
    SLICE_X8Y79          LUT4 (Prop_lut4_I2_O)        0.299    13.012 r  slc/state_controller/myOutput_reg[8]_i_4/O
                         net (fo=1, routed)           1.032    14.045    slc/state_controller/myOutput_reg[8]_i_4_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.124    14.169 r  slc/state_controller/myOutput_reg[8]_i_1/O
                         net (fo=1, routed)           0.574    14.743    slc/bus_mux/D[8]
    SLICE_X4Y79          LDCE                                         r  slc/bus_mux/myOutput_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 3.582ns (36.717%)  route 6.174ns (63.283%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.603     4.971    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  slc/PC_register/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  slc/PC_register/Dout_reg[2]/Q
                         net (fo=11, routed)          1.647     7.074    slc/PC_register/Q[2]
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.198 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.802     7.999    slc/PC_register/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I0_O)        0.124     8.123 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.726    11.849    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    14.728 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.728    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 2.719ns (28.640%)  route 6.775ns (71.360%))
  Logic Levels:           10  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  slc/myAdder/myOutput_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.406    slc/myAdder/myOutput_carry__1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.628 r  slc/myAdder/myOutput_carry__2/O[0]
                         net (fo=2, routed)           0.979    12.607    slc/state_controller/data3[12]
    SLICE_X8Y80          LUT4 (Prop_lut4_I2_O)        0.299    12.906 r  slc/state_controller/myOutput_reg[12]_i_4/O
                         net (fo=1, routed)           0.870    13.776    slc/state_controller/myOutput_reg[12]_i_4_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.900 r  slc/state_controller/myOutput_reg[12]_i_1/O
                         net (fo=1, routed)           0.567    14.467    slc/bus_mux/D[12]
    SLICE_X7Y80          LDCE                                         r  slc/bus_mux/myOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.553ns  (logic 3.664ns (38.350%)  route 5.889ns (61.650%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.537     4.905    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.518     5.423 r  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.111     7.534    slc/PC_register/p_0_in[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.676     8.334    slc/PC_register/hex_segB_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I3_O)        0.124     8.458 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102    11.560    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    14.458 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.458    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.453ns  (logic 2.761ns (29.209%)  route 6.692ns (70.791%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.571     7.908    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.326     8.234 r  slc/RegFile/registerTwo/i__carry_i_16/O
                         net (fo=4, routed)           1.153     9.387    slc/RegFile/registerSix/myOutput_carry_i_4
    SLICE_X6Y75          LUT3 (Prop_lut3_I2_O)        0.150     9.537 r  slc/RegFile/registerSix/myOutput_carry_i_13/O
                         net (fo=3, routed)           0.640    10.177    slc/state_controller/SR1[0]
    SLICE_X5Y75          LUT5 (Prop_lut5_I0_O)        0.328    10.505 r  slc/state_controller/myOutput_carry_i_8/O
                         net (fo=1, routed)           0.000    10.505    slc/myAdder/S[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.037 r  slc/myAdder/myOutput_carry/CO[3]
                         net (fo=1, routed)           0.000    11.037    slc/myAdder/myOutput_carry_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.276 r  slc/myAdder/myOutput_carry__0/O[2]
                         net (fo=2, routed)           1.147    12.423    slc/state_controller/data3[6]
    SLICE_X7Y76          LUT4 (Prop_lut4_I2_O)        0.302    12.725 r  slc/state_controller/myOutput_reg[6]_i_4/O
                         net (fo=1, routed)           0.990    13.715    slc/state_controller/myOutput_reg[6]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124    13.839 r  slc/state_controller/myOutput_reg[6]_i_1/O
                         net (fo=1, routed)           0.587    14.426    slc/bus_mux/D[6]
    SLICE_X6Y77          LDCE                                         r  slc/bus_mux/myOutput_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.400ns  (logic 3.604ns (38.336%)  route 5.797ns (61.664%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.603     4.971    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  slc/PC_register/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  slc/PC_register/Dout_reg[2]/Q
                         net (fo=11, routed)          1.634     7.061    slc/PC_register/Q[2]
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.185 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.942     8.127    slc/PC_register/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     8.251 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.221    11.471    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    14.371 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.371    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.270ns  (logic 2.817ns (30.390%)  route 6.453ns (69.610%))
  Logic Levels:           10  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.606     4.974    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.492 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=45, routed)          1.125     6.616    slc/state_controller/FSM_sequential_State_reg[4]_0[2]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.740 r  slc/state_controller/myOutput_carry__1_i_20/O
                         net (fo=3, routed)           0.478     7.218    slc/IR_register/SR1MUX
    SLICE_X4Y74          LUT3 (Prop_lut3_I1_O)        0.118     7.336 r  slc/IR_register/myOutput_carry__1_i_19/O
                         net (fo=32, routed)          0.785     8.121    slc/RegFile/registerTwo/SR1MUXOutput[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.326     8.447 r  slc/RegFile/registerTwo/i__carry__0_i_12/O
                         net (fo=4, routed)           0.950     9.397    slc/RegFile/registerSix/myOutput_carry__0_i_2
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.124     9.521 r  slc/RegFile/registerSix/myOutput_carry__0_i_10/O
                         net (fo=3, routed)           0.681    10.201    slc/PC_register/SR1[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.148    10.349 r  slc/PC_register/myOutput_carry__0_i_2/O
                         net (fo=1, routed)           0.341    10.690    slc/myAdder/Dout_reg[7][2]
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    11.292 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  slc/myAdder/myOutput_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.406    slc/myAdder/myOutput_carry__1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.719 r  slc/myAdder/myOutput_carry__2/O[3]
                         net (fo=2, routed)           0.820    12.539    slc/state_controller/data3[15]
    SLICE_X6Y78          LUT4 (Prop_lut4_I2_O)        0.306    12.845 r  slc/state_controller/myOutput_reg[15]_i_7/O
                         net (fo=1, routed)           0.733    13.578    slc/state_controller/myOutput_reg[15]_i_7_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124    13.702 r  slc/state_controller/myOutput_reg[15]_i_1/O
                         net (fo=1, routed)           0.541    14.243    slc/bus_mux/D[15]
    SLICE_X5Y81          LDCE                                         r  slc/bus_mux/myOutput_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.272ns  (logic 3.622ns (39.068%)  route 5.650ns (60.932%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.603     4.971    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  slc/PC_register/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  slc/PC_register/Dout_reg[2]/Q
                         net (fo=11, routed)          1.632     7.059    slc/PC_register/Q[2]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.183 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.969     8.151    slc/PC_register/hex_segB_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.049    11.324    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    14.243 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.243    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.391%)  route 0.191ns (50.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.578     1.615    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  slc/PC_register/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.756 r  slc/PC_register/Dout_reg[2]/Q
                         net (fo=11, routed)          0.079     1.835    slc/state_controller/Q[2]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  slc/state_controller/myOutput_reg[2]_i_1/O
                         net (fo=1, routed)           0.112     1.992    slc/bus_mux/D[2]
    SLICE_X6Y74          LDCE                                         r  slc/bus_mux/myOutput_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.186ns (36.393%)  route 0.325ns (63.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.581     1.618    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  slc/PC_register/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.759 r  slc/PC_register/Dout_reg[5]/Q
                         net (fo=11, routed)          0.215     1.975    slc/state_controller/Q[5]
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.045     2.020 r  slc/state_controller/myOutput_reg[5]_i_1/O
                         net (fo=1, routed)           0.110     2.129    slc/bus_mux/D[5]
    SLICE_X6Y75          LDCE                                         r  slc/bus_mux/myOutput_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.186ns (34.473%)  route 0.354ns (65.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.578     1.615    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  slc/PC_register/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.756 r  slc/PC_register/Dout_reg[0]/Q
                         net (fo=12, routed)          0.226     1.982    slc/state_controller/Q[0]
    SLICE_X7Y75          LUT6 (Prop_lut6_I4_O)        0.045     2.027 r  slc/state_controller/myOutput_reg[0]_i_1/O
                         net (fo=1, routed)           0.128     2.155    slc/bus_mux/D[0]
    SLICE_X6Y75          LDCE                                         r  slc/bus_mux/myOutput_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.909%)  route 0.363ns (66.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.581     1.618    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  slc/PC_register/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.759 r  slc/PC_register/Dout_reg[6]/Q
                         net (fo=11, routed)          0.173     1.933    slc/state_controller/Q[6]
    SLICE_X6Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.978 r  slc/state_controller/myOutput_reg[6]_i_1/O
                         net (fo=1, routed)           0.189     2.167    slc/bus_mux/D[6]
    SLICE_X6Y77          LDCE                                         r  slc/bus_mux/myOutput_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.209ns (37.991%)  route 0.341ns (62.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.581     1.618    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  slc/PC_register/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.782 r  slc/PC_register/Dout_reg[7]/Q
                         net (fo=11, routed)          0.221     2.004    slc/state_controller/Q[7]
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.049 r  slc/state_controller/myOutput_reg[7]_i_1/O
                         net (fo=1, routed)           0.120     2.169    slc/bus_mux/D[7]
    SLICE_X4Y78          LDCE                                         r  slc/bus_mux/myOutput_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.209ns (37.934%)  route 0.342ns (62.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.585     1.622    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc/PC_register/Dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.786 r  slc/PC_register/Dout_reg[14]/Q
                         net (fo=10, routed)          0.168     1.955    slc/state_controller/Q[14]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.000 r  slc/state_controller/myOutput_reg[14]_i_1/O
                         net (fo=1, routed)           0.174     2.173    slc/bus_mux/D[14]
    SLICE_X5Y81          LDCE                                         r  slc/bus_mux/myOutput_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.209ns (32.447%)  route 0.435ns (67.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.583     1.620    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.784 r  slc/PC_register/Dout_reg[10]/Q
                         net (fo=10, routed)          0.260     2.044    slc/state_controller/Q[10]
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.045     2.089 r  slc/state_controller/myOutput_reg[10]_i_1/O
                         net (fo=1, routed)           0.176     2.264    slc/bus_mux/D[10]
    SLICE_X5Y81          LDCE                                         r  slc/bus_mux/myOutput_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.209ns (31.897%)  route 0.446ns (68.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.582     1.619    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  slc/PC_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.783 r  slc/PC_register/Dout_reg[11]/Q
                         net (fo=10, routed)          0.330     2.114    slc/state_controller/Q[11]
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.045     2.159 r  slc/state_controller/myOutput_reg[11]_i_1/O
                         net (fo=1, routed)           0.116     2.275    slc/bus_mux/D[11]
    SLICE_X5Y79          LDCE                                         r  slc/bus_mux/myOutput_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.209ns (31.049%)  route 0.464ns (68.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.585     1.622    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc/PC_register/Dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.786 r  slc/PC_register/Dout_reg[13]/Q
                         net (fo=10, routed)          0.277     2.064    slc/state_controller/Q[13]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.109 r  slc/state_controller/myOutput_reg[13]_i_1/O
                         net (fo=1, routed)           0.187     2.295    slc/bus_mux/D[13]
    SLICE_X5Y81          LDCE                                         r  slc/bus_mux/myOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.209ns (30.184%)  route 0.483ns (69.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.583     1.620    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.784 r  slc/PC_register/Dout_reg[12]/Q
                         net (fo=10, routed)          0.303     2.087    slc/state_controller/Q[12]
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.045     2.132 r  slc/state_controller/myOutput_reg[12]_i_1/O
                         net (fo=1, routed)           0.180     2.313    slc/bus_mux/D[12]
    SLICE_X7Y80          LDCE                                         r  slc/bus_mux/myOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           479 Endpoints
Min Delay           479 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerOne/Dout_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.124ns  (logic 1.316ns (18.479%)  route 5.808ns (81.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.808     7.124    slc/RegFile/registerOne/Reset_IBUF
    SLICE_X2Y81          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.499     4.696    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerOne/Dout_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.124ns  (logic 1.316ns (18.479%)  route 5.808ns (81.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.808     7.124    slc/RegFile/registerOne/Reset_IBUF
    SLICE_X2Y81          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.499     4.696    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerSeven/Dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.124ns  (logic 1.316ns (18.479%)  route 5.808ns (81.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.808     7.124    slc/RegFile/registerSeven/Reset_IBUF
    SLICE_X3Y81          FDRE                                         r  slc/RegFile/registerSeven/Dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.499     4.696    slc/RegFile/registerSeven/Clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  slc/RegFile/registerSeven/Dout_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerFour/Dout_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.316ns (18.612%)  route 5.757ns (81.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.757     7.073    slc/RegFile/registerFour/Reset_IBUF
    SLICE_X3Y82          FDRE                                         r  slc/RegFile/registerFour/Dout_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501     4.698    slc/RegFile/registerFour/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  slc/RegFile/registerFour/Dout_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerFour/Dout_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.316ns (18.612%)  route 5.757ns (81.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.757     7.073    slc/RegFile/registerFour/Reset_IBUF
    SLICE_X3Y82          FDRE                                         r  slc/RegFile/registerFour/Dout_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501     4.698    slc/RegFile/registerFour/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  slc/RegFile/registerFour/Dout_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerFour/Dout_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.316ns (18.612%)  route 5.757ns (81.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.757     7.073    slc/RegFile/registerFour/Reset_IBUF
    SLICE_X3Y82          FDRE                                         r  slc/RegFile/registerFour/Dout_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501     4.698    slc/RegFile/registerFour/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  slc/RegFile/registerFour/Dout_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerOne/Dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.316ns (18.612%)  route 5.757ns (81.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.757     7.073    slc/RegFile/registerOne/Reset_IBUF
    SLICE_X2Y82          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501     4.698    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerOne/Dout_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.316ns (18.612%)  route 5.757ns (81.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.757     7.073    slc/RegFile/registerOne/Reset_IBUF
    SLICE_X2Y82          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501     4.698    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerOne/Dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.316ns (18.612%)  route 5.757ns (81.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.757     7.073    slc/RegFile/registerOne/Reset_IBUF
    SLICE_X2Y82          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.501     4.698    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerFive/Dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.814ns  (logic 1.316ns (19.320%)  route 5.498ns (80.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=289, routed)         5.498     6.814    slc/RegFile/registerFive/Reset_IBUF
    SLICE_X3Y80          FDRE                                         r  slc/RegFile/registerFive/Dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.498     4.695    slc/RegFile/registerFive/Clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc/RegFile/registerFive/Dout_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.225ns (64.100%)  route 0.126ns (35.900%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[13]/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  slc/bus_mux/myOutput_reg[13]/Q
                         net (fo=14, routed)          0.126     0.351    slc/RegFile/registerOne/Dout_reg[15]_0[13]
    SLICE_X2Y81          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.854     2.277    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc/RegFile/registerOne/Dout_reg[13]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            slc/PC_register/Dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.270ns (72.340%)  route 0.103ns (27.660%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[12]/G
    SLICE_X7Y80          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  slc/bus_mux/myOutput_reg[12]/Q
                         net (fo=14, routed)          0.103     0.328    slc/state_controller/Dout_reg[15]_0[12]
    SLICE_X6Y80          LUT6 (Prop_lut6_I3_O)        0.045     0.373 r  slc/state_controller/Dout[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.373    slc/PC_register/D[12]
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     2.274    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  slc/PC_register/Dout_reg[12]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            slc/PC_register/Dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.290ns (75.461%)  route 0.094ns (24.539%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[0]/G
    SLICE_X6Y75          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc/bus_mux/myOutput_reg[0]/Q
                         net (fo=15, routed)          0.094     0.339    slc/state_controller/Dout_reg[15]_0[0]
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.384 r  slc/state_controller/Dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    slc/PC_register/D[0]
    SLICE_X7Y75          FDRE                                         r  slc/PC_register/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.845     2.268    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  slc/PC_register/Dout_reg[0]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerFive/Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.225ns (57.407%)  route 0.167ns (42.593%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[15]/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  slc/bus_mux/myOutput_reg[15]/Q
                         net (fo=14, routed)          0.167     0.392    slc/RegFile/registerFive/Dout_reg[15]_0[15]
    SLICE_X4Y81          FDRE                                         r  slc/RegFile/registerFive/Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.853     2.275    slc/RegFile/registerFive/Clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc/RegFile/registerFive/Dout_reg[15]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            slc/PC_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.270ns (68.873%)  route 0.122ns (31.127%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[11]/G
    SLICE_X5Y79          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  slc/bus_mux/myOutput_reg[11]/Q
                         net (fo=15, routed)          0.122     0.347    slc/state_controller/Dout_reg[15]_0[11]
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.045     0.392 r  slc/state_controller/Dout[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.392    slc/PC_register/D[11]
    SLICE_X6Y79          FDRE                                         r  slc/PC_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.850     2.273    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  slc/PC_register/Dout_reg[11]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerFive/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.225ns (57.387%)  route 0.167ns (42.613%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[9]/G
    SLICE_X7Y80          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  slc/bus_mux/myOutput_reg[9]/Q
                         net (fo=15, routed)          0.167     0.392    slc/RegFile/registerFive/Dout_reg[15]_0[9]
    SLICE_X3Y80          FDRE                                         r  slc/RegFile/registerFive/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.853     2.276    slc/RegFile/registerFive/Clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc/RegFile/registerFive/Dout_reg[9]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerSix/Dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.225ns (56.444%)  route 0.174ns (43.556%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[10]/G
    SLICE_X5Y81          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  slc/bus_mux/myOutput_reg[10]/Q
                         net (fo=15, routed)          0.174     0.399    slc/RegFile/registerSix/Dout_reg[15]_2[10]
    SLICE_X2Y80          FDRE                                         r  slc/RegFile/registerSix/Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.853     2.276    slc/RegFile/registerSix/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  slc/RegFile/registerSix/Dout_reg[10]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerEight/Dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.245ns (60.193%)  route 0.162ns (39.807%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[0]/G
    SLICE_X6Y75          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc/bus_mux/myOutput_reg[0]/Q
                         net (fo=15, routed)          0.162     0.407    slc/RegFile/registerEight/Dout_reg[15]_0[0]
    SLICE_X5Y74          FDRE                                         r  slc/RegFile/registerEight/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.845     2.268    slc/RegFile/registerEight/Clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  slc/RegFile/registerEight/Dout_reg[0]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.032%)  route 0.163ns (39.968%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[5]/G
    SLICE_X6Y75          LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  slc/bus_mux/myOutput_reg[5]/Q
                         net (fo=15, routed)          0.163     0.408    slc/IR_register/Dout_reg[15]_2[5]
    SLICE_X4Y74          FDRE                                         r  slc/IR_register/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.845     2.268    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  slc/IR_register/Dout_reg[5]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerFour/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.225ns (54.313%)  route 0.189ns (45.687%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[7]/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  slc/bus_mux/myOutput_reg[7]/Q
                         net (fo=15, routed)          0.189     0.414    slc/RegFile/registerFour/Dout_reg[15]_0[7]
    SLICE_X1Y78          FDRE                                         r  slc/RegFile/registerFour/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.851     2.274    slc/RegFile/registerFour/Clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  slc/RegFile/registerFour/Dout_reg[7]/C





