Frontend:
  impl: SimpleO3
  memory_access_cycles_recorded_core_6: 1056
  memory_access_cycles_recorded_core_7: 1006
  cycles_recorded_core_7: 90003
  memory_access_cycles_recorded_core_5: 920
  cycles_recorded_core_6: 93363
  cycles_recorded_core_5: 80099
  cycles_recorded_core_0: 76947
  llc_write_misses: 0
  llc_eviction: 56
  memory_access_cycles_recorded_core_1: 1277
  llc_mshr_unavailable: 0
  memory_access_cycles_recorded_core_4: 952
  llc_write_access: 0
  llc_read_misses: 65016
  cycles_recorded_core_1: 83939
  cycles_recorded_core_4: 91779
  llc_read_access: 65016
  memory_access_cycles_recorded_core_2: 1109
  memory_access_cycles_recorded_core_0: 922
  cycles_recorded_core_2: 86643
  cycles_recorded_core_3: 88419
  num_expected_insts: 1000000
  memory_access_cycles_recorded_core_3: 909
  Translation:
    impl: RandomTranslation


MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 0
  memory_system_cycles: 5836
  total_num_read_requests: 72

  DRAM:
    impl: DDR5
    total_rfm_cycles_rank1: 0
    total_rfm_cycles_rank0: 0
  AddrMapper:
    impl: RoBaRaCoCh


  Controller:
    impl: Generic
    id: Channel 0
    avg_read_latency_0: 113.208336
    write_queue_len_avg_0: 0
    priority_queue_len_0: 0
    read_latency_0: 8151
    write_queue_len_0: 0
    read_queue_len_avg_0: 0.969156981
    read_queue_len_0: 5656
    queue_len_0: 5656
    read_row_conflicts_core_3: 0
    read_row_conflicts_core_0: 0
    read_row_hits_core_7: 0
    read_row_misses_core_1: 9
    read_row_conflicts_core_1: 0
    write_row_misses_0: 0
    row_hits_0: 0
    read_row_hits_core_4: 0
    read_row_conflicts_core_2: 0
    read_row_conflicts_core_7: 0
    read_row_conflicts_core_4: 0
    read_row_hits_core_5: 0
    row_conflicts_0: 0
    write_row_hits_0: 0
    read_row_hits_core_3: 0
    read_row_misses_core_3: 9
    read_row_hits_core_0: 0
    read_row_hits_0: 0
    read_row_hits_core_1: 0
    read_row_misses_0: 72
    queue_len_avg_0: 0.969156981
    write_row_conflicts_0: 0
    priority_queue_len_avg_0: 0
    read_row_conflicts_0: 0
    read_row_hits_core_2: 0
    read_row_misses_core_2: 9
    read_row_misses_core_4: 9
    num_other_reqs_0: 0
    read_row_misses_core_5: 9
    row_misses_0: 72
    read_row_conflicts_core_5: 0
    num_read_reqs_0: 72
    read_row_hits_core_6: 0
    read_row_misses_core_0: 9
    read_row_misses_core_6: 9
    read_row_conflicts_core_6: 0
    read_row_misses_core_7: 9
    num_write_reqs_0: 0
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank


    RowPolicy:
      impl: ClosedRowPolicy
      num_close_reqs: 0



