Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  3 16:31:58 2019
| Host         : NEW-81CKO7BCL2P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 243 register/latch pins with no clock driven by root clock pin: CLK_DIVIDER_ON_SET.CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1323 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.276        0.000                      0                  173        0.121        0.000                      0                  173        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.276        0.000                      0                  173        0.121        0.000                      0                  173        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.718     5.321    CLK_undiv_IBUF_BUFG
    SLICE_X85Y80         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDSE (Prop_fdse_C_Q)         0.456     5.777 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.190     5.967    RX_MSF1
    SLICE_X85Y80         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    E3                                                0.000     1.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     1.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411     2.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.599     6.022    CLK_undiv_IBUF_BUFG
    SLICE_X85Y80         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism              0.299     6.321    
                         clock uncertainty           -0.035     6.285    
    SLICE_X85Y80         FDSE (Setup_fdse_C_D)       -0.043     6.242    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                          6.242    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 2.399ns (44.093%)  route 3.042ns (55.907%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.723     5.326    CLK_undiv_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.419    sevenseg_counter_reg[0]
    SLICE_X87Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.999 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.999    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.113    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.227    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.540 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.361     8.902    Wrapper1/sel0[0]
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.306     9.208 r  Wrapper1/SevenSegCat[6]_i_11/O
                         net (fo=1, routed)           0.000     9.208    Wrapper1/SevenSegCat[6]_i_11_n_0
    SLICE_X87Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     9.425 r  Wrapper1/SevenSegCat_reg[6]_i_4/O
                         net (fo=7, routed)           1.043    10.468    Wrapper1/SevenSegCat_reg[6]_i_4_n_0
    SLICE_X89Y91         LUT4 (Prop_lut4_I0_O)        0.299    10.767 r  Wrapper1/SevenSegCat[0]_i_1/O
                         net (fo=1, routed)           0.000    10.767    Wrapper1_n_22
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.611    15.034    CLK_undiv_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)        0.031    15.304    SevenSegCat_reg[0]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.399ns (44.109%)  route 3.040ns (55.891%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.723     5.326    CLK_undiv_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.419    sevenseg_counter_reg[0]
    SLICE_X87Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.999 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.999    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.113    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.227    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.540 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.361     8.902    Wrapper1/sel0[0]
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.306     9.208 r  Wrapper1/SevenSegCat[6]_i_11/O
                         net (fo=1, routed)           0.000     9.208    Wrapper1/SevenSegCat[6]_i_11_n_0
    SLICE_X87Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     9.425 r  Wrapper1/SevenSegCat_reg[6]_i_4/O
                         net (fo=7, routed)           1.041    10.466    Wrapper1/SevenSegCat_reg[6]_i_4_n_0
    SLICE_X89Y91         LUT4 (Prop_lut4_I0_O)        0.299    10.765 r  Wrapper1/SevenSegCat[4]_i_1/O
                         net (fo=1, routed)           0.000    10.765    Wrapper1_n_18
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.611    15.034    CLK_undiv_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[4]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)        0.029    15.302    SevenSegCat_reg[4]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.427ns (44.379%)  route 3.042ns (55.621%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.723     5.326    CLK_undiv_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.419    sevenseg_counter_reg[0]
    SLICE_X87Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.999 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.999    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.113    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.227    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.540 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.361     8.902    Wrapper1/sel0[0]
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.306     9.208 r  Wrapper1/SevenSegCat[6]_i_11/O
                         net (fo=1, routed)           0.000     9.208    Wrapper1/SevenSegCat[6]_i_11_n_0
    SLICE_X87Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     9.425 r  Wrapper1/SevenSegCat_reg[6]_i_4/O
                         net (fo=7, routed)           1.043    10.468    Wrapper1/SevenSegCat_reg[6]_i_4_n_0
    SLICE_X89Y91         LUT4 (Prop_lut4_I1_O)        0.327    10.795 r  Wrapper1/SevenSegCat[5]_i_1/O
                         net (fo=1, routed)           0.000    10.795    Wrapper1_n_17
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.611    15.034    CLK_undiv_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[5]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)        0.075    15.348    SevenSegCat_reg[5]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 2.410ns (46.778%)  route 2.742ns (53.222%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.723     5.326    CLK_undiv_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.419    sevenseg_counter_reg[0]
    SLICE_X87Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.999 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.999    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.113    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.227    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.341    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.563 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=16, routed)          1.263     8.826    Wrapper1/sel0[1]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.299     9.125 r  Wrapper1/SevenSegCat[6]_i_13/O
                         net (fo=1, routed)           0.000     9.125    Wrapper1/SevenSegCat[6]_i_13_n_0
    SLICE_X88Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     9.339 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.842    10.181    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y91         LUT4 (Prop_lut4_I3_O)        0.297    10.478 r  Wrapper1/SevenSegCat[2]_i_1/O
                         net (fo=1, routed)           0.000    10.478    Wrapper1_n_20
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.611    15.034    CLK_undiv_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[2]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)        0.032    15.305    SevenSegCat_reg[2]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 2.410ns (46.823%)  route 2.737ns (53.177%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.723     5.326    CLK_undiv_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.419    sevenseg_counter_reg[0]
    SLICE_X87Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.999 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.999    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.113    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.227    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.341    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.563 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=16, routed)          1.263     8.826    Wrapper1/sel0[1]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.299     9.125 r  Wrapper1/SevenSegCat[6]_i_13/O
                         net (fo=1, routed)           0.000     9.125    Wrapper1/SevenSegCat[6]_i_13_n_0
    SLICE_X88Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     9.339 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.837    10.176    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y91         LUT4 (Prop_lut4_I3_O)        0.297    10.473 r  Wrapper1/SevenSegCat[1]_i_1/O
                         net (fo=1, routed)           0.000    10.473    Wrapper1_n_21
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.611    15.034    CLK_undiv_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[1]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)        0.031    15.304    SevenSegCat_reg[1]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.435ns (47.035%)  route 2.742ns (52.965%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.723     5.326    CLK_undiv_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.419    sevenseg_counter_reg[0]
    SLICE_X87Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.999 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.999    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.113    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.227    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.341    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.563 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=16, routed)          1.263     8.826    Wrapper1/sel0[1]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.299     9.125 r  Wrapper1/SevenSegCat[6]_i_13/O
                         net (fo=1, routed)           0.000     9.125    Wrapper1/SevenSegCat[6]_i_13_n_0
    SLICE_X88Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     9.339 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.842    10.181    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y91         LUT4 (Prop_lut4_I3_O)        0.322    10.503 r  Wrapper1/SevenSegCat[6]_i_1/O
                         net (fo=1, routed)           0.000    10.503    Wrapper1_n_16
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.611    15.034    CLK_undiv_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[6]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)        0.075    15.348    SevenSegCat_reg[6]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.440ns (47.131%)  route 2.737ns (52.869%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.723     5.326    CLK_undiv_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.419    sevenseg_counter_reg[0]
    SLICE_X87Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.999 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.999    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.113    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.227    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.341    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.563 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=16, routed)          1.263     8.826    Wrapper1/sel0[1]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.299     9.125 r  Wrapper1/SevenSegCat[6]_i_13/O
                         net (fo=1, routed)           0.000     9.125    Wrapper1/SevenSegCat[6]_i_13_n_0
    SLICE_X88Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     9.339 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.837    10.176    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y91         LUT4 (Prop_lut4_I3_O)        0.327    10.503 r  Wrapper1/SevenSegCat[3]_i_1/O
                         net (fo=1, routed)           0.000    10.503    Wrapper1_n_19
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.611    15.034    CLK_undiv_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  SevenSegCat_reg[3]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)        0.075    15.348    SevenSegCat_reg[3]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 UART1/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.058ns (27.145%)  route 2.840ns (72.855%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.717     5.320    UART1/CLK
    SLICE_X85Y79         FDPE                                         r  UART1/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.776 f  UART1/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.871     6.646    UART1/baud_counter[0]
    SLICE_X86Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  UART1/FSM_sequential_uart_tx_state[1]_i_3/O
                         net (fo=5, routed)           1.028     7.799    UART1/FSM_sequential_uart_tx_state[1]_i_3_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.152     7.951 r  UART1/uart_tx_data_block[6]_i_3/O
                         net (fo=4, routed)           0.468     8.419    UART1/uart_tx_count
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.326     8.745 r  UART1/uart_tx_data_block[6]_i_1/O
                         net (fo=7, routed)           0.473     9.217    UART1/uart_tx_data_block[6]_i_1_n_0
    SLICE_X88Y80         FDCE                                         r  UART1/uart_tx_data_block_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.601    15.024    UART1/CLK
    SLICE_X88Y80         FDCE                                         r  UART1/uart_tx_data_block_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X88Y80         FDCE (Setup_fdce_C_CE)      -0.169    15.078    UART1/uart_tx_data_block_reg[0]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 UART1/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.058ns (27.145%)  route 2.840ns (72.855%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.717     5.320    UART1/CLK
    SLICE_X85Y79         FDPE                                         r  UART1/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.776 f  UART1/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.871     6.646    UART1/baud_counter[0]
    SLICE_X86Y80         LUT6 (Prop_lut6_I2_O)        0.124     6.770 r  UART1/FSM_sequential_uart_tx_state[1]_i_3/O
                         net (fo=5, routed)           1.028     7.799    UART1/FSM_sequential_uart_tx_state[1]_i_3_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I3_O)        0.152     7.951 r  UART1/uart_tx_data_block[6]_i_3/O
                         net (fo=4, routed)           0.468     8.419    UART1/uart_tx_count
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.326     8.745 r  UART1/uart_tx_data_block[6]_i_1/O
                         net (fo=7, routed)           0.473     9.217    UART1/uart_tx_data_block[6]_i_1_n_0
    SLICE_X88Y80         FDCE                                         r  UART1/uart_tx_data_block_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.601    15.024    UART1/CLK
    SLICE_X88Y80         FDCE                                         r  UART1/uart_tx_data_block_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X88Y80         FDCE (Setup_fdce_C_CE)      -0.169    15.078    UART1/uart_tx_data_block_reg[1]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    CLK_undiv_IBUF_BUFG
    SLICE_X85Y80         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.056     1.714    RX_MSF1
    SLICE_X85Y80         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.868     2.033    CLK_undiv_IBUF_BUFG
    SLICE_X85Y80         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism             -0.515     1.517    
    SLICE_X85Y80         FDSE (Hold_fdse_C_D)         0.076     1.593    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart_data_out_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_rx_data_out_stb_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    CLK_undiv_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  uart_data_out_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  uart_data_out_ack_reg/Q
                         net (fo=1, routed)           0.053     1.711    UART1/uart_data_out_ack
    SLICE_X83Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  UART1/uart_rx_data_out_stb_i_1/O
                         net (fo=1, routed)           0.000     1.756    UART1/uart_rx_data_out_stb_i_1_n_0
    SLICE_X83Y80         FDCE                                         r  UART1/uart_rx_data_out_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.868     2.033    UART1/CLK
    SLICE_X83Y80         FDCE                                         r  UART1/uart_rx_data_out_stb_reg/C
                         clock pessimism             -0.502     1.530    
    SLICE_X83Y80         FDCE (Hold_fdce_C_D)         0.092     1.622    UART1/uart_rx_data_out_stb_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    CLK_undiv_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  uart_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_data_in_reg[2]/Q
                         net (fo=1, routed)           0.108     1.769    UART1/Q[2]
    SLICE_X88Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  UART1/uart_tx_data_block[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    UART1/uart_tx_data_block[2]
    SLICE_X88Y80         FDCE                                         r  UART1/uart_tx_data_block_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.869     2.034    UART1/CLK
    SLICE_X88Y80         FDCE                                         r  UART1/uart_tx_data_block_reg[2]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y80         FDCE (Hold_fdce_C_D)         0.121     1.653    UART1/uart_tx_data_block_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UART1/FSM_sequential_uart_tx_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.266%)  route 0.113ns (37.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    UART1/CLK
    SLICE_X89Y79         FDCE                                         r  UART1/FSM_sequential_uart_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  UART1/FSM_sequential_uart_tx_state_reg[2]/Q
                         net (fo=17, routed)          0.113     1.771    UART1/uart_tx_state[2]
    SLICE_X88Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  UART1/uart_tx_data_block[6]_i_2/O
                         net (fo=1, routed)           0.000     1.816    UART1/uart_tx_data_block[6]
    SLICE_X88Y79         FDCE                                         r  UART1/uart_tx_data_block_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.868     2.033    UART1/CLK
    SLICE_X88Y79         FDCE                                         r  UART1/uart_tx_data_block_reg[6]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X88Y79         FDCE (Hold_fdce_C_D)         0.121     1.651    UART1/uart_tx_data_block_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART1/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_rx_sync_clock_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.475%)  route 0.156ns (52.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    UART1/CLK
    SLICE_X85Y79         FDPE                                         r  UART1/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  UART1/baud_counter_reg[0]/Q
                         net (fo=7, routed)           0.156     1.813    UART1/baud_counter[0]
    SLICE_X87Y80         FDCE                                         r  UART1/uart_rx_sync_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.869     2.034    UART1/CLK
    SLICE_X87Y80         FDCE                                         r  UART1/uart_rx_sync_clock_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X87Y80         FDCE (Hold_fdce_C_D)         0.070     1.624    UART1/uart_rx_sync_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_out_stb_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_out_stb_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.407%)  route 0.133ns (48.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    UART1/CLK
    SLICE_X83Y80         FDCE                                         r  UART1/uart_rx_data_out_stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  UART1/uart_rx_data_out_stb_reg/Q
                         net (fo=5, routed)           0.133     1.792    uart_data_out_stb
    SLICE_X85Y80         FDRE                                         r  uart_data_out_stb_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.868     2.033    CLK_undiv_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  uart_data_out_stb_prev_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.070     1.601    uart_data_out_stb_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    CLK_undiv_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  uart_data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  uart_data_in_reg[5]/Q
                         net (fo=1, routed)           0.114     1.798    UART1/Q[5]
    SLICE_X88Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  UART1/uart_tx_data_block[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    UART1/uart_tx_data_block[5]
    SLICE_X88Y79         FDCE                                         r  UART1/uart_tx_data_block_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.868     2.033    UART1/CLK
    SLICE_X88Y79         FDCE                                         r  UART1/uart_tx_data_block_reg[5]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X88Y79         FDCE (Hold_fdce_C_D)         0.121     1.652    UART1/uart_tx_data_block_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.599     1.518    UART1/CLK
    SLICE_X84Y81         FDCE                                         r  UART1/uart_rx_data_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  UART1/uart_rx_data_block_reg[0]/Q
                         net (fo=1, routed)           0.116     1.799    uart_rx_data_block[0]
    SLICE_X85Y83         FDRE                                         r  CONSOLE_IN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.871     2.036    CLK_undiv_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  CONSOLE_IN_reg[0]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X85Y83         FDRE (Hold_fdre_C_D)         0.070     1.604    CONSOLE_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_out_stb_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.902%)  route 0.119ns (39.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    UART1/CLK
    SLICE_X83Y80         FDCE                                         r  UART1/uart_rx_data_out_stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  UART1/uart_rx_data_out_stb_reg/Q
                         net (fo=5, routed)           0.119     1.778    Wrapper1/uart_data_out_stb
    SLICE_X85Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.823 r  Wrapper1/recv_state_i_1/O
                         net (fo=1, routed)           0.000     1.823    Wrapper1_n_26
    SLICE_X85Y80         FDRE                                         r  recv_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.868     2.033    CLK_undiv_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  recv_state_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.092     1.623    recv_state_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART1/FSM_sequential_uart_tx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_rx_ReadData_ack_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.018%)  route 0.143ns (42.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    UART1/CLK
    SLICE_X86Y79         FDCE                                         r  UART1/FSM_sequential_uart_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  UART1/FSM_sequential_uart_tx_state_reg[0]/Q
                         net (fo=11, routed)          0.143     1.802    UART1/uart_tx_state[0]
    SLICE_X87Y79         LUT4 (Prop_lut4_I1_O)        0.049     1.851 r  UART1/uart_rx_ReadData_ack_i_1/O
                         net (fo=1, routed)           0.000     1.851    UART1/uart_rx_ReadData_ack
    SLICE_X87Y79         FDCE                                         r  UART1/uart_rx_ReadData_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.868     2.033    UART1/CLK
    SLICE_X87Y79         FDCE                                         r  UART1/uart_rx_ReadData_ack_reg/C
                         clock pessimism             -0.502     1.530    
    SLICE_X87Y79         FDCE (Hold_fdce_C_D)         0.104     1.634    UART1/uart_rx_ReadData_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_undiv }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_undiv_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y108   CLK_DIVIDER_ON_SET.CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y102   CLK_DIVIDER_ON_SET.clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y102   CLK_DIVIDER_ON_SET.clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y103   CLK_DIVIDER_ON_SET.clk_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y103   CLK_DIVIDER_ON_SET.clk_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y103   CLK_DIVIDER_ON_SET.clk_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y103   CLK_DIVIDER_ON_SET.clk_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y104   CLK_DIVIDER_ON_SET.clk_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y104   CLK_DIVIDER_ON_SET.clk_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    sevenseg_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    sevenseg_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    sevenseg_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    SevenSegAn_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    SevenSegAn_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    SevenSegAn_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    SevenSegAn_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    SevenSegAn_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    SevenSegAn_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    sevenseg_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    CONSOLE_IN_ack_prev_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X85Y79    UART1/baud_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X85Y79    UART1/baud_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y80    RX_MSF1_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y80    RX_MSF2_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    UART1/uart_rx_bit_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    UART1/uart_rx_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    UART1/uart_rx_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y80    recv_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    UART1/uart_rx_count_reg[2]/C



