// Seed: 1780327846
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  wire  id_3,
    output uwire id_4,
    output uwire id_5
);
  assign id_5 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input wor id_7
    , id_43,
    output tri0 id_8,
    output tri0 id_9,
    input tri id_10,
    output supply0 id_11,
    output wor id_12,
    input wor id_13,
    output supply1 id_14,
    input tri1 id_15,
    input uwire id_16,
    input wor id_17,
    output wire id_18,
    output supply0 id_19,
    output tri0 id_20,
    input wire id_21,
    input tri id_22,
    output wire id_23,
    input tri id_24,
    input tri0 id_25,
    input tri id_26,
    output wor id_27,
    input tri1 id_28,
    output tri0 id_29,
    input tri id_30,
    input wand id_31,
    input tri id_32,
    output tri0 id_33,
    output tri id_34,
    output wor id_35,
    input wand id_36,
    inout supply1 id_37,
    input supply1 id_38,
    input wire id_39,
    output wor id_40,
    output wor id_41
);
  wire id_44;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_23,
      id_7,
      id_34,
      id_23
  );
  assign modCall_1.type_2 = 0;
endmodule
