{
  "module_name": "rtsx_card.h",
  "hash_id": "0375e327bfee8b97f4b083b5c5c666968b63e155bd5ccbd78218fe1c8ddd053e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rts5208/rtsx_card.h",
  "human_readable_source": " \n \n\n#ifndef __REALTEK_RTSX_CARD_H\n#define __REALTEK_RTSX_CARD_H\n\n#include \"rtsx.h\"\n#include \"rtsx_chip.h\"\n#include \"rtsx_transport.h\"\n#include \"sd.h\"\n\n#define SSC_POWER_DOWN\t\t0x01\n#define SD_OC_POWER_DOWN\t0x02\n#define MS_OC_POWER_DOWN\t0x04\n#define ALL_POWER_DOWN\t\t0x07\n#define OC_POWER_DOWN\t\t0x06\n\n#define PMOS_STRG_MASK\t\t0x10\n#define PMOS_STRG_800mA\t\t0x10\n#define PMOS_STRG_400mA\t\t0x00\n\n#define POWER_OFF\t\t0x03\n#define PARTIAL_POWER_ON\t0x01\n#define POWER_ON\t\t0x00\n\n#define MS_POWER_OFF\t\t0x0C\n#define MS_PARTIAL_POWER_ON\t0x04\n#define MS_POWER_ON\t\t0x00\n#define MS_POWER_MASK\t\t0x0C\n\n#define SD_POWER_OFF\t\t0x03\n#define SD_PARTIAL_POWER_ON\t0x01\n#define SD_POWER_ON\t\t0x00\n#define SD_POWER_MASK\t\t0x03\n\n#define XD_OUTPUT_EN\t\t0x02\n#define SD_OUTPUT_EN\t\t0x04\n#define MS_OUTPUT_EN\t\t0x08\n#define SPI_OUTPUT_EN\t\t0x10\n\n#define CLK_LOW_FREQ\t\t0x01\n\n#define CLK_DIV_1\t\t0x01\n#define CLK_DIV_2\t\t0x02\n#define CLK_DIV_4\t\t0x03\n#define CLK_DIV_8\t\t0x04\n\n#define SSC_80\t\t\t0\n#define SSC_100\t\t\t1\n#define SSC_120\t\t\t2\n#define SSC_150\t\t\t3\n#define SSC_200\t\t\t4\n\n#define XD_CLK_EN\t\t0x02\n#define SD_CLK_EN\t\t0x04\n#define MS_CLK_EN\t\t0x08\n#define SPI_CLK_EN\t\t0x10\n\n#define XD_MOD_SEL\t\t1\n#define SD_MOD_SEL\t\t2\n#define MS_MOD_SEL\t\t3\n#define SPI_MOD_SEL\t\t4\n\n#define CHANGE_CLK\t\t0x01\n\n#define\tSD_CRC7_ERR\t\t\t0x80\n#define\tSD_CRC16_ERR\t\t\t0x40\n#define\tSD_CRC_WRITE_ERR\t\t0x20\n#define\tSD_CRC_WRITE_ERR_MASK\t\t0x1C\n#define\tGET_CRC_TIME_OUT\t\t0x02\n#define\tSD_TUNING_COMPARE_ERR\t\t0x01\n\n#define\tSD_RSP_80CLK_TIMEOUT\t\t0x01\n\n#define\tSD_CLK_TOGGLE_EN\t\t0x80\n#define\tSD_CLK_FORCE_STOP\t\t0x40\n#define\tSD_DAT3_STATUS\t\t\t0x10\n#define\tSD_DAT2_STATUS\t\t\t0x08\n#define\tSD_DAT1_STATUS\t\t\t0x04\n#define\tSD_DAT0_STATUS\t\t\t0x02\n#define\tSD_CMD_STATUS\t\t\t0x01\n\n#define\tSD_IO_USING_1V8\t\t\t0x80\n#define\tSD_IO_USING_3V3\t\t\t0x7F\n#define\tTYPE_A_DRIVING\t\t\t0x00\n#define\tTYPE_B_DRIVING\t\t\t0x01\n#define\tTYPE_C_DRIVING\t\t\t0x02\n#define\tTYPE_D_DRIVING\t\t\t0x03\n\n#define\tDDR_FIX_RX_DAT\t\t\t0x00\n#define\tDDR_VAR_RX_DAT\t\t\t0x80\n#define\tDDR_FIX_RX_DAT_EDGE\t\t0x00\n#define\tDDR_FIX_RX_DAT_14_DELAY\t\t0x40\n#define\tDDR_FIX_RX_CMD\t\t\t0x00\n#define\tDDR_VAR_RX_CMD\t\t\t0x20\n#define\tDDR_FIX_RX_CMD_POS_EDGE\t\t0x00\n#define\tDDR_FIX_RX_CMD_14_DELAY\t\t0x10\n#define\tSD20_RX_POS_EDGE\t\t0x00\n#define\tSD20_RX_14_DELAY\t\t0x08\n#define SD20_RX_SEL_MASK\t\t0x08\n\n#define\tDDR_FIX_TX_CMD_DAT\t\t0x00\n#define\tDDR_VAR_TX_CMD_DAT\t\t0x80\n#define\tDDR_FIX_TX_DAT_14_TSU\t\t0x00\n#define\tDDR_FIX_TX_DAT_12_TSU\t\t0x40\n#define\tDDR_FIX_TX_CMD_NEG_EDGE\t\t0x00\n#define\tDDR_FIX_TX_CMD_14_AHEAD\t\t0x20\n#define\tSD20_TX_NEG_EDGE\t\t0x00\n#define\tSD20_TX_14_AHEAD\t\t0x10\n#define SD20_TX_SEL_MASK\t\t0x10\n#define\tDDR_VAR_SDCLK_POL_SWAP\t\t0x01\n\n#define\tSD_TRANSFER_START\t\t0x80\n#define\tSD_TRANSFER_END\t\t\t0x40\n#define SD_STAT_IDLE\t\t\t0x20\n#define\tSD_TRANSFER_ERR\t\t\t0x10\n#define\tSD_TM_NORMAL_WRITE\t\t0x00\n#define\tSD_TM_AUTO_WRITE_3\t\t0x01\n#define\tSD_TM_AUTO_WRITE_4\t\t0x02\n#define\tSD_TM_AUTO_READ_3\t\t0x05\n#define\tSD_TM_AUTO_READ_4\t\t0x06\n#define\tSD_TM_CMD_RSP\t\t\t0x08\n#define\tSD_TM_AUTO_WRITE_1\t\t0x09\n#define\tSD_TM_AUTO_WRITE_2\t\t0x0A\n#define\tSD_TM_NORMAL_READ\t\t0x0C\n#define\tSD_TM_AUTO_READ_1\t\t0x0D\n#define\tSD_TM_AUTO_READ_2\t\t0x0E\n#define\tSD_TM_AUTO_TUNING\t\t0x0F\n\n#define PHASE_CHANGE\t\t\t0x80\n#define PHASE_NOT_RESET\t\t\t0x40\n\n#define DCMPS_CHANGE\t\t\t0x80\n#define DCMPS_CHANGE_DONE\t\t0x40\n#define DCMPS_ERROR\t\t\t0x20\n#define DCMPS_CURRENT_PHASE\t\t0x1F\n\n#define SD_CLK_DIVIDE_0\t\t\t0x00\n#define\tSD_CLK_DIVIDE_256\t\t0xC0\n#define\tSD_CLK_DIVIDE_128\t\t0x80\n#define\tSD_BUS_WIDTH_1\t\t\t0x00\n#define\tSD_BUS_WIDTH_4\t\t\t0x01\n#define\tSD_BUS_WIDTH_8\t\t\t0x02\n#define\tSD_ASYNC_FIFO_NOT_RST\t\t0x10\n#define\tSD_20_MODE\t\t\t0x00\n#define\tSD_DDR_MODE\t\t\t0x04\n#define\tSD_30_MODE\t\t\t0x08\n\n#define SD_CLK_DIVIDE_MASK\t\t0xC0\n\n#define SD_CMD_IDLE\t\t\t0x80\n\n#define SD_DATA_IDLE\t\t\t0x80\n\n#define DCM_RESET\t\t\t0x08\n#define DCM_LOCKED\t\t\t0x04\n#define DCM_208M\t\t\t0x00\n#define DCM_TX\t\t\t\t0x01\n#define DCM_RX\t\t\t\t0x02\n\n#define DRP_START\t\t\t0x80\n#define DRP_DONE\t\t\t0x40\n\n#define DRP_WRITE\t\t\t0x80\n#define DRP_READ\t\t\t0x00\n#define DCM_WRITE_ADDRESS_50\t\t0x50\n#define DCM_WRITE_ADDRESS_51\t\t0x51\n#define DCM_READ_ADDRESS_00\t\t0x00\n#define DCM_READ_ADDRESS_51\t\t0x51\n\n#define\tSD_CALCULATE_CRC7\t\t0x00\n#define\tSD_NO_CALCULATE_CRC7\t\t0x80\n#define\tSD_CHECK_CRC16\t\t\t0x00\n#define\tSD_NO_CHECK_CRC16\t\t0x40\n#define SD_NO_CHECK_WAIT_CRC_TO\t\t0x20\n#define\tSD_WAIT_BUSY_END\t\t0x08\n#define\tSD_NO_WAIT_BUSY_END\t\t0x00\n#define\tSD_CHECK_CRC7\t\t\t0x00\n#define\tSD_NO_CHECK_CRC7\t\t0x04\n#define\tSD_RSP_LEN_0\t\t\t0x00\n#define\tSD_RSP_LEN_6\t\t\t0x01\n#define\tSD_RSP_LEN_17\t\t\t0x02\n#define\tSD_RSP_TYPE_R0\t\t\t0x04\n#define\tSD_RSP_TYPE_R1\t\t\t0x01\n#define\tSD_RSP_TYPE_R1b\t\t\t0x09\n#define\tSD_RSP_TYPE_R2\t\t\t0x02\n#define\tSD_RSP_TYPE_R3\t\t\t0x05\n#define\tSD_RSP_TYPE_R4\t\t\t0x05\n#define\tSD_RSP_TYPE_R5\t\t\t0x01\n#define\tSD_RSP_TYPE_R6\t\t\t0x01\n#define\tSD_RSP_TYPE_R7\t\t\t0x01\n\n#define\tSD_RSP_80CLK_TIMEOUT_EN\t\t0x01\n\n#define\tSAMPLE_TIME_RISING\t\t0x00\n#define\tSAMPLE_TIME_FALLING\t\t0x80\n#define\tPUSH_TIME_DEFAULT\t\t0x00\n#define\tPUSH_TIME_ODD\t\t\t0x40\n#define\tNO_EXTEND_TOGGLE\t\t0x00\n#define\tEXTEND_TOGGLE_CHK\t\t0x20\n#define\tMS_BUS_WIDTH_1\t\t\t0x00\n#define\tMS_BUS_WIDTH_4\t\t\t0x10\n#define\tMS_BUS_WIDTH_8\t\t\t0x18\n#define\tMS_2K_SECTOR_MODE\t\t0x04\n#define\tMS_512_SECTOR_MODE\t\t0x00\n#define\tMS_TOGGLE_TIMEOUT_EN\t\t0x00\n#define\tMS_TOGGLE_TIMEOUT_DISEN\t\t0x01\n#define MS_NO_CHECK_INT\t\t\t0x02\n\n#define\tWAIT_INT\t\t\t0x80\n#define\tNO_WAIT_INT\t\t\t0x00\n#define\tNO_AUTO_READ_INT_REG\t\t0x00\n#define\tAUTO_READ_INT_REG\t\t0x40\n#define\tMS_CRC16_ERR\t\t\t0x20\n#define\tMS_RDY_TIMEOUT\t\t\t0x10\n#define\tMS_INT_CMDNK\t\t\t0x08\n#define\tMS_INT_BREQ\t\t\t0x04\n#define\tMS_INT_ERR\t\t\t0x02\n#define\tMS_INT_CED\t\t\t0x01\n\n#define\tMS_TRANSFER_START\t\t0x80\n#define\tMS_TRANSFER_END\t\t\t0x40\n#define\tMS_TRANSFER_ERR\t\t\t0x20\n#define\tMS_BS_STATE\t\t\t0x10\n#define\tMS_TM_READ_BYTES\t\t0x00\n#define\tMS_TM_NORMAL_READ\t\t0x01\n#define\tMS_TM_WRITE_BYTES\t\t0x04\n#define\tMS_TM_NORMAL_WRITE\t\t0x05\n#define\tMS_TM_AUTO_READ\t\t\t0x08\n#define\tMS_TM_AUTO_WRITE\t\t0x0C\n\n#define CARD_SHARE_MASK\t\t\t0x0F\n#define CARD_SHARE_MULTI_LUN\t\t0x00\n#define\tCARD_SHARE_NORMAL\t\t0x00\n#define\tCARD_SHARE_48_XD\t\t0x02\n#define\tCARD_SHARE_48_SD\t\t0x04\n#define\tCARD_SHARE_48_MS\t\t0x08\n#define CARD_SHARE_BAROSSA_XD\t\t0x00\n#define CARD_SHARE_BAROSSA_SD\t\t0x01\n#define CARD_SHARE_BAROSSA_MS\t\t0x02\n\n#define\tMS_DRIVE_8\t\t\t0x00\n#define\tMS_DRIVE_4\t\t\t0x40\n#define\tMS_DRIVE_12\t\t\t0x80\n#define\tSD_DRIVE_8\t\t\t0x00\n#define\tSD_DRIVE_4\t\t\t0x10\n#define\tSD_DRIVE_12\t\t\t0x20\n#define\tXD_DRIVE_8\t\t\t0x00\n#define\tXD_DRIVE_4\t\t\t0x04\n#define\tXD_DRIVE_12\t\t\t0x08\n\n#define SPI_STOP\t\t0x01\n#define XD_STOP\t\t\t0x02\n#define SD_STOP\t\t\t0x04\n#define MS_STOP\t\t\t0x08\n#define SPI_CLR_ERR\t\t0x10\n#define XD_CLR_ERR\t\t0x20\n#define SD_CLR_ERR\t\t0x40\n#define MS_CLR_ERR\t\t0x80\n\n#define CRC_FIX_CLK\t\t(0x00 << 0)\n#define CRC_VAR_CLK0\t\t(0x01 << 0)\n#define CRC_VAR_CLK1\t\t(0x02 << 0)\n#define SD30_FIX_CLK\t\t(0x00 << 2)\n#define SD30_VAR_CLK0\t\t(0x01 << 2)\n#define SD30_VAR_CLK1\t\t(0x02 << 2)\n#define SAMPLE_FIX_CLK\t\t(0x00 << 4)\n#define SAMPLE_VAR_CLK0\t\t(0x01 << 4)\n#define SAMPLE_VAR_CLK1\t\t(0x02 << 4)\n\n#define SDIO_VER_20\t\t0x80\n#define SDIO_VER_10\t\t0x00\n#define SDIO_VER_CHG\t\t0x40\n#define SDIO_BUS_AUTO_SWITCH\t0x10\n\n#define PINGPONG_BUFFER\t\t0x01\n#define RING_BUFFER\t\t0x00\n\n#define RB_FLUSH\t\t0x80\n\n#define DMA_DONE_INT_EN\t\t\t0x80\n#define SUSPEND_INT_EN\t\t\t0x40\n#define LINK_RDY_INT_EN\t\t\t0x20\n#define LINK_DOWN_INT_EN\t\t0x10\n\n#define DMA_DONE_INT\t\t\t0x80\n#define SUSPEND_INT\t\t\t0x40\n#define LINK_RDY_INT\t\t\t0x20\n#define LINK_DOWN_INT\t\t\t0x10\n\n#define MRD_ERR_INT_EN\t\t\t0x40\n#define MWR_ERR_INT_EN\t\t\t0x20\n#define SCSI_CMD_INT_EN\t\t\t0x10\n#define TLP_RCV_INT_EN\t\t\t0x08\n#define TLP_TRSMT_INT_EN\t\t0x04\n#define MRD_COMPLETE_INT_EN\t\t0x02\n#define MWR_COMPLETE_INT_EN\t\t0x01\n\n#define MRD_ERR_INT\t\t\t0x40\n#define MWR_ERR_INT\t\t\t0x20\n#define SCSI_CMD_INT\t\t\t0x10\n#define TLP_RX_INT\t\t\t0x08\n#define TLP_TX_INT\t\t\t0x04\n#define MRD_COMPLETE_INT\t\t0x02\n#define MWR_COMPLETE_INT\t\t0x01\n\n#define MSG_RX_INT_EN\t\t\t0x08\n#define MRD_RX_INT_EN\t\t\t0x04\n#define MWR_RX_INT_EN\t\t\t0x02\n#define CPLD_RX_INT_EN\t\t\t0x01\n\n#define MSG_RX_INT\t\t\t0x08\n#define MRD_RX_INT\t\t\t0x04\n#define MWR_RX_INT\t\t\t0x02\n#define CPLD_RX_INT\t\t\t0x01\n\n#define MSG_TX_INT_EN\t\t\t0x08\n#define MRD_TX_INT_EN\t\t\t0x04\n#define MWR_TX_INT_EN\t\t\t0x02\n#define CPLD_TX_INT_EN\t\t\t0x01\n\n#define MSG_TX_INT\t\t\t0x08\n#define MRD_TX_INT\t\t\t0x04\n#define MWR_TX_INT\t\t\t0x02\n#define CPLD_TX_INT\t\t\t0x01\n\n#define DMA_RST\t\t\t\t0x80\n#define DMA_BUSY\t\t\t0x04\n#define DMA_DIR_TO_CARD\t\t\t0x00\n#define DMA_DIR_FROM_CARD\t\t0x02\n#define DMA_EN\t\t\t\t0x01\n#define DMA_128\t\t\t\t(0 << 4)\n#define DMA_256\t\t\t\t(1 << 4)\n#define DMA_512\t\t\t\t(2 << 4)\n#define DMA_1024\t\t\t(3 << 4)\n#define DMA_PACK_SIZE_MASK\t\t0x30\n\n#define\tXD_PWR_OFF_DELAY0\t\t0x00\n#define\tXD_PWR_OFF_DELAY1\t\t0x02\n#define\tXD_PWR_OFF_DELAY2\t\t0x04\n#define\tXD_PWR_OFF_DELAY3\t\t0x06\n#define\tXD_AUTO_PWR_OFF_EN\t\t0xF7\n#define\tXD_NO_AUTO_PWR_OFF\t\t0x08\n\n#define\tXD_TIME_RWN_1\t\t\t0x00\n#define\tXD_TIME_RWN_STEP\t\t0x20\n#define\tXD_TIME_RW_1\t\t\t0x00\n#define\tXD_TIME_RW_STEP\t\t\t0x04\n#define\tXD_TIME_SETUP_1\t\t\t0x00\n#define\tXD_TIME_SETUP_STEP\t\t0x01\n\n#define\tXD_ECC2_UNCORRECTABLE\t\t0x80\n#define\tXD_ECC2_ERROR\t\t\t0x40\n#define\tXD_ECC1_UNCORRECTABLE\t\t0x20\n#define\tXD_ECC1_ERROR\t\t\t0x10\n#define\tXD_RDY\t\t\t\t0x04\n#define\tXD_CE_EN\t\t\t0xFD\n#define\tXD_CE_DISEN\t\t\t0x02\n#define\tXD_WP_EN\t\t\t0xFE\n#define\tXD_WP_DISEN\t\t\t0x01\n\n#define\tXD_TRANSFER_START\t\t0x80\n#define\tXD_TRANSFER_END\t\t\t0x40\n#define\tXD_PPB_EMPTY\t\t\t0x20\n#define\tXD_RESET\t\t\t0x00\n#define\tXD_ERASE\t\t\t0x01\n#define\tXD_READ_STATUS\t\t\t0x02\n#define\tXD_READ_ID\t\t\t0x03\n#define\tXD_READ_REDUNDANT\t\t0x04\n#define\tXD_READ_PAGES\t\t\t0x05\n#define\tXD_SET_CMD\t\t\t0x06\n#define\tXD_NORMAL_READ\t\t\t0x07\n#define\tXD_WRITE_PAGES\t\t\t0x08\n#define\tXD_NORMAL_WRITE\t\t\t0x09\n#define\tXD_WRITE_REDUNDANT\t\t0x0A\n#define\tXD_SET_ADDR\t\t\t0x0B\n\n#define\tXD_PPB_TO_SIE\t\t\t0x80\n#define\tXD_TO_PPB_ONLY\t\t\t0x00\n#define\tXD_BA_TRANSFORM\t\t\t0x40\n#define\tXD_BA_NO_TRANSFORM\t\t0x00\n#define\tXD_NO_CALC_ECC\t\t\t0x20\n#define\tXD_CALC_ECC\t\t\t0x00\n#define\tXD_IGNORE_ECC\t\t\t0x10\n#define\tXD_CHECK_ECC\t\t\t0x00\n#define\tXD_DIRECT_TO_RB\t\t\t0x08\n#define\tXD_ADDR_LENGTH_0\t\t0x00\n#define\tXD_ADDR_LENGTH_1\t\t0x01\n#define\tXD_ADDR_LENGTH_2\t\t0x02\n#define\tXD_ADDR_LENGTH_3\t\t0x03\n#define\tXD_ADDR_LENGTH_4\t\t0x04\n\n#define\tXD_GPG\t\t\t\t0xFF\n#define\tXD_BPG\t\t\t\t0x00\n\n#define\tXD_GBLK\t\t\t\t0xFF\n#define\tXD_LATER_BBLK\t\t\t0xF0\n\n#define\tXD_ECC2_ALL1\t\t\t0x80\n#define\tXD_ECC1_ALL1\t\t\t0x40\n#define\tXD_BA2_ALL0\t\t\t0x20\n#define\tXD_BA1_ALL0\t\t\t0x10\n#define\tXD_BA1_BA2_EQL\t\t\t0x04\n#define\tXD_BA2_VALID\t\t\t0x02\n#define\tXD_BA1_VALID\t\t\t0x01\n\n#define\tXD_PGSTS_ZEROBIT_OVER4\t\t0x00\n#define\tXD_PGSTS_NOT_FF\t\t\t0x02\n#define\tXD_AUTO_CHK_DATA_STATUS\t\t0x01\n\n#define\tRSTB_MODE_DETECT\t\t0x80\n#define\tMODE_OUT_VLD\t\t\t0x40\n#define\tMODE_OUT_0_NONE\t\t\t0x00\n#define\tMODE_OUT_10_NONE\t\t0x04\n#define\tMODE_OUT_10_47\t\t\t0x05\n#define\tMODE_OUT_10_180\t\t\t0x06\n#define\tMODE_OUT_10_680\t\t\t0x07\n#define\tMODE_OUT_16_NONE\t\t0x08\n#define\tMODE_OUT_16_47\t\t\t0x09\n#define\tMODE_OUT_16_180\t\t\t0x0A\n#define\tMODE_OUT_16_680\t\t\t0x0B\n#define\tMODE_OUT_NONE_NONE\t\t0x0C\n#define\tMODE_OUT_NONE_47\t\t0x0D\n#define\tMODE_OUT_NONE_180\t\t0x0E\n#define\tMODE_OUT_NONE_680\t\t0x0F\n\n#define\tCARD_OC_INT_EN\t\t\t0x20\n#define\tCARD_DETECT_EN\t\t\t0x08\n\n#define MS_DETECT_EN\t\t\t0x80\n#define MS_OCP_INT_EN\t\t\t0x40\n#define MS_OCP_INT_CLR\t\t\t0x20\n#define MS_OC_CLR\t\t\t0x10\n#define SD_DETECT_EN\t\t\t0x08\n#define SD_OCP_INT_EN\t\t\t0x04\n#define SD_OCP_INT_CLR\t\t\t0x02\n#define SD_OC_CLR\t\t\t0x01\n\n#define\tCARD_OCP_DETECT\t\t\t0x80\n#define\tCARD_OC_NOW\t\t\t0x08\n#define\tCARD_OC_EVER\t\t\t0x04\n\n#define MS_OCP_DETECT\t\t\t0x80\n#define MS_OC_NOW\t\t\t0x40\n#define MS_OC_EVER\t\t\t0x20\n#define SD_OCP_DETECT\t\t\t0x08\n#define SD_OC_NOW\t\t\t0x04\n#define SD_OC_EVER\t\t\t0x02\n\n#define\tCARD_OC_INT_CLR\t\t\t0x08\n#define\tCARD_OC_CLR\t\t\t0x02\n\n#define SD_OCP_GLITCH_MASK\t\t0x07\n#define SD_OCP_GLITCH_6_4\t\t0x00\n#define SD_OCP_GLITCH_64\t\t0x01\n#define SD_OCP_GLITCH_640\t\t0x02\n#define SD_OCP_GLITCH_1000\t\t0x03\n#define SD_OCP_GLITCH_2000\t\t0x04\n#define SD_OCP_GLITCH_4000\t\t0x05\n#define SD_OCP_GLITCH_8000\t\t0x06\n#define SD_OCP_GLITCH_10000\t\t0x07\n\n#define MS_OCP_GLITCH_MASK\t\t0x70\n#define MS_OCP_GLITCH_6_4\t\t(0x00 << 4)\n#define MS_OCP_GLITCH_64\t\t(0x01 << 4)\n#define MS_OCP_GLITCH_640\t\t(0x02 << 4)\n#define MS_OCP_GLITCH_1000\t\t(0x03 << 4)\n#define MS_OCP_GLITCH_2000\t\t(0x04 << 4)\n#define MS_OCP_GLITCH_4000\t\t(0x05 << 4)\n#define MS_OCP_GLITCH_8000\t\t(0x06 << 4)\n#define MS_OCP_GLITCH_10000\t\t(0x07 << 4)\n\n#define OCP_TIME_60\t\t\t0x00\n#define OCP_TIME_100\t\t\t(0x01 << 3)\n#define OCP_TIME_200\t\t\t(0x02 << 3)\n#define OCP_TIME_400\t\t\t(0x03 << 3)\n#define OCP_TIME_600\t\t\t(0x04 << 3)\n#define OCP_TIME_800\t\t\t(0x05 << 3)\n#define OCP_TIME_1100\t\t\t(0x06 << 3)\n#define OCP_TIME_MASK\t\t\t0x38\n\n#define MS_OCP_TIME_60\t\t\t0x00\n#define MS_OCP_TIME_100\t\t\t(0x01 << 4)\n#define MS_OCP_TIME_200\t\t\t(0x02 << 4)\n#define MS_OCP_TIME_400\t\t\t(0x03 << 4)\n#define MS_OCP_TIME_600\t\t\t(0x04 << 4)\n#define MS_OCP_TIME_800\t\t\t(0x05 << 4)\n#define MS_OCP_TIME_1100\t\t(0x06 << 4)\n#define MS_OCP_TIME_MASK\t\t0x70\n\n#define SD_OCP_TIME_60\t\t\t0x00\n#define SD_OCP_TIME_100\t\t\t0x01\n#define SD_OCP_TIME_200\t\t\t0x02\n#define SD_OCP_TIME_400\t\t\t0x03\n#define SD_OCP_TIME_600\t\t\t0x04\n#define SD_OCP_TIME_800\t\t\t0x05\n#define SD_OCP_TIME_1100\t\t0x06\n#define SD_OCP_TIME_MASK\t\t0x07\n\n#define OCP_THD_315_417\t\t\t0x00\n#define OCP_THD_283_783\t\t\t(0x01 << 6)\n#define OCP_THD_244_946\t\t\t(0x02 << 6)\n#define OCP_THD_191_1080\t\t(0x03 << 6)\n#define OCP_THD_MASK\t\t\t0xC0\n\n#define MS_OCP_THD_450\t\t\t0x00\n#define MS_OCP_THD_550\t\t\t(0x01 << 4)\n#define MS_OCP_THD_650\t\t\t(0x02 << 4)\n#define MS_OCP_THD_750\t\t\t(0x03 << 4)\n#define MS_OCP_THD_850\t\t\t(0x04 << 4)\n#define MS_OCP_THD_950\t\t\t(0x05 << 4)\n#define MS_OCP_THD_1050\t\t\t(0x06 << 4)\n#define MS_OCP_THD_1150\t\t\t(0x07 << 4)\n#define MS_OCP_THD_MASK\t\t\t0x70\n\n#define SD_OCP_THD_450\t\t\t0x00\n#define SD_OCP_THD_550\t\t\t0x01\n#define SD_OCP_THD_650\t\t\t0x02\n#define SD_OCP_THD_750\t\t\t0x03\n#define SD_OCP_THD_850\t\t\t0x04\n#define SD_OCP_THD_950\t\t\t0x05\n#define SD_OCP_THD_1050\t\t\t0x06\n#define SD_OCP_THD_1150\t\t\t0x07\n#define SD_OCP_THD_MASK\t\t\t0x07\n\n#define FPGA_MS_PULL_CTL_EN\t\t0xEF\n#define FPGA_SD_PULL_CTL_EN\t\t0xF7\n#define FPGA_XD_PULL_CTL_EN1\t\t0xFE\n#define FPGA_XD_PULL_CTL_EN2\t\t0xFD\n#define FPGA_XD_PULL_CTL_EN3\t\t0xFB\n\n#define FPGA_MS_PULL_CTL_BIT\t\t0x10\n#define FPGA_SD_PULL_CTL_BIT\t\t0x08\n\n#define BLINK_EN\t\t\t0x08\n#define LED_GPIO0\t\t\t(0 << 4)\n#define LED_GPIO1\t\t\t(1 << 4)\n#define LED_GPIO2\t\t\t(2 << 4)\n\n#define SDIO_BUS_CTRL\t\t0x01\n#define SDIO_CD_CTRL\t\t0x02\n\n#define SSC_RSTB\t\t0x80\n#define SSC_8X_EN\t\t0x40\n#define SSC_FIX_FRAC\t\t0x20\n#define SSC_SEL_1M\t\t0x00\n#define SSC_SEL_2M\t\t0x08\n#define SSC_SEL_4M\t\t0x10\n#define SSC_SEL_8M\t\t0x18\n\n#define SSC_DEPTH_MASK\t\t0x07\n#define SSC_DEPTH_DISALBE\t0x00\n#define SSC_DEPTH_4M\t\t0x01\n#define SSC_DEPTH_2M\t\t0x02\n#define SSC_DEPTH_1M\t\t0x03\n#define SSC_DEPTH_512K\t\t0x04\n#define SSC_DEPTH_256K\t\t0x05\n#define SSC_DEPTH_128K\t\t0x06\n#define SSC_DEPTH_64K\t\t0x07\n\n#define XD_D3_NP\t\t0x00\n#define XD_D3_PD\t\t(0x01 << 6)\n#define XD_D3_PU\t\t(0x02 << 6)\n#define XD_D2_NP\t\t0x00\n#define XD_D2_PD\t\t(0x01 << 4)\n#define XD_D2_PU\t\t(0x02 << 4)\n#define XD_D1_NP\t\t0x00\n#define XD_D1_PD\t\t(0x01 << 2)\n#define XD_D1_PU\t\t(0x02 << 2)\n#define XD_D0_NP\t\t0x00\n#define XD_D0_PD\t\t0x01\n#define XD_D0_PU\t\t0x02\n\n#define SD_D7_NP\t\t0x00\n#define SD_D7_PD\t\t(0x01 << 4)\n#define SD_DAT7_PU\t\t(0x02 << 4)\n#define SD_CLK_NP\t\t0x00\n#define SD_CLK_PD\t\t(0x01 << 2)\n#define SD_CLK_PU\t\t(0x02 << 2)\n#define SD_D5_NP\t\t0x00\n#define SD_D5_PD\t\t0x01\n#define SD_D5_PU\t\t0x02\n\n#define MS_D1_NP\t\t0x00\n#define MS_D1_PD\t\t(0x01 << 6)\n#define MS_D1_PU\t\t(0x02 << 6)\n#define MS_D2_NP\t\t0x00\n#define MS_D2_PD\t\t(0x01 << 4)\n#define MS_D2_PU\t\t(0x02 << 4)\n#define MS_CLK_NP\t\t0x00\n#define MS_CLK_PD\t\t(0x01 << 2)\n#define MS_CLK_PU\t\t(0x02 << 2)\n#define MS_D6_NP\t\t0x00\n#define MS_D6_PD\t\t0x01\n#define MS_D6_PU\t\t0x02\n\n#define XD_D7_NP\t\t0x00\n#define XD_D7_PD\t\t(0x01 << 6)\n#define XD_D7_PU\t\t(0x02 << 6)\n#define XD_D6_NP\t\t0x00\n#define XD_D6_PD\t\t(0x01 << 4)\n#define XD_D6_PU\t\t(0x02 << 4)\n#define XD_D5_NP\t\t0x00\n#define XD_D5_PD\t\t(0x01 << 2)\n#define XD_D5_PU\t\t(0x02 << 2)\n#define XD_D4_NP\t\t0x00\n#define XD_D4_PD\t\t0x01\n#define XD_D4_PU\t\t0x02\n\n#define SD_D6_NP\t\t0x00\n#define SD_D6_PD\t\t(0x01 << 6)\n#define SD_D6_PU\t\t(0x02 << 6)\n#define SD_D0_NP\t\t0x00\n#define SD_D0_PD\t\t(0x01 << 4)\n#define SD_D0_PU\t\t(0x02 << 4)\n#define SD_D1_NP\t\t0x00\n#define SD_D1_PD\t\t0x01\n#define SD_D1_PU\t\t0x02\n\n#define MS_D3_NP\t\t0x00\n#define MS_D3_PD\t\t(0x01 << 6)\n#define MS_D3_PU\t\t(0x02 << 6)\n#define MS_D0_NP\t\t0x00\n#define MS_D0_PD\t\t(0x01 << 4)\n#define MS_D0_PU\t\t(0x02 << 4)\n#define MS_BS_NP\t\t0x00\n#define MS_BS_PD\t\t(0x01 << 2)\n#define MS_BS_PU\t\t(0x02 << 2)\n\n#define XD_WP_NP\t\t0x00\n#define XD_WP_PD\t\t(0x01 << 6)\n#define XD_WP_PU\t\t(0x02 << 6)\n#define XD_CE_NP\t\t0x00\n#define XD_CE_PD\t\t(0x01 << 3)\n#define XD_CE_PU\t\t(0x02 << 3)\n#define XD_CLE_NP\t\t0x00\n#define XD_CLE_PD\t\t(0x01 << 1)\n#define XD_CLE_PU\t\t(0x02 << 1)\n#define XD_CD_PD\t\t0x00\n#define XD_CD_PU\t\t0x01\n\n#define SD_D4_NP\t\t0x00\n#define SD_D4_PD\t\t(0x01 << 6)\n#define SD_D4_PU\t\t(0x02 << 6)\n\n#define MS_D7_NP\t\t0x00\n#define MS_D7_PD\t\t(0x01 << 6)\n#define MS_D7_PU\t\t(0x02 << 6)\n\n#define XD_RDY_NP\t\t0x00\n#define XD_RDY_PD\t\t(0x01 << 6)\n#define XD_RDY_PU\t\t(0x02 << 6)\n#define XD_WE_NP\t\t0x00\n#define XD_WE_PD\t\t(0x01 << 4)\n#define XD_WE_PU\t\t(0x02 << 4)\n#define XD_RE_NP\t\t0x00\n#define XD_RE_PD\t\t(0x01 << 2)\n#define XD_RE_PU\t\t(0x02 << 2)\n#define XD_ALE_NP\t\t0x00\n#define XD_ALE_PD\t\t0x01\n#define XD_ALE_PU\t\t0x02\n\n#define SD_D3_NP\t\t0x00\n#define SD_D3_PD\t\t(0x01 << 4)\n#define SD_D3_PU\t\t(0x02 << 4)\n#define SD_D2_NP\t\t0x00\n#define SD_D2_PD\t\t(0x01 << 2)\n#define SD_D2_PU\t\t(0x02 << 2)\n\n#define MS_INS_PD\t\t0x00\n#define MS_INS_PU\t\t(0x01 << 7)\n#define SD_WP_NP\t\t0x00\n#define SD_WP_PD\t\t(0x01 << 5)\n#define SD_WP_PU\t\t(0x02 << 5)\n#define SD_CD_PD\t\t0x00\n#define SD_CD_PU\t\t(0x01 << 4)\n#define SD_CMD_NP\t\t0x00\n#define SD_CMD_PD\t\t(0x01 << 2)\n#define SD_CMD_PU\t\t(0x02 << 2)\n\n#define MS_D5_NP\t\t0x00\n#define MS_D5_PD\t\t(0x01 << 2)\n#define MS_D5_PU\t\t(0x02 << 2)\n#define MS_D4_NP\t\t0x00\n#define MS_D4_PD\t\t0x01\n#define MS_D4_PU\t\t0x02\n\n#define FORCE_PM_CLOCK\t\t0x10\n#define EN_CLOCK_PM\t\t0x01\n\n#define HOST_ENTER_S3\t\t0x02\n#define HOST_ENTER_S1\t\t0x01\n\n#define AUX_PWR_DETECTED\t0x01\n\n#define PHY_DEBUG_MODE\t\t0x01\n\n#define SPI_COMMAND_BIT_8\t0xE0\n#define SPI_ADDRESS_BIT_24\t0x17\n#define SPI_ADDRESS_BIT_32\t0x1F\n\n#define SPI_TRANSFER0_START\t0x80\n#define SPI_TRANSFER0_END\t0x40\n#define SPI_C_MODE0\t\t0x00\n#define SPI_CA_MODE0\t\t0x01\n#define SPI_CDO_MODE0\t\t0x02\n#define SPI_CDI_MODE0\t\t0x03\n#define SPI_CADO_MODE0\t\t0x04\n#define SPI_CADI_MODE0\t\t0x05\n#define SPI_POLLING_MODE0\t0x06\n\n#define SPI_TRANSFER1_START\t0x80\n#define SPI_TRANSFER1_END\t0x40\n#define SPI_DO_MODE1\t\t0x00\n#define SPI_DI_MODE1\t\t0x01\n\n#define CS_POLARITY_HIGH\t0x40\n#define CS_POLARITY_LOW\t\t0x00\n#define DTO_MSB_FIRST\t\t0x00\n#define DTO_LSB_FIRST\t\t0x20\n#define SPI_MASTER\t\t0x00\n#define SPI_SLAVE\t\t0x10\n#define SPI_MODE0\t\t0x00\n#define SPI_MODE1\t\t0x04\n#define SPI_MODE2\t\t0x08\n#define SPI_MODE3\t\t0x0C\n#define SPI_MANUAL\t\t0x00\n#define SPI_HALF_AUTO\t\t0x01\n#define SPI_AUTO\t\t0x02\n#define SPI_EEPROM_AUTO\t\t0x03\n\n#define EDO_TIMING_MASK\t\t0x03\n#define SAMPLE_RISING\t\t0x00\n#define SAMPLE_DELAY_HALF\t0x01\n#define SAMPLE_DELAY_ONE\t0x02\n#define SAPMLE_DELAY_ONE_HALF\t0x03\n#define TCS_MASK\t\t0x0C\n\n#define NOT_BYPASS_SD\t\t0x02\n#define DISABLE_SDIO_FUNC\t0x04\n#define SELECT_1LUN\t\t0x08\n\n#define PWR_GATE_EN\t\t0x01\n#define LDO3318_PWR_MASK\t0x06\n#define LDO_ON\t\t\t0x00\n#define LDO_SUSPEND\t\t0x04\n#define LDO_OFF\t\t\t0x06\n\n#define SD_CFG1\t\t\t0xFDA0\n#define SD_CFG2\t\t\t0xFDA1\n#define SD_CFG3\t\t\t0xFDA2\n#define SD_STAT1\t\t0xFDA3\n#define SD_STAT2\t\t0xFDA4\n#define SD_BUS_STAT\t\t0xFDA5\n#define SD_PAD_CTL\t\t0xFDA6\n#define SD_SAMPLE_POINT_CTL\t0xFDA7\n#define SD_PUSH_POINT_CTL\t0xFDA8\n#define SD_CMD0\t\t\t0xFDA9\n#define SD_CMD1\t\t\t0xFDAA\n#define SD_CMD2\t\t\t0xFDAB\n#define SD_CMD3\t\t\t0xFDAC\n#define SD_CMD4\t\t\t0xFDAD\n#define SD_CMD5\t\t\t0xFDAE\n#define SD_BYTE_CNT_L\t\t0xFDAF\n#define SD_BYTE_CNT_H\t\t0xFDB0\n#define SD_BLOCK_CNT_L\t\t0xFDB1\n#define SD_BLOCK_CNT_H\t\t0xFDB2\n#define SD_TRANSFER\t\t0xFDB3\n#define SD_CMD_STATE\t\t0xFDB5\n#define SD_DATA_STATE\t\t0xFDB6\n\n#define\tDCM_DRP_CTL\t\t0xFC23\n#define\tDCM_DRP_TRIG\t\t0xFC24\n#define\tDCM_DRP_CFG\t\t0xFC25\n#define\tDCM_DRP_WR_DATA_L\t0xFC26\n#define\tDCM_DRP_WR_DATA_H\t0xFC27\n#define\tDCM_DRP_RD_DATA_L\t0xFC28\n#define\tDCM_DRP_RD_DATA_H\t0xFC29\n#define SD_VPCLK0_CTL\t\t0xFC2A\n#define SD_VPCLK1_CTL\t\t0xFC2B\n#define SD_DCMPS0_CTL\t\t0xFC2C\n#define SD_DCMPS1_CTL\t\t0xFC2D\n#define SD_VPTX_CTL\t\tSD_VPCLK0_CTL\n#define SD_VPRX_CTL\t\tSD_VPCLK1_CTL\n#define SD_DCMPS_TX_CTL\t\tSD_DCMPS0_CTL\n#define SD_DCMPS_RX_CTL\t\tSD_DCMPS1_CTL\n\n#define CARD_CLK_SOURCE\t\t0xFC2E\n\n#define CARD_PWR_CTL\t\t0xFD50\n#define CARD_CLK_SWITCH\t\t0xFD51\n#define CARD_SHARE_MODE\t\t0xFD52\n#define CARD_DRIVE_SEL\t\t0xFD53\n#define CARD_STOP\t\t0xFD54\n#define CARD_OE\t\t\t0xFD55\n#define CARD_AUTO_BLINK\t\t0xFD56\n#define CARD_GPIO_DIR\t\t0xFD57\n#define CARD_GPIO\t\t0xFD58\n\n#define CARD_DATA_SOURCE\t0xFD5B\n#define CARD_SELECT\t\t0xFD5C\n#define SD30_DRIVE_SEL\t\t0xFD5E\n\n#define CARD_CLK_EN\t\t0xFD69\n\n#define SDIO_CTRL\t\t0xFD6B\n\n#define FPDCTL\t\t\t0xFC00\n#define PDINFO\t\t\t0xFC01\n\n#define CLK_CTL\t\t\t0xFC02\n#define CLK_DIV\t\t\t0xFC03\n#define CLK_SEL\t\t\t0xFC04\n\n#define SSC_DIV_N_0\t\t0xFC0F\n#define SSC_DIV_N_1\t\t0xFC10\n\n#define RCCTL\t\t\t0xFC14\n\n#define FPGA_PULL_CTL\t\t0xFC1D\n\n#define CARD_PULL_CTL1\t\t0xFD60\n#define CARD_PULL_CTL2\t\t0xFD61\n#define CARD_PULL_CTL3\t\t0xFD62\n#define CARD_PULL_CTL4\t\t0xFD63\n#define CARD_PULL_CTL5\t\t0xFD64\n#define CARD_PULL_CTL6\t\t0xFD65\n\n#define IRQEN0\t\t\t\t0xFE20\n#define IRQSTAT0\t\t\t0xFE21\n#define IRQEN1\t\t\t\t0xFE22\n#define IRQSTAT1\t\t\t0xFE23\n#define TLPRIEN\t\t\t\t0xFE24\n#define TLPRISTAT\t\t\t0xFE25\n#define TLPTIEN\t\t\t\t0xFE26\n#define TLPTISTAT\t\t\t0xFE27\n#define DMATC0\t\t\t\t0xFE28\n#define DMATC1\t\t\t\t0xFE29\n#define DMATC2\t\t\t\t0xFE2A\n#define DMATC3\t\t\t\t0xFE2B\n#define DMACTL\t\t\t\t0xFE2C\n#define BCTL\t\t\t\t0xFE2D\n#define RBBC0\t\t\t\t0xFE2E\n#define RBBC1\t\t\t\t0xFE2F\n#define RBDAT\t\t\t\t0xFE30\n#define RBCTL\t\t\t\t0xFE34\n#define CFGADDR0\t\t\t0xFE35\n#define CFGADDR1\t\t\t0xFE36\n#define CFGDATA0\t\t\t0xFE37\n#define CFGDATA1\t\t\t0xFE38\n#define CFGDATA2\t\t\t0xFE39\n#define CFGDATA3\t\t\t0xFE3A\n#define CFGRWCTL\t\t\t0xFE3B\n#define PHYRWCTL\t\t\t0xFE3C\n#define PHYDATA0\t\t\t0xFE3D\n#define PHYDATA1\t\t\t0xFE3E\n#define PHYADDR\t\t\t\t0xFE3F\n#define MSGRXDATA0\t\t\t0xFE40\n#define MSGRXDATA1\t\t\t0xFE41\n#define MSGRXDATA2\t\t\t0xFE42\n#define MSGRXDATA3\t\t\t0xFE43\n#define MSGTXDATA0\t\t\t0xFE44\n#define MSGTXDATA1\t\t\t0xFE45\n#define MSGTXDATA2\t\t\t0xFE46\n#define MSGTXDATA3\t\t\t0xFE47\n#define MSGTXCTL\t\t\t0xFE48\n#define PETXCFG\t\t\t\t0xFE49\n\n#define CDRESUMECTL\t\t\t0xFE52\n#define WAKE_SEL_CTL\t\t\t0xFE54\n#define PME_FORCE_CTL\t\t\t0xFE56\n#define ASPM_FORCE_CTL\t\t\t0xFE57\n#define PM_CLK_FORCE_CTL\t\t0xFE58\n#define PERST_GLITCH_WIDTH\t\t0xFE5C\n#define CHANGE_LINK_STATE\t\t0xFE5B\n#define RESET_LOAD_REG\t\t\t0xFE5E\n#define HOST_SLEEP_STATE\t\t0xFE60\n#define MAIN_PWR_OFF_CTL\t\t0xFE70\t \n\n#define NFTS_TX_CTRL\t\t\t0xFE72\n\n#define PWR_GATE_CTRL\t\t\t0xFE75\n#define PWD_SUSPEND_EN\t\t\t0xFE76\n\n#define EFUSE_CONTENT\t\t\t0xFE5F\n\n#define XD_INIT\t\t\t\t0xFD10\n#define XD_DTCTL\t\t\t0xFD11\n#define XD_CTL\t\t\t\t0xFD12\n#define XD_TRANSFER\t\t\t0xFD13\n#define XD_CFG\t\t\t\t0xFD14\n#define XD_ADDRESS0\t\t\t0xFD15\n#define XD_ADDRESS1\t\t\t0xFD16\n#define XD_ADDRESS2\t\t\t0xFD17\n#define XD_ADDRESS3\t\t\t0xFD18\n#define XD_ADDRESS4\t\t\t0xFD19\n#define XD_DAT\t\t\t\t0xFD1A\n#define XD_PAGE_CNT\t\t\t0xFD1B\n#define XD_PAGE_STATUS\t\t\t0xFD1C\n#define XD_BLOCK_STATUS\t\t\t0xFD1D\n#define XD_BLOCK_ADDR1_L\t\t0xFD1E\n#define XD_BLOCK_ADDR1_H\t\t0xFD1F\n#define XD_BLOCK_ADDR2_L\t\t0xFD20\n#define XD_BLOCK_ADDR2_H\t\t0xFD21\n#define XD_BYTE_CNT_L\t\t\t0xFD22\n#define XD_BYTE_CNT_H\t\t\t0xFD23\n#define\tXD_PARITY\t\t\t0xFD24\n#define XD_ECC_BIT1\t\t\t0xFD25\n#define XD_ECC_BYTE1\t\t\t0xFD26\n#define XD_ECC_BIT2\t\t\t0xFD27\n#define XD_ECC_BYTE2\t\t\t0xFD28\n#define XD_RESERVED0\t\t\t0xFD29\n#define XD_RESERVED1\t\t\t0xFD2A\n#define XD_RESERVED2\t\t\t0xFD2B\n#define XD_RESERVED3\t\t\t0xFD2C\n#define XD_CHK_DATA_STATUS\t\t0xFD2D\n#define XD_CATCTL\t\t\t0xFD2E\n\n#define MS_CFG\t\t\t\t0xFD40\n#define MS_TPC\t\t\t\t0xFD41\n#define MS_TRANS_CFG\t\t\t0xFD42\n#define MS_TRANSFER\t\t\t0xFD43\n#define MS_INT_REG\t\t\t0xFD44\n#define MS_BYTE_CNT\t\t\t0xFD45\n#define MS_SECTOR_CNT_L\t\t\t0xFD46\n#define MS_SECTOR_CNT_H\t\t\t0xFD47\n#define MS_DBUS_H\t\t\t0xFD48\n\n#define SSC_CTL1\t\t\t0xFC11\n#define SSC_CTL2\t\t\t0xFC12\n\n#define OCPCTL\t\t\t\t0xFC15\n#define OCPSTAT\t\t\t\t0xFC16\n#define OCPCLR\t\t\t\t0xFC17\t \n#define OCPPARA1\t\t\t0xFC18\n#define OCPPARA2\t\t\t0xFC19\n\n#define EFUSE_OP\t\t\t0xFC20\n#define EFUSE_CTRL\t\t\t0xFC21\n#define EFUSE_DATA\t\t\t0xFC22\n\n#define\tSPI_COMMAND\t\t\t0xFD80\n#define\tSPI_ADDR0\t\t\t0xFD81\n#define\tSPI_ADDR1\t\t\t0xFD82\n#define\tSPI_ADDR2\t\t\t0xFD83\n#define\tSPI_ADDR3\t\t\t0xFD84\n#define\tSPI_CA_NUMBER\t\t\t0xFD85\n#define\tSPI_LENGTH0\t\t\t0xFD86\n#define\tSPI_LENGTH1\t\t\t0xFD87\n#define\tSPI_DATA\t\t\t0xFD88\n#define SPI_DATA_NUMBER\t\t\t0xFD89\n#define\tSPI_TRANSFER0\t\t\t0xFD90\n#define\tSPI_TRANSFER1\t\t\t0xFD91\n#define\tSPI_CONTROL\t\t\t0xFD92\n#define\tSPI_SIG\t\t\t\t0xFD93\n#define\tSPI_TCTL\t\t\t0xFD94\n#define\tSPI_SLAVE_NUM\t\t\t0xFD95\n#define\tSPI_CLK_DIVIDER0\t\t0xFD96\n#define\tSPI_CLK_DIVIDER1\t\t0xFD97\n\n#define SRAM_BASE\t\t\t0xE600\n#define RBUF_BASE\t\t\t0xF400\n#define PPBUF_BASE1\t\t\t0xF800\n#define PPBUF_BASE2\t\t\t0xFA00\n#define IMAGE_FLAG_ADDR0\t\t0xCE80\n#define IMAGE_FLAG_ADDR1\t\t0xCE81\n\n#define READ_OP\t\t\t1\n#define WRITE_OP\t\t2\n\n#define LCTLR\t\t0x80\n\n#define POLLING_WAIT_CNT\t1\n#define IDLE_MAX_COUNT\t\t10\n#define SDIO_IDLE_COUNT\t\t10\n\n#define DEBOUNCE_CNT\t\t\t5\n\nvoid do_remaining_work(struct rtsx_chip *chip);\nvoid try_to_switch_sdio_ctrl(struct rtsx_chip *chip);\nvoid do_reset_sd_card(struct rtsx_chip *chip);\nvoid do_reset_xd_card(struct rtsx_chip *chip);\nvoid do_reset_ms_card(struct rtsx_chip *chip);\nvoid rtsx_power_off_card(struct rtsx_chip *chip);\nvoid rtsx_release_cards(struct rtsx_chip *chip);\nvoid rtsx_reset_cards(struct rtsx_chip *chip);\nvoid rtsx_reinit_cards(struct rtsx_chip *chip, int reset_chip);\nvoid rtsx_init_cards(struct rtsx_chip *chip);\nint switch_ssc_clock(struct rtsx_chip *chip, int clk);\nint switch_normal_clock(struct rtsx_chip *chip, int clk);\nint enable_card_clock(struct rtsx_chip *chip, u8 card);\nint disable_card_clock(struct rtsx_chip *chip, u8 card);\nint card_rw(struct scsi_cmnd *srb, struct rtsx_chip *chip,\n\t    u32 sec_addr, u16 sec_cnt);\nvoid trans_dma_enable(enum dma_data_direction dir,\n\t\t      struct rtsx_chip *chip, u32 byte_cnt, u8 pack_size);\nvoid toggle_gpio(struct rtsx_chip *chip, u8 gpio);\nvoid turn_on_led(struct rtsx_chip *chip, u8 gpio);\nvoid turn_off_led(struct rtsx_chip *chip, u8 gpio);\n\nint card_share_mode(struct rtsx_chip *chip, int card);\nint select_card(struct rtsx_chip *chip, int card);\nint detect_card_cd(struct rtsx_chip *chip, int card);\nint check_card_exist(struct rtsx_chip *chip, unsigned int lun);\nint check_card_ready(struct rtsx_chip *chip, unsigned int lun);\nint check_card_wp(struct rtsx_chip *chip, unsigned int lun);\nvoid eject_card(struct rtsx_chip *chip, unsigned int lun);\nu8 get_lun_card(struct rtsx_chip *chip, unsigned int lun);\n\nstatic inline u32 get_card_size(struct rtsx_chip *chip, unsigned int lun)\n{\n#ifdef SUPPORT_SD_LOCK\n\tstruct sd_info *sd_card = &chip->sd_card;\n\n\tif ((get_lun_card(chip, lun) == SD_CARD) &&\n\t    (sd_card->sd_lock_status & SD_LOCKED))\n\t\treturn 0;\n\n\treturn chip->capacity[lun];\n#else\n\treturn chip->capacity[lun];\n#endif\n}\n\nstatic inline int switch_clock(struct rtsx_chip *chip, int clk)\n{\n\tint retval = 0;\n\n\tif (chip->asic_code)\n\t\tretval = switch_ssc_clock(chip, clk);\n\telse\n\t\tretval = switch_normal_clock(chip, clk);\n\n\treturn retval;\n}\n\nint card_power_on(struct rtsx_chip *chip, u8 card);\nint card_power_off(struct rtsx_chip *chip, u8 card);\n\nstatic inline int card_power_off_all(struct rtsx_chip *chip)\n{\n\tint retval;\n\n\tretval = rtsx_write_register(chip, CARD_PWR_CTL, 0x0F, 0x0F);\n\tif (retval)\n\t\treturn retval;\n\n\treturn STATUS_SUCCESS;\n}\n\nstatic inline void rtsx_clear_xd_error(struct rtsx_chip *chip)\n{\n\trtsx_write_register(chip, CARD_STOP, XD_STOP | XD_CLR_ERR,\n\t\t\t    XD_STOP | XD_CLR_ERR);\n}\n\nstatic inline void rtsx_clear_sd_error(struct rtsx_chip *chip)\n{\n\trtsx_write_register(chip, CARD_STOP, SD_STOP | SD_CLR_ERR,\n\t\t\t    SD_STOP | SD_CLR_ERR);\n}\n\nstatic inline void rtsx_clear_ms_error(struct rtsx_chip *chip)\n{\n\trtsx_write_register(chip, CARD_STOP, MS_STOP | MS_CLR_ERR,\n\t\t\t    MS_STOP | MS_CLR_ERR);\n}\n\nstatic inline void rtsx_clear_spi_error(struct rtsx_chip *chip)\n{\n\trtsx_write_register(chip, CARD_STOP, SPI_STOP | SPI_CLR_ERR,\n\t\t\t    SPI_STOP | SPI_CLR_ERR);\n}\n\n#ifdef SUPPORT_SDIO_ASPM\nvoid dynamic_configure_sdio_aspm(struct rtsx_chip *chip);\n#endif\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}