do run_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work 
# Reading C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:24:40 on Dec 13,2024
# vlog -lint adder.sv alu.sv aludec.sv core_controller.sv core_datapath.sv dmem.sv extend.sv flip_flops.sv hazard_unit.sv imem.sv maindec.sv muxes.sv regfile.sv riscv_core.sv riscv_testbench.sv system.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module aludec
# -- Compiling module core_controller
# -- Compiling module core_datapath
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module hazard_unit
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module riscv_core
# -- Compiling module testbench
# -- Compiling module top
# 
# Top level modules:
# 	testbench
# End time: 10:24:40 on Dec 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 10:24:41 on Dec 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv_core(fast)
# Loading work.core_controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.hazard_unit(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.flopr(fast__2)
# Loading work.core_datapath(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.flopr(fast__3)
# Loading work.flopr(fast__4)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# imem_filename = imem.dat
# pc = xxxxxxxx, instr = xxxxxxxx, srca_x = xxxxxxxx, srcb_x = xxxxxxxx, alu_result_x = 00000000
# pc = 00000000, instr = 00500113, srca_x = 00000000, srcb_x = 00000000, alu_result_x = 00000000
# pc = 00000004, instr = 00c00193, srca_x = xxxxxxxx, srcb_x = xxxxxxxx, alu_result_x = xxxxxxxx
# pc = 00000008, instr = ff718393, srca_x = 00000000, srcb_x = 00000005, alu_result_x = 00000005
# pc = 0000000c, instr = 0023e233, srca_x = 00000000, srcb_x = 0000000c, alu_result_x = 0000000c
# pc = 00000010, instr = 0041f2b3, srca_x = 0000000c, srcb_x = fffffff7, alu_result_x = 00000003
# pc = 00000014, instr = 004282b3, srca_x = 00000003, srcb_x = 00000005, alu_result_x = 00000007
# pc = 00000018, instr = 02728863, srca_x = 0000000c, srcb_x = 00000007, alu_result_x = 00000004
# pc = 0000001c, instr = 0041a233, srca_x = 00000004, srcb_x = 00000007, alu_result_x = 0000000b
# pc = 00000020, instr = 00020463, srca_x = 0000000b, srcb_x = 00000003, alu_result_x = 00000008
# pc = 00000024, instr = 00000293, srca_x = 0000000c, srcb_x = 00000007, alu_result_x = 00000000
# pc = 00000028, instr = 0023a233, srca_x = 00000000, srcb_x = 00000000, alu_result_x = 00000000
# pc = 00000028, instr = 0023a233, srca_x = 00000000, srcb_x = 00000000, alu_result_x = 00000000
# pc = 0000002c, instr = 005203b3, srca_x = 00000000, srcb_x = 00000000, alu_result_x = 00000000
# pc = 00000030, instr = 402383b3, srca_x = 00000003, srcb_x = 00000005, alu_result_x = 00000001
# pc = 00000034, instr = 0471aa23, srca_x = 00000001, srcb_x = 0000000b, alu_result_x = 0000000c
# pc = 00000038, instr = 06002103, srca_x = 0000000c, srcb_x = 00000005, alu_result_x = 00000007
# pc = 0000003c, instr = 005104b3, srca_x = 0000000c, srcb_x = 00000054, alu_result_x = 00000060
# pc = 00000040, instr = 008001ef, srca_x = 00000000, srcb_x = 00000060, alu_result_x = 00000060
# pc = 00000040, instr = 008001ef, srca_x = 00000000, srcb_x = 00000000, alu_result_x = 00000000
# pc = 00000044, instr = 00100113, srca_x = 00000007, srcb_x = 0000000b, alu_result_x = 00000012
# pc = 00000048, instr = 00910133, srca_x = 00000000, srcb_x = xxxxxxxx, alu_result_x = xxxxxxxx
# pc = 00000048, instr = 00910133, srca_x = 00000000, srcb_x = 00000000, alu_result_x = 00000000
# pc = 0000004c, instr = 0221a023, srca_x = 00000000, srcb_x = 00000000, alu_result_x = 00000000
# pc = 00000050, instr = 00210063, srca_x = 00000007, srcb_x = 00000012, alu_result_x = 00000019
# pc = 00000054, instr = xxxxxxxx, srca_x = 00000044, srcb_x = 00000020, alu_result_x = 00000064
# pc = 00000058, instr = xxxxxxxx, srca_x = 00000019, srcb_x = 00000019, alu_result_x = 00000000
# Simulation succeeded!
# ** Note: $stop    : riscv_testbench.sv(52)
#    Time: 260 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_testbench.sv line 52
# Stopped at riscv_testbench.sv line 52
exit
# End time: 10:25:36 on Dec 13,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
