// Seed: 502172221
module module_0 #(
    parameter id_7 = 32'd36
) (
    id_1,
    id_2
);
  output reg id_2;
  inout tri0 id_1;
  wire id_3;
  assign id_2 = id_3;
  assign module_1.id_3 = 0;
  always id_2 <= id_3;
  parameter id_4 = 1'b0;
  wire id_5, id_6;
  localparam id_7 = id_4;
  wire id_8, id_9;
  tri id_10 = -1;
  defparam id_7 = 1;
  assign id_2 = id_8;
  logic id_11;
  ;
  logic [1 : ""] id_12;
  assign id_1 = 1'b0;
endmodule
program module_1 #(
    parameter id_3 = 32'd12,
    parameter id_5 = 32'd50
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  inout reg id_1;
  wire [1 : id_3  -  id_5] id_6;
  initial begin : LABEL_0
    id_1 = id_4;
  end
  logic id_7;
  logic id_8;
endprogram
