$date
	Fri Jun 28 19:56:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module controltb $end
$var wire 1 ! regwr $end
$var wire 1 " mw $end
$var wire 1 # mr $end
$var wire 1 $ memreg $end
$var wire 1 % br $end
$var wire 1 & alusrc $end
$var wire 2 ' aluop [1:0] $end
$var reg 7 ( opcode [6:0] $end
$scope module uut $end
$var wire 7 ) opcode [6:0] $end
$var reg 2 * aluop [1:0] $end
$var reg 1 & alusrc $end
$var reg 1 % br $end
$var reg 1 $ memreg $end
$var reg 1 # mr $end
$var reg 1 " mw $end
$var reg 1 ! regwr $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 *
b110011 )
b110011 (
b10 '
0&
0%
0$
0#
0"
1!
$end
#10
1&
b10 '
b10 *
1!
b10011 (
b10011 )
#20
1$
1#
b0 '
b0 *
1!
1&
b11 (
b11 )
#30
1"
0!
1&
0$
0#
b100011 (
b100011 )
#40
b1 '
b1 *
1%
0&
0"
b1100011 (
b1100011 )
#150
