INFO-FLOW: Workspace /home/vivado/rosetta-master/vivado/3d/sol opened at Wed Jun 24 03:39:03 UTC 2020
Execute   set_part xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Command     ap_part_info done; 0.87 sec.
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7k160t 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -data single -name xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.23 sec.
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 1.23 sec.
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   create_clock -period 10ns -name default 
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   is_hidden add_files 
Execute   is_hidden add_file 
Execute   add_files rendering_sw.cpp 
INFO: [HLS 200-10] Adding design file 'rendering_sw.cpp' to the project
Execute     is_xip rendering_sw.cpp 
Execute   add_files rendering_sw.h 
INFO: [HLS 200-10] Adding design file 'rendering_sw.h' to the project
Execute   is_hidden add_files 
Execute   is_hidden add_file 
Execute   add_files typedefs.h 
INFO: [HLS 200-10] Adding design file 'typedefs.h' to the project
Execute   is_hidden csynth_design 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'rendering_sw.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling rendering_sw.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted rendering_sw.cpp 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "rendering_sw.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E rendering_sw.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp
Command       clang done; 3.33 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp"  -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/useless.bc
Command       clang done; 3.35 sec.
INFO-FLOW: Done: GCC PP time: 6.7 seconds per iteration
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 -directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/.systemc_flag -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 -directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/all.directive.json -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.diag.yml /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.err.log 
Execute         source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-legacy-rewriter.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-legacy-rewriter.rendering_sw.pp.0.cpp.err.log 
Command       tidy_31 done; 0.15 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.bc
Command       clang done; 3.35 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.g.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g 
Command       llvm-ld done; 1.68 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:06:34 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1797 ; free virtual = 35372
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:06:34 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1797 ; free virtual = 35372
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.67 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.0.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
ERROR: [SYNCHK 200-79] Cannot find the top function '-deadargelim' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 1.73 sec.
Command     elaborate done; error code: 2; 13.87 sec.
Command   csynth_design done; error code: 2; 13.88 sec.
Execute   is_hidden set_directive_stream 
Execute   is_hidden set_name_length 
Execute   is_hidden set_clock_domain 
Execute   is_hidden set_directive_inline 
Execute   is_hidden set_directive_resource 
Execute   is_hidden set 
Execute   is_hidden set_directive_data_pack 
Execute   is_hidden set_directive_protocol 
Execute   is_hidden set_directive_pipeline 
Execute   is_hidden set_directive_reset 
Execute   is_hidden set_implementation 
Execute   is_hidden set_power_domain 
Execute   is_hidden set_platform 
Execute   is_hidden set_directive_array_stream 
Execute   is_hidden set_param 
Execute   is_hidden set_directive_latency 
Execute   is_hidden set_cycle_distance 
Execute   is_hidden set_include_path 
Execute   is_hidden set_option_info 
Execute   is_hidden set_directive_function_extract 
Execute   is_hidden set_directive_top 
Execute   is_hidden set_directive_function_instantiate 
Execute   is_hidden set_directive_loop_tripcount 
Execute   is_hidden set_directive_platform 
Execute   is_hidden set_directive_array_reshape 
Execute   is_hidden set_directive_loop_merge 
Execute   is_hidden set_directive_occurrence 
Execute   is_hidden set_schedule 
Execute   is_hidden set_top 
Execute   is_hidden set_directive_array_partition 
Execute   is_hidden set_resource_limit 
Execute   is_hidden set_directive_array_privatize 
Execute   is_hidden set_part 
Execute   is_hidden set_clock_uncertainty 
Execute   is_hidden set_directive_loop_unroll 
Execute   is_hidden set_directive_loop_flatten 
Execute   is_hidden send_msg_by_id 
Execute   is_hidden set_directive_stable 
Execute   is_hidden set_directive_clock 
Execute   is_hidden set_directive_interface 
Execute   is_hidden set_directive_unroll 
Execute   is_hidden set_directive_expression_balance 
Execute   is_hidden set_directive_allocation 
Execute   is_hidden set_directive_dependence 
Execute   is_hidden set_msg_logfile 
Execute   is_hidden set_directive_power 
Execute   is_hidden seek 
Execute   is_hidden set_directive_license 
Execute   is_hidden set_directive_array_map 
Execute   is_hidden set_directive_dataflow 
Execute   is_hidden set_default_model 
Execute   is_hidden set_directive_stream 
Execute   is_hidden set_name_length 
Execute   is_hidden set_clock_domain 
Execute   is_hidden set_directive_inline 
Execute   is_hidden set_directive_resource 
Execute   is_hidden set_directive_data_pack 
Execute   is_hidden set_directive_protocol 
Execute   is_hidden set_directive_pipeline 
Execute   is_hidden set_directive_reset 
Execute   is_hidden set_implementation 
Execute   is_hidden set_power_domain 
Execute   is_hidden set_platform 
Execute   is_hidden set_directive_array_stream 
Execute   is_hidden set_param 
Execute   is_hidden set_directive_latency 
Execute   is_hidden set_cycle_distance 
Execute   is_hidden set_include_path 
Execute   is_hidden set_option_info 
Execute   is_hidden set_directive_function_extract 
Execute   is_hidden set_directive_top 
Execute   is_hidden set_directive_function_instantiate 
Execute   is_hidden set_directive_loop_tripcount 
Execute   is_hidden set_directive_platform 
Execute   is_hidden set_directive_array_reshape 
Execute   is_hidden set_directive_loop_merge 
Execute   is_hidden set_directive_occurrence 
Execute   is_hidden set_schedule 
Execute   is_hidden set_top 
Execute   is_hidden set_directive_array_partition 
Execute   is_hidden set_resource_limit 
Execute   is_hidden set_directive_array_privatize 
Execute   is_hidden set_part 
Execute   is_hidden set_clock_uncertainty 
Execute   is_hidden set_directive_loop_unroll 
Execute   is_hidden set_directive_loop_flatten 
Execute   is_hidden set_directive_stable 
Execute   is_hidden set_directive_clock 
Execute   is_hidden set_directive_interface 
Execute   is_hidden set_directive_unroll 
Execute   is_hidden set_directive_expression_balance 
Execute   is_hidden set_directive_allocation 
Execute   is_hidden set_directive_dependence 
Execute   is_hidden set_msg_logfile 
Execute   is_hidden set_directive_power 
Execute   is_hidden set_directive_license 
Execute   is_hidden set_directive_array_map 
Execute   is_hidden set_directive_dataflow 
Execute   is_hidden set_default_model 
Execute   is_hidden set_top 
Execute   set_top rendering_sw 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'rendering_sw.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling rendering_sw.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted rendering_sw.cpp 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "rendering_sw.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E rendering_sw.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp
Command       clang done; 3.34 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp"  -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/useless.bc
Command       clang done; 3.34 sec.
INFO-FLOW: Done: GCC PP time: 6.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 -directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/.systemc_flag -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 -directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/all.directive.json -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.diag.yml /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-legacy-rewriter.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-legacy-rewriter.rendering_sw.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.bc
Command       clang done; 3.35 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.g.bc -hls-opt -except-internalize rendering_sw -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g 
Command       llvm-ld done; 1.68 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:36:43 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1796 ; free virtual = 35371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:36:43 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1796 ; free virtual = 35371
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.67 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rendering_sw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.0.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:36:45 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1796 ; free virtual = 35372
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.1.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'check_clockwise' into 'rasterization1' (rendering_sw.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'clockwise_vertices' into 'rasterization1' (rendering_sw.cpp:154) automatically.
INFO: [XFORM 203-602] Inlining function 'find_min' into 'rasterization1' (rendering_sw.cpp:157) automatically.
INFO: [XFORM 203-602] Inlining function 'find_max' into 'rasterization1' (rendering_sw.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'pixel_in_triangle' into 'rasterization2' (rendering_sw.cpp:186) automatically.
INFO: [XFORM 203-602] Inlining function 'projection' into 'rendering_sw' (rendering_sw.cpp:279) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.2.prechk.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:36:45 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1796 ; free virtual = 35371
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.1.bc to /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.1.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'max_min' (rendering_sw.cpp:266) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_index' (rendering_sw.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'check_clockwise' into 'rasterization1' (rendering_sw.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'clockwise_vertices' into 'rasterization1' (rendering_sw.cpp:154) automatically.
INFO: [XFORM 203-602] Inlining function 'find_min' into 'rasterization1' (rendering_sw.cpp:157) automatically.
INFO: [XFORM 203-602] Inlining function 'find_max' into 'rasterization1' (rendering_sw.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'pixel_in_triangle' into 'rasterization2' (rendering_sw.cpp:186) automatically.
INFO: [XFORM 203-602] Inlining function 'projection' into 'rendering_sw' (rendering_sw.cpp:279) automatically.
INFO: [XFORM 203-602] Inlining function 'rasterization2' into 'rendering_sw' (rendering_sw.cpp:281) automatically.
Command         transform done; 0.31 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.1.tmp.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rendering_sw.cpp:148:53) to (rendering_sw.cpp:167:1) in function 'rasterization1'... converting 15 basic blocks.
INFO: [XFORM 203-602] Inlining function 'rasterization1' into 'rendering_sw' (rendering_sw.cpp:280) automatically.
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:36:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1775 ; free virtual = 35351
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.2.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:36:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1766 ; free virtual = 35341
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.63 sec.
Command     elaborate done; 14.62 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rendering_sw' ...
Execute       ap_set_top_model rendering_sw 
Execute       get_model_list rendering_sw -filter all-wo-channel -topdown 
Execute       preproc_iomode -model rendering_sw 
Execute       preproc_iomode -model coloringFB 
Execute       preproc_iomode -model zculling 
Execute       get_model_list rendering_sw -filter all-wo-channel 
INFO-FLOW: Model list for configure: zculling coloringFB rendering_sw
INFO-FLOW: Configuring Module : zculling ...
Execute       set_default_model zculling 
Execute       apply_spec_resource_limit zculling 
INFO-FLOW: Configuring Module : coloringFB ...
Execute       set_default_model coloringFB 
Execute       apply_spec_resource_limit coloringFB 
INFO-FLOW: Configuring Module : rendering_sw ...
Execute       set_default_model rendering_sw 
Execute       apply_spec_resource_limit rendering_sw 
INFO-FLOW: Model list for preprocess: zculling coloringFB rendering_sw
INFO-FLOW: Preprocessing Module: zculling ...
Execute       set_default_model zculling 
Execute       cdfg_preprocess -model zculling 
Execute       rtl_gen_preprocess zculling 
INFO-FLOW: Preprocessing Module: coloringFB ...
Execute       set_default_model coloringFB 
Execute       cdfg_preprocess -model coloringFB 
Execute       rtl_gen_preprocess coloringFB 
INFO-FLOW: Preprocessing Module: rendering_sw ...
Execute       set_default_model rendering_sw 
Execute       cdfg_preprocess -model rendering_sw 
Execute       rtl_gen_preprocess rendering_sw 
WARNING: [SYN 201-107] Renaming port name 'rendering_sw/output' to 'rendering_sw/output_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: zculling coloringFB rendering_sw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zculling 
Execute       schedule -model zculling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2206.09 seconds; current allocated memory: 119.791 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.sched.adb -f 
INFO-FLOW: Finish scheduling zculling.
Execute       set_default_model zculling 
Execute       bind -model zculling 
BIND OPTION: model=zculling
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 120.210 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.verbose.bind.rpt 
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.bind.adb -f 
INFO-FLOW: Finish binding zculling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model coloringFB 
Execute       schedule -model coloringFB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 120.402 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.verbose.sched.rpt 
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.sched.adb -f 
INFO-FLOW: Finish scheduling coloringFB.
Execute       set_default_model coloringFB 
Execute       bind -model coloringFB 
BIND OPTION: model=coloringFB
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 120.590 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.verbose.bind.rpt 
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.bind.adb -f 
INFO-FLOW: Finish binding coloringFB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rendering_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rendering_sw 
Execute       schedule -model rendering_sw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 121.376 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.verbose.sched.rpt 
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.sched.adb -f 
INFO-FLOW: Finish scheduling rendering_sw.
Execute       set_default_model rendering_sw 
Execute       bind -model rendering_sw 
BIND OPTION: model=rendering_sw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 122.192 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.verbose.bind.rpt 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.bind.adb -f 
INFO-FLOW: Finish binding rendering_sw.
Execute       get_model_list rendering_sw -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess zculling 
Execute       rtl_gen_preprocess coloringFB 
Execute       rtl_gen_preprocess rendering_sw 
INFO-FLOW: Model list for RTL generation: zculling coloringFB rendering_sw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model zculling -vendor xilinx -mg_file /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 122.758 MB.
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       gen_rtl zculling -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/rosetta-master/vivado/3d/sol/syn/systemc/zculling -synmodules zculling coloringFB rendering_sw 
Execute       gen_rtl zculling -style xilinx -f -lang vhdl -o /home/vivado/rosetta-master/vivado/3d/sol/syn/vhdl/zculling 
Execute       gen_rtl zculling -style xilinx -f -lang vlog -o /home/vivado/rosetta-master/vivado/3d/sol/syn/verilog/zculling 
Execute       syn_report -csynth -model zculling -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/zculling_csynth.rpt 
Execute       syn_report -rtlxml -model zculling -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/zculling_csynth.xml 
Execute       syn_report -verbosereport -model zculling -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.verbose.rpt 
Execute       db_write -model zculling -f -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.adb 
Execute       gen_tb_info zculling -p /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model coloringFB -vendor xilinx -mg_file /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 124.187 MB.
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       gen_rtl coloringFB -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/rosetta-master/vivado/3d/sol/syn/systemc/coloringFB -synmodules zculling coloringFB rendering_sw 
Execute       gen_rtl coloringFB -style xilinx -f -lang vhdl -o /home/vivado/rosetta-master/vivado/3d/sol/syn/vhdl/coloringFB 
Execute       gen_rtl coloringFB -style xilinx -f -lang vlog -o /home/vivado/rosetta-master/vivado/3d/sol/syn/verilog/coloringFB 
Execute       syn_report -csynth -model coloringFB -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/coloringFB_csynth.rpt 
Execute       syn_report -rtlxml -model coloringFB -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/coloringFB_csynth.xml 
Execute       syn_report -verbosereport -model coloringFB -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.verbose.rpt 
Execute       db_write -model coloringFB -f -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.adb 
Execute       gen_tb_info coloringFB -p /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rendering_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rendering_sw -vendor xilinx -mg_file /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_x0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_y0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_z0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_x1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_y1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_z1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_x2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_y2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_z2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rendering_sw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rendering_sw_udiv_16ns_8ns_8_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rendering_sw_urem_16ns_8ns_8_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rendering_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 126.562 MB.
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       gen_rtl rendering_sw -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/rosetta-master/vivado/3d/sol/syn/systemc/rendering_sw -synmodules zculling coloringFB rendering_sw 
Execute       gen_rtl rendering_sw -istop -style xilinx -f -lang vhdl -o /home/vivado/rosetta-master/vivado/3d/sol/syn/vhdl/rendering_sw 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl rendering_sw -istop -style xilinx -f -lang vlog -o /home/vivado/rosetta-master/vivado/3d/sol/syn/verilog/rendering_sw 
Execute       syn_report -csynth -model rendering_sw -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/rendering_sw_csynth.rpt 
Execute       syn_report -rtlxml -model rendering_sw -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/rendering_sw_csynth.xml 
Execute       syn_report -verbosereport -model rendering_sw -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.verbose.rpt 
Command       syn_report done; 0.39 sec.
Execute       db_write -model rendering_sw -f -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.adb 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info rendering_sw -p /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw 
Execute       export_constraint_db -f -tool general -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.constraint.tcl 
Execute       syn_report -designview -model rendering_sw -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.design.xml 
Command       syn_report done; 0.19 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model rendering_sw -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model rendering_sw -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks rendering_sw 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain rendering_sw 
INFO-FLOW: Model list for RTL component generation: zculling coloringFB rendering_sw
INFO-FLOW: Handling components in module [zculling] ... 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.compgen.tcl 
INFO-FLOW: Found component zculling_z_buffer.
INFO-FLOW: Append model zculling_z_buffer
INFO-FLOW: Handling components in module [coloringFB] ... 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
INFO-FLOW: Handling components in module [rendering_sw] ... 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
INFO-FLOW: Found component rendering_sw_urem_16ns_8ns_8_20_seq_1.
INFO-FLOW: Append model rendering_sw_urem_16ns_8ns_8_20_seq_1
INFO-FLOW: Found component rendering_sw_udiv_16ns_8ns_8_20_seq_1.
INFO-FLOW: Append model rendering_sw_udiv_16ns_8ns_8_20_seq_1
INFO-FLOW: Found component rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1.
INFO-FLOW: Append model rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1
INFO-FLOW: Found component rendering_sw_fragment_x.
INFO-FLOW: Append model rendering_sw_fragment_x
INFO-FLOW: Append model zculling
INFO-FLOW: Append model coloringFB
INFO-FLOW: Append model rendering_sw
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: zculling_z_buffer rendering_sw_urem_16ns_8ns_8_20_seq_1 rendering_sw_udiv_16ns_8ns_8_20_seq_1 rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1 rendering_sw_fragment_x zculling coloringFB rendering_sw
INFO-FLOW: To file: write model zculling_z_buffer
INFO-FLOW: To file: write model rendering_sw_urem_16ns_8ns_8_20_seq_1
INFO-FLOW: To file: write model rendering_sw_udiv_16ns_8ns_8_20_seq_1
INFO-FLOW: To file: write model rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1
INFO-FLOW: To file: write model rendering_sw_fragment_x
INFO-FLOW: To file: write model zculling
INFO-FLOW: To file: write model coloringFB
INFO-FLOW: To file: write model rendering_sw
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/vivado/rosetta-master/vivado/3d/sol
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'zculling_z_buffer_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'rendering_sw_urem_16ns_8ns_8_20_seq_1_div'
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'rendering_sw_udiv_16ns_8ns_8_20_seq_1_div'
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'rendering_sw_fragment_x_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/vivado/rosetta-master/vivado/3d/sol
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=rendering_sw xml_exists=0
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.constraint.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=22
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=22
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.compgen.dataonly.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.constraint.tcl 
Execute       sc_get_clocks rendering_sw 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/zculling.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/coloringFB.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:36:50 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1739 ; free virtual = 35321
INFO: [VHDL 208-304] Generating VHDL RTL for rendering_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for rendering_sw.
Command     autosyn done; 4.04 sec.
Command   csynth_design done; 18.67 sec.
Execute   is_hidden open_solution 
Execute   open_solution digit 
Execute     cleanup_all 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/vivado/rosetta-master/vivado/3d/sol opened at Wed Jun 24 04:16:03 UTC 2020
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k160t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xc7k160t-fbg484-1 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.35 sec.
Execute     ap_part_info -data single -name xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.61 sec.
Execute   is_hidden add_files 
Execute   is_hidden add_file 
Execute   add_files digitrec_sw.cpp 
INFO: [HLS 200-10] Adding design file 'digitrec_sw.cpp' to the project
Execute     is_xip digitrec_sw.cpp 
Execute   is_hidden add_files 
Execute   is_hidden add_file 
Execute   add_files digitrec_sw.h 
INFO: [HLS 200-10] Adding design file 'digitrec_sw.h' to the project
Execute   is_hidden open_solution 
Execute   is_hidden open_platform 
Execute   is_hidden open_project 
Execute   is_hidden open 
Execute   is_hidden open_solution 
Execute   open_solution sol 
Execute     cleanup_all 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/vivado/rosetta-master/vivado/3d/sol opened at Wed Jun 24 04:16:28 UTC 2020
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k160t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xc7k160t-fbg484-1 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.35 sec.
Execute     ap_part_info -data single -name xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.61 sec.
Execute   set_part xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7k160t 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -data single -name xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.23 sec.
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.36 sec.
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   create_clock -period 10ns -name default 
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   is_hidden set_top 
Execute   set_top DigitRec_sw 
Execute   is_hidden csynth_design 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file rendering_sw.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file rendering_sw.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'digitrec_sw.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling digitrec_sw.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted digitrec_sw.cpp 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "digitrec_sw.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E digitrec_sw.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp
Command       clang done; 3.34 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp"  -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/useless.bc
Command       clang done; 3.34 sec.
INFO-FLOW: Done: GCC PP time: 6.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp std=gnu++98 -directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/.systemc_flag -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp std=gnu++98 -directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/all.directive.json -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.digitrec_sw.pp.0.cpp.diag.yml /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.digitrec_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.digitrec_sw.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.digitrec_sw.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.digitrec_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/tidy-3.1.digitrec_sw.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-legacy-rewriter.digitrec_sw.pp.0.cpp.out.log 2> /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/xilinx-legacy-rewriter.digitrec_sw.pp.0.cpp.err.log 
Command       tidy_31 done; 0.14 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.bc
Command       clang done; 3.34 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/digitrec_sw.g.bc -hls-opt -except-internalize DigitRec_sw -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g 
Command       llvm-ld done; 1.67 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:39:08 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1738 ; free virtual = 35319
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:39:08 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1738 ; free virtual = 35319
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.68 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DigitRec_sw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.0.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:39:10 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1739 ; free virtual = 35320
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.1.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec_sw.cpp:36) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.2.prechk.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:39:10 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1739 ; free virtual = 35320
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.g.1.bc to /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.1.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning small array 'dists' (digitrec_sw.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'labels' (digitrec_sw.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dists' (digitrec_sw.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'labels' (digitrec_sw.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec_sw.cpp:36) automatically.
Command         transform done; 0.16 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.1.tmp.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'knn_vote' into 'DigitRec_sw' (digitrec_sw.cpp:111) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (digitrec_sw.cpp:29)...3 expression(s) balanced.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:39:10 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1739 ; free virtual = 35320
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.2.bc -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:39:10 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1739 ; free virtual = 35320
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.58 sec.
Command     elaborate done; 14.61 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DigitRec_sw' ...
Execute       ap_set_top_model DigitRec_sw 
Execute       get_model_list DigitRec_sw -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DigitRec_sw 
Execute       preproc_iomode -model update_knn 
Execute       get_model_list DigitRec_sw -filter all-wo-channel 
INFO-FLOW: Model list for configure: update_knn DigitRec_sw
INFO-FLOW: Configuring Module : update_knn ...
Execute       set_default_model update_knn 
Execute       apply_spec_resource_limit update_knn 
INFO-FLOW: Configuring Module : DigitRec_sw ...
Execute       set_default_model DigitRec_sw 
Execute       apply_spec_resource_limit DigitRec_sw 
INFO-FLOW: Model list for preprocess: update_knn DigitRec_sw
INFO-FLOW: Preprocessing Module: update_knn ...
Execute       set_default_model update_knn 
Execute       cdfg_preprocess -model update_knn 
Execute       rtl_gen_preprocess update_knn 
INFO-FLOW: Preprocessing Module: DigitRec_sw ...
Execute       set_default_model DigitRec_sw 
Execute       cdfg_preprocess -model DigitRec_sw 
Execute       rtl_gen_preprocess DigitRec_sw 
INFO-FLOW: Model list for synthesis: update_knn DigitRec_sw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_knn 
Execute       schedule -model update_knn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 142.82 seconds; current allocated memory: 126.850 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.verbose.sched.rpt 
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.sched.adb -f 
INFO-FLOW: Finish scheduling update_knn.
Execute       set_default_model update_knn 
Execute       bind -model update_knn 
BIND OPTION: model=update_knn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 127.862 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.bind.adb -f 
INFO-FLOW: Finish binding update_knn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DigitRec_sw 
Execute       schedule -model DigitRec_sw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 128.153 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.verbose.sched.rpt 
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.sched.adb -f 
INFO-FLOW: Finish scheduling DigitRec_sw.
Execute       set_default_model DigitRec_sw 
Execute       bind -model DigitRec_sw 
BIND OPTION: model=DigitRec_sw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 128.640 MB.
Execute       syn_report -verbosereport -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.verbose.bind.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.bind.adb -f 
INFO-FLOW: Finish binding DigitRec_sw.
Execute       get_model_list DigitRec_sw -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess update_knn 
Execute       rtl_gen_preprocess DigitRec_sw 
INFO-FLOW: Model list for RTL generation: update_knn DigitRec_sw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_knn -vendor xilinx -mg_file /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'DigitRec_sw_mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_sw_mux_42_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 130.569 MB.
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_knn -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/rosetta-master/vivado/3d/sol/syn/systemc/update_knn -synmodules update_knn DigitRec_sw 
Execute       gen_rtl update_knn -style xilinx -f -lang vhdl -o /home/vivado/rosetta-master/vivado/3d/sol/syn/vhdl/update_knn 
Execute       gen_rtl update_knn -style xilinx -f -lang vlog -o /home/vivado/rosetta-master/vivado/3d/sol/syn/verilog/update_knn 
Execute       syn_report -csynth -model update_knn -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/update_knn_csynth.rpt 
Execute       syn_report -rtlxml -model update_knn -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/update_knn_csynth.xml 
Execute       syn_report -verbosereport -model update_knn -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model update_knn -f -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info update_knn -p /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DigitRec_sw -vendor xilinx -mg_file /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec_sw/training_set' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec_sw/test_set' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec_sw/results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec_sw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'DigitRec_sw_mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_sw_mux_42_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 134.391 MB.
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.rtl_wrap.cfg.tcl 
Execute       gen_rtl DigitRec_sw -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/rosetta-master/vivado/3d/sol/syn/systemc/DigitRec_sw -synmodules update_knn DigitRec_sw 
Execute       gen_rtl DigitRec_sw -istop -style xilinx -f -lang vhdl -o /home/vivado/rosetta-master/vivado/3d/sol/syn/vhdl/DigitRec_sw 
Execute       gen_rtl DigitRec_sw -istop -style xilinx -f -lang vlog -o /home/vivado/rosetta-master/vivado/3d/sol/syn/verilog/DigitRec_sw 
Execute       syn_report -csynth -model DigitRec_sw -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/DigitRec_sw_csynth.rpt 
Execute       syn_report -rtlxml -model DigitRec_sw -o /home/vivado/rosetta-master/vivado/3d/sol/syn/report/DigitRec_sw_csynth.xml 
Execute       syn_report -verbosereport -model DigitRec_sw -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.verbose.rpt 
Command       syn_report done; 0.23 sec.
Execute       db_write -model DigitRec_sw -f -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info DigitRec_sw -p /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw 
Execute       export_constraint_db -f -tool general -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.constraint.tcl 
Execute       syn_report -designview -model DigitRec_sw -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.design.xml 
Command       syn_report done; 0.12 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model DigitRec_sw -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model DigitRec_sw -o /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks DigitRec_sw 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain DigitRec_sw 
INFO-FLOW: Model list for RTL component generation: update_knn DigitRec_sw
INFO-FLOW: Handling components in module [update_knn] ... 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.compgen.tcl 
INFO-FLOW: Found component DigitRec_sw_mux_32_32_1_1.
INFO-FLOW: Append model DigitRec_sw_mux_32_32_1_1
INFO-FLOW: Found component DigitRec_sw_mux_42_1_1_1.
INFO-FLOW: Append model DigitRec_sw_mux_42_1_1_1
INFO-FLOW: Found component DigitRec_sw_mux_42_1_1_1.
INFO-FLOW: Append model DigitRec_sw_mux_42_1_1_1
INFO-FLOW: Found component DigitRec_sw_mux_42_1_1_1.
INFO-FLOW: Append model DigitRec_sw_mux_42_1_1_1
INFO-FLOW: Handling components in module [DigitRec_sw] ... 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.compgen.tcl 
INFO-FLOW: Found component DigitRec_sw_mux_42_32_1_1.
INFO-FLOW: Append model DigitRec_sw_mux_42_32_1_1
INFO-FLOW: Found component DigitRec_sw_votes.
INFO-FLOW: Append model DigitRec_sw_votes
INFO-FLOW: Append model update_knn
INFO-FLOW: Append model DigitRec_sw
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: DigitRec_sw_mux_32_32_1_1 DigitRec_sw_mux_42_1_1_1 DigitRec_sw_mux_42_1_1_1 DigitRec_sw_mux_42_1_1_1 DigitRec_sw_mux_42_32_1_1 DigitRec_sw_votes update_knn DigitRec_sw
INFO-FLOW: To file: write model DigitRec_sw_mux_32_32_1_1
INFO-FLOW: To file: write model DigitRec_sw_mux_42_1_1_1
INFO-FLOW: To file: write model DigitRec_sw_mux_42_1_1_1
INFO-FLOW: To file: write model DigitRec_sw_mux_42_1_1_1
INFO-FLOW: To file: write model DigitRec_sw_mux_42_32_1_1
INFO-FLOW: To file: write model DigitRec_sw_votes
INFO-FLOW: To file: write model update_knn
INFO-FLOW: To file: write model DigitRec_sw
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/vivado/rosetta-master/vivado/3d/sol
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DigitRec_sw_votes_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/vivado/rosetta-master/vivado/3d/sol
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DigitRec_sw xml_exists=1
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
Execute         source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.compgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.compgen.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.constraint.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=8
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.compgen.dataonly.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.constraint.tcl 
Execute       sc_get_clocks DigitRec_sw 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/update_knn.tbgen.tcl 
Execute       source /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/DigitRec_sw.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/vivado/rosetta-master/vivado/3d/sol/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:39:13 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1732 ; free virtual = 35318
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec_sw.
Command     autosyn done; 3.11 sec.
Command   csynth_design done; 17.74 sec.
Execute   is_hidden open_project 
Execute   is_hidden open_platform 
Execute   open_project face 
INFO: [HLS 200-10] Creating and opening project '/home/vivado/rosetta-master/vivado/face'.
Execute   is_hidden open_project 
Execute   is_hidden open 
Execute   is_hidden opt_and_import_c 
Execute   is_hidden open_solution 
Execute   is_hidden open_platform 
Execute   is_hidden open_project 
Execute   is_hidden open 
Execute   is_hidden open_solution 
Execute   is_hidden open_platform 
Execute   is_hidden open_solution 
Execute   open_solution sol 
Execute     cleanup_all 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/vivado/HLStools/rosetta_benchmarks/3d/sol opened at Wed Jun 24 18:37:30 UTC 2020
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Command       ap_source done; 0.12 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.19 sec.
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.27 sec.
Command     ap_source done; 0.27 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Command       ap_part_info done; 2.87 sec.
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k160t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xc7k160t-fbg484-1 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.29 sec.
Execute     ap_part_info -data single -name xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 3.86 sec.
Execute   is_hidden add_files 
Execute   is_hidden add_file 
Execute   add_files rendering_sw.cpp 
INFO: [HLS 200-10] Adding design file 'rendering_sw.cpp' to the project
Execute     is_xip rendering_sw.cpp 
Execute   add_files rendering_sw.h 
INFO: [HLS 200-10] Adding design file 'rendering_sw.h' to the project
Execute   is_hidden set_top 
Execute   set_top rendering_sw 
Execute   is_hidden csynth_design 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file digitrec_sw.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file digitrec_sw.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'rendering_sw.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling rendering_sw.cpp as C++
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted rendering_sw.cpp 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "rendering_sw.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E rendering_sw.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp
Command       clang done; 3.8 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.84 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp"  -o "/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/useless.bc
Command       clang done; 3.58 sec.
INFO-FLOW: Done: GCC PP time: 8.2 seconds per iteration
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 -directive=/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/.systemc_flag -quiet -fix-errors /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 -directive=/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/all.directive.json -quiet -fix-errors /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.diag.yml /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/xilinx-dataflow-lawyer.rendering_sw.pp.0.cpp.err.log 
Command       ap_eval done; 0.46 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/tidy-3.1.rendering_sw.pp.0.cpp.err.log 
Execute         source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/xilinx-legacy-rewriter.rendering_sw.pp.0.cpp.out.log 2> /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/xilinx-legacy-rewriter.rendering_sw.pp.0.cpp.err.log 
Command         ap_eval done; 0.43 sec.
Command       tidy_31 done; 0.54 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.bc
Command       clang done; 3.36 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.g.bc -hls-opt -except-internalize rendering_sw -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g 
Command       llvm-ld done; 1.95 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13622 ; free virtual = 36529
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13622 ; free virtual = 36529
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.pp.bc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.23 sec.
Execute         llvm-ld /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.7 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rendering_sw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g.0.bc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:59 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13614 ; free virtual = 36527
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g.1.bc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'check_clockwise' into 'rasterization1' (rendering_sw.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'clockwise_vertices' into 'rasterization1' (rendering_sw.cpp:154) automatically.
INFO: [XFORM 203-602] Inlining function 'find_min' into 'rasterization1' (rendering_sw.cpp:157) automatically.
INFO: [XFORM 203-602] Inlining function 'find_max' into 'rasterization1' (rendering_sw.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'pixel_in_triangle' into 'rasterization2' (rendering_sw.cpp:186) automatically.
INFO: [XFORM 203-602] Inlining function 'projection' into 'rendering_sw' (rendering_sw.cpp:279) automatically.
Command         transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g.2.prechk.bc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:59 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13614 ; free virtual = 36527
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.g.1.bc to /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.o.1.bc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'max_min' (rendering_sw.cpp:266) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_index' (rendering_sw.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'check_clockwise' into 'rasterization1' (rendering_sw.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'clockwise_vertices' into 'rasterization1' (rendering_sw.cpp:154) automatically.
INFO: [XFORM 203-602] Inlining function 'find_min' into 'rasterization1' (rendering_sw.cpp:157) automatically.
INFO: [XFORM 203-602] Inlining function 'find_max' into 'rasterization1' (rendering_sw.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'pixel_in_triangle' into 'rasterization2' (rendering_sw.cpp:186) automatically.
INFO: [XFORM 203-602] Inlining function 'projection' into 'rendering_sw' (rendering_sw.cpp:279) automatically.
INFO: [XFORM 203-602] Inlining function 'rasterization2' into 'rendering_sw' (rendering_sw.cpp:281) automatically.
Command         transform done; 0.31 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.o.1.tmp.bc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rendering_sw.cpp:148:53) to (rendering_sw.cpp:167:1) in function 'rasterization1'... converting 15 basic blocks.
INFO: [XFORM 203-602] Inlining function 'rasterization1' into 'rendering_sw' (rendering_sw.cpp:280) automatically.
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13595 ; free virtual = 36508
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.o.2.bc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13585 ; free virtual = 36499
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.97 sec.
Command     elaborate done; 17.72 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rendering_sw' ...
Execute       ap_set_top_model rendering_sw 
Execute       get_model_list rendering_sw -filter all-wo-channel -topdown 
Execute       preproc_iomode -model rendering_sw 
Execute       preproc_iomode -model coloringFB 
Execute       preproc_iomode -model zculling 
Execute       get_model_list rendering_sw -filter all-wo-channel 
INFO-FLOW: Model list for configure: zculling coloringFB rendering_sw
INFO-FLOW: Configuring Module : zculling ...
Execute       set_default_model zculling 
Execute       apply_spec_resource_limit zculling 
INFO-FLOW: Configuring Module : coloringFB ...
Execute       set_default_model coloringFB 
Execute       apply_spec_resource_limit coloringFB 
INFO-FLOW: Configuring Module : rendering_sw ...
Execute       set_default_model rendering_sw 
Execute       apply_spec_resource_limit rendering_sw 
INFO-FLOW: Model list for preprocess: zculling coloringFB rendering_sw
INFO-FLOW: Preprocessing Module: zculling ...
Execute       set_default_model zculling 
Execute       cdfg_preprocess -model zculling 
Execute       rtl_gen_preprocess zculling 
INFO-FLOW: Preprocessing Module: coloringFB ...
Execute       set_default_model coloringFB 
Execute       cdfg_preprocess -model coloringFB 
Execute       rtl_gen_preprocess coloringFB 
INFO-FLOW: Preprocessing Module: rendering_sw ...
Execute       set_default_model rendering_sw 
Execute       cdfg_preprocess -model rendering_sw 
Execute       rtl_gen_preprocess rendering_sw 
WARNING: [SYN 201-107] Renaming port name 'rendering_sw/output' to 'rendering_sw/output_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: zculling coloringFB rendering_sw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zculling 
Execute       schedule -model zculling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 60.05 seconds; current allocated memory: 119.474 MB.
Execute       syn_report -verbosereport -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.sched.adb -f 
INFO-FLOW: Finish scheduling zculling.
Execute       set_default_model zculling 
Execute       bind -model zculling 
BIND OPTION: model=zculling
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 119.894 MB.
Execute       syn_report -verbosereport -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.verbose.bind.rpt 
Execute       db_write -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.bind.adb -f 
INFO-FLOW: Finish binding zculling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model coloringFB 
Execute       schedule -model coloringFB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 120.054 MB.
Execute       syn_report -verbosereport -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.verbose.sched.rpt 
Execute       db_write -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.sched.adb -f 
INFO-FLOW: Finish scheduling coloringFB.
Execute       set_default_model coloringFB 
Execute       bind -model coloringFB 
BIND OPTION: model=coloringFB
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 120.242 MB.
Execute       syn_report -verbosereport -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.verbose.bind.rpt 
Execute       db_write -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.bind.adb -f 
INFO-FLOW: Finish binding coloringFB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rendering_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rendering_sw 
Execute       schedule -model rendering_sw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 121.018 MB.
Execute       syn_report -verbosereport -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.verbose.sched.rpt 
Execute       db_write -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.sched.adb -f 
INFO-FLOW: Finish scheduling rendering_sw.
Execute       set_default_model rendering_sw 
Execute       bind -model rendering_sw 
BIND OPTION: model=rendering_sw
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 121.867 MB.
Execute       syn_report -verbosereport -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.verbose.bind.rpt 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.bind.adb -f 
INFO-FLOW: Finish binding rendering_sw.
Execute       get_model_list rendering_sw -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess zculling 
Execute       rtl_gen_preprocess coloringFB 
Execute       rtl_gen_preprocess rendering_sw 
INFO-FLOW: Model list for RTL generation: zculling coloringFB rendering_sw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model zculling -vendor xilinx -mg_file /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 122.436 MB.
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       gen_rtl zculling -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/systemc/zculling -synmodules zculling coloringFB rendering_sw 
Execute       gen_rtl zculling -style xilinx -f -lang vhdl -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/vhdl/zculling 
Execute       gen_rtl zculling -style xilinx -f -lang vlog -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/verilog/zculling 
Execute       syn_report -csynth -model zculling -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/report/zculling_csynth.rpt 
Execute       syn_report -rtlxml -model zculling -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/report/zculling_csynth.xml 
Execute       syn_report -verbosereport -model zculling -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.verbose.rpt 
Execute       db_write -model zculling -f -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.adb 
Execute       gen_tb_info zculling -p /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model coloringFB -vendor xilinx -mg_file /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 123.887 MB.
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       gen_rtl coloringFB -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/systemc/coloringFB -synmodules zculling coloringFB rendering_sw 
Execute       gen_rtl coloringFB -style xilinx -f -lang vhdl -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/vhdl/coloringFB 
Execute       gen_rtl coloringFB -style xilinx -f -lang vlog -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/verilog/coloringFB 
Execute       syn_report -csynth -model coloringFB -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/report/coloringFB_csynth.rpt 
Execute       syn_report -rtlxml -model coloringFB -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/report/coloringFB_csynth.xml 
Execute       syn_report -verbosereport -model coloringFB -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.verbose.rpt 
Execute       db_write -model coloringFB -f -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.adb 
Execute       gen_tb_info coloringFB -p /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rendering_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rendering_sw -vendor xilinx -mg_file /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_x0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_y0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_z0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_x1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_y1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_z1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_x2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_y2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/triangle_3ds_z2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rendering_sw/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rendering_sw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rendering_sw_udiv_16ns_8ns_8_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rendering_sw_urem_16ns_8ns_8_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rendering_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 126.246 MB.
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       gen_rtl rendering_sw -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/systemc/rendering_sw -synmodules zculling coloringFB rendering_sw 
Execute       gen_rtl rendering_sw -istop -style xilinx -f -lang vhdl -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/vhdl/rendering_sw 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl rendering_sw -istop -style xilinx -f -lang vlog -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/verilog/rendering_sw 
Execute       syn_report -csynth -model rendering_sw -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/report/rendering_sw_csynth.rpt 
Execute       syn_report -rtlxml -model rendering_sw -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/syn/report/rendering_sw_csynth.xml 
Execute       syn_report -verbosereport -model rendering_sw -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.verbose.rpt 
Command       syn_report done; 0.39 sec.
Execute       db_write -model rendering_sw -f -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.adb 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info rendering_sw -p /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw 
Execute       export_constraint_db -f -tool general -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.constraint.tcl 
Execute       syn_report -designview -model rendering_sw -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.design.xml 
Command       syn_report done; 0.19 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model rendering_sw -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model rendering_sw -o /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks rendering_sw 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain rendering_sw 
INFO-FLOW: Model list for RTL component generation: zculling coloringFB rendering_sw
INFO-FLOW: Handling components in module [zculling] ... 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.compgen.tcl 
INFO-FLOW: Found component zculling_z_buffer.
INFO-FLOW: Append model zculling_z_buffer
INFO-FLOW: Handling components in module [coloringFB] ... 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
INFO-FLOW: Handling components in module [rendering_sw] ... 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
INFO-FLOW: Found component rendering_sw_urem_16ns_8ns_8_20_seq_1.
INFO-FLOW: Append model rendering_sw_urem_16ns_8ns_8_20_seq_1
INFO-FLOW: Found component rendering_sw_udiv_16ns_8ns_8_20_seq_1.
INFO-FLOW: Append model rendering_sw_udiv_16ns_8ns_8_20_seq_1
INFO-FLOW: Found component rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1.
INFO-FLOW: Append model rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1
INFO-FLOW: Found component rendering_sw_fragment_x.
INFO-FLOW: Append model rendering_sw_fragment_x
INFO-FLOW: Append model zculling
INFO-FLOW: Append model coloringFB
INFO-FLOW: Append model rendering_sw
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: zculling_z_buffer rendering_sw_urem_16ns_8ns_8_20_seq_1 rendering_sw_udiv_16ns_8ns_8_20_seq_1 rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1 rendering_sw_fragment_x zculling coloringFB rendering_sw
INFO-FLOW: To file: write model zculling_z_buffer
INFO-FLOW: To file: write model rendering_sw_urem_16ns_8ns_8_20_seq_1
INFO-FLOW: To file: write model rendering_sw_udiv_16ns_8ns_8_20_seq_1
INFO-FLOW: To file: write model rendering_sw_mac_mulsub_9s_9s_18ns_18_1_1
INFO-FLOW: To file: write model rendering_sw_fragment_x
INFO-FLOW: To file: write model zculling
INFO-FLOW: To file: write model coloringFB
INFO-FLOW: To file: write model rendering_sw
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/vivado/HLStools/rosetta_benchmarks/3d/sol
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'zculling_z_buffer_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'rendering_sw_urem_16ns_8ns_8_20_seq_1_div'
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'rendering_sw_udiv_16ns_8ns_8_20_seq_1_div'
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'rendering_sw_fragment_x_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/vivado/HLStools/rosetta_benchmarks/3d/sol
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=rendering_sw xml_exists=1
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.compgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.compgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.compgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.compgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.compgen.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.constraint.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=22
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=22
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.rtl_wrap.cfg.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.compgen.dataonly.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.constraint.tcl 
Execute       sc_get_clocks rendering_sw 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data names -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info -quiet 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/zculling.tbgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/coloringFB.tbgen.tcl 
Execute       source /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/rendering_sw.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/vivado/HLStools/rosetta_benchmarks/3d/sol/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:04 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13552 ; free virtual = 36478
INFO: [VHDL 208-304] Generating VHDL RTL for rendering_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for rendering_sw.
Command     autosyn done; 4.48 sec.
Command   csynth_design done; 22.22 sec.
Execute   cleanup_all 
