# SAR-ADC-10b
This is 10-bit resolution Successive Approximation Register Analog-to-Digital-Converter using 180nm CMOS technology.



The design performs at:


|Specification (Unit) | Simulated Result |
|---|---|
|Supply Voltage (V)|1.8|
|Input CM Voltage (V)|0.9|
|Input Range (Vp-p)|1.8|
|Sampling Capacitance (pF)|3.55|
|Sampling Rate (MS/s)|2|
|ENOB (bits)|9.09|
|SINAD (dB)|56.48|
|SNR (dB)|56.77|
|SFDR (dBc)|67.79|
|Power (mW)|1.920|

The project mainly utilizes a monotonic switching procedure described in the following paper.

C. -C. Liu, S. -J. Chang, G. -Y. Huang and Y. -Z. Lin, "A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure," in IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731-740, April 2010, doi: 10.1109/JSSC.2010.2042254.
keywords: {Capacitors;CMOS technology;Capacitance;Voltage;Power dissipation;Energy consumption;Analog-digital conversion;Energy efficiency;Sampling methods;CMOS process;Analog-to-digital converter;energy efficient;low power;successive approximation register},


