Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr 10 13:21:11 2018
| Host         : XHDJAYESHK30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : wave_gen
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.097        0.000                      0                 1205        0.093        0.000                      0                 1200        1.100        0.000                       0                   487  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin_p            {0.000 2.500}        5.000           200.000         
  clk_out1_clk_core  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_core  {0.000 2.581}        5.161           193.750         
    clk_samp         {0.000 82.581}       165.161         6.055           
    spi_clk          {2.581 5.161}        5.161           193.750         
  clkfbout_clk_core  {0.000 2.500}        5.000           200.000         
clk_tx_virtual       {0.000 2.580}        5.161           193.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p                                                                                                                                                              1.100        0.000                       0                     1  
  clk_out1_clk_core        1.353        0.000                      0                  727        0.111        0.000                      0                  727        1.858        0.000                       0                   273  
  clk_out2_clk_core        0.955        0.000                      0                  287        0.106        0.000                      0                  287        2.181        0.000                       0                   153  
    clk_samp               1.354        0.000                      0                  162        0.160        0.000                      0                  162       82.181        0.000                       0                    57  
  clkfbout_clk_core                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pin_p          clk_out1_clk_core        1.003        0.000                      0                    1        1.265        0.000                      0                    1  
clk_out1_clk_core  clk_out2_clk_core        3.730        0.000                      0                   48                                                                        
clk_samp           clk_out2_clk_core        3.260        0.000                      0                   20        0.149        0.000                      0                   20  
clk_tx_virtual     clk_out2_clk_core        1.181        0.000                      0                    1        1.285        0.000                      0                    1  
clk_out2_clk_core  clk_samp                 1.541        0.000                      0                   54        0.093        0.000                      0                   54  
clk_out2_clk_core  spi_clk                  0.235        0.000                      0                    3        2.541        0.000                      0                    3  
clk_out2_clk_core  clk_tx_virtual           1.965        0.000                      0                   10        1.095        0.000                      0                   10  
spi_clk            clk_tx_virtual           0.097        0.000                      0                    1        1.095        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        4.145        0.000                      0                    1        0.301        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.567ns  (logic 0.223ns (39.326%)  route 0.344ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.460    -1.860    rst_gen_i0/reset_bridge_clk_rx_i0/clk_dst
    SLICE_X4Y7           FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDPE (Prop_fdpe_C_Q)         0.223    -1.637 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.344    -1.293    rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta
    SLICE_X4Y7           FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.325     0.716    rst_gen_i0/reset_bridge_clk_rx_i0/clk_dst
    SLICE_X4Y7           FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                         clock pessimism             -0.576     0.140    
                         clock uncertainty           -0.058     0.083    
    SLICE_X4Y7           FDPE (Setup_fdpe_C_D)       -0.022     0.061    rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.574ns  (logic 0.223ns (38.865%)  route 0.351ns (61.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.454    -1.866    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X0Y16          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.223    -1.643 r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.351    -1.292    uart_rx_i0/meta_harden_rxd_i0/signal_meta
    SLICE_X0Y16          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.320     0.711    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X0Y16          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism             -0.577     0.134    
                         clock uncertainty           -0.058     0.077    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.007     0.070    uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.865ns (26.090%)  route 2.450ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.436    -1.884    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.736    -1.148 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=9, routed)           0.971    -0.177    cmd_parse_i0/char_fifo_full
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.134 r  cmd_parse_i0/send_char_val_i_1/O
                         net (fo=17, routed)          0.359     0.224    cmd_parse_i0/p_27_in
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.043     0.267 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=3, routed)           0.597     0.865    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.043     0.908 r  cmd_parse_i0/cmd_samp_ram_din[15]_i_1/O
                         net (fo=17, routed)          0.524     1.431    cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.269     3.660    cmd_parse_i0/clk_rx
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[0]/C
                         clock pessimism             -0.623     3.037    
                         clock uncertainty           -0.058     2.980    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.178     2.802    cmd_parse_i0/cmd_samp_ram_din_reg[0]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.865ns (26.090%)  route 2.450ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.436    -1.884    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.736    -1.148 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=9, routed)           0.971    -0.177    cmd_parse_i0/char_fifo_full
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.134 r  cmd_parse_i0/send_char_val_i_1/O
                         net (fo=17, routed)          0.359     0.224    cmd_parse_i0/p_27_in
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.043     0.267 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=3, routed)           0.597     0.865    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.043     0.908 r  cmd_parse_i0/cmd_samp_ram_din[15]_i_1/O
                         net (fo=17, routed)          0.524     1.431    cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.269     3.660    cmd_parse_i0/clk_rx
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[10]/C
                         clock pessimism             -0.623     3.037    
                         clock uncertainty           -0.058     2.980    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.178     2.802    cmd_parse_i0/cmd_samp_ram_din_reg[10]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.865ns (26.090%)  route 2.450ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.436    -1.884    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.736    -1.148 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=9, routed)           0.971    -0.177    cmd_parse_i0/char_fifo_full
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.134 r  cmd_parse_i0/send_char_val_i_1/O
                         net (fo=17, routed)          0.359     0.224    cmd_parse_i0/p_27_in
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.043     0.267 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=3, routed)           0.597     0.865    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.043     0.908 r  cmd_parse_i0/cmd_samp_ram_din[15]_i_1/O
                         net (fo=17, routed)          0.524     1.431    cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.269     3.660    cmd_parse_i0/clk_rx
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[15]/C
                         clock pessimism             -0.623     3.037    
                         clock uncertainty           -0.058     2.980    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.178     2.802    cmd_parse_i0/cmd_samp_ram_din_reg[15]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.865ns (26.090%)  route 2.450ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.436    -1.884    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.736    -1.148 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=9, routed)           0.971    -0.177    cmd_parse_i0/char_fifo_full
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.134 r  cmd_parse_i0/send_char_val_i_1/O
                         net (fo=17, routed)          0.359     0.224    cmd_parse_i0/p_27_in
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.043     0.267 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=3, routed)           0.597     0.865    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.043     0.908 r  cmd_parse_i0/cmd_samp_ram_din[15]_i_1/O
                         net (fo=17, routed)          0.524     1.431    cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.269     3.660    cmd_parse_i0/clk_rx
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[4]/C
                         clock pessimism             -0.623     3.037    
                         clock uncertainty           -0.058     2.980    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.178     2.802    cmd_parse_i0/cmd_samp_ram_din_reg[4]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.865ns (26.090%)  route 2.450ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.436    -1.884    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.736    -1.148 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=9, routed)           0.971    -0.177    cmd_parse_i0/char_fifo_full
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.134 r  cmd_parse_i0/send_char_val_i_1/O
                         net (fo=17, routed)          0.359     0.224    cmd_parse_i0/p_27_in
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.043     0.267 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=3, routed)           0.597     0.865    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.043     0.908 r  cmd_parse_i0/cmd_samp_ram_din[15]_i_1/O
                         net (fo=17, routed)          0.524     1.431    cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.269     3.660    cmd_parse_i0/clk_rx
    SLICE_X10Y11         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[5]/C
                         clock pessimism             -0.623     3.037    
                         clock uncertainty           -0.058     2.980    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.178     2.802    cmd_parse_i0/cmd_samp_ram_din_reg[5]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.729ns (25.501%)  route 2.130ns (74.499%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 3.692 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.457    -1.863    cmd_parse_i0/clk_rx
    SLICE_X7Y11          FDRE                                         r  cmd_parse_i0/send_resp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  cmd_parse_i0/send_resp_data_reg[4]/Q
                         net (fo=25, routed)          0.893    -0.747    resp_gen_i0/send_resp_data[4]
    SLICE_X12Y13         LUT4 (Prop_lut4_I1_O)        0.043    -0.704 r  resp_gen_i0/char_fifo_din[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    -0.704    resp_gen_i0/char_fifo_din[1]_INST_0_i_13_n_0
    SLICE_X12Y13         MUXF7 (Prop_muxf7_I1_O)      0.103    -0.601 r  resp_gen_i0/char_fifo_din[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.346    -0.255    resp_gen_i0/char_fifo_din[1]_INST_0_i_7_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.123    -0.132 r  resp_gen_i0/char_fifo_din[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.132    resp_gen_i0/char_fifo_din[1]_INST_0_i_3_n_0
    SLICE_X12Y11         MUXF7 (Prop_muxf7_I0_O)      0.115    -0.017 r  resp_gen_i0/char_fifo_din[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.382     0.364    resp_gen_i0/char_fifo_din[1]_INST_0_i_1_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I0_O)        0.122     0.486 r  resp_gen_i0/char_fifo_din[1]_INST_0/O
                         net (fo=1, routed)           0.510     0.996    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[1]
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.301     3.692    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.623     3.069    
                         clock uncertainty           -0.058     3.011    
    RAMB18_X0Y2          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.543     2.468    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          2.468    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.865ns (26.955%)  route 2.344ns (73.045%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.436    -1.884    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.736    -1.148 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=9, routed)           0.971    -0.177    cmd_parse_i0/char_fifo_full
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.134 r  cmd_parse_i0/send_char_val_i_1/O
                         net (fo=17, routed)          0.359     0.224    cmd_parse_i0/p_27_in
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.043     0.267 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=3, routed)           0.597     0.865    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.043     0.908 r  cmd_parse_i0/cmd_samp_ram_din[15]_i_1/O
                         net (fo=17, routed)          0.418     1.325    cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.269     3.660    cmd_parse_i0/clk_rx
    SLICE_X9Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[11]/C
                         clock pessimism             -0.601     3.059    
                         clock uncertainty           -0.058     3.002    
    SLICE_X9Y10          FDRE (Setup_fdre_C_CE)      -0.201     2.801    cmd_parse_i0/cmd_samp_ram_din_reg[11]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_din_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.865ns (26.955%)  route 2.344ns (73.045%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 3.660 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.436    -1.884    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y2          FIFO18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.736    -1.148 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=9, routed)           0.971    -0.177    cmd_parse_i0/char_fifo_full
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.043    -0.134 r  cmd_parse_i0/send_char_val_i_1/O
                         net (fo=17, routed)          0.359     0.224    cmd_parse_i0/p_27_in
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.043     0.267 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=3, routed)           0.597     0.865    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.043     0.908 r  cmd_parse_i0/cmd_samp_ram_din[15]_i_1/O
                         net (fo=17, routed)          0.418     1.325    cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.269     3.660    cmd_parse_i0/clk_rx
    SLICE_X9Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[1]/C
                         clock pessimism             -0.601     3.059    
                         clock uncertainty           -0.058     3.002    
    SLICE_X9Y10          FDRE (Setup_fdre_C_CE)      -0.201     2.801    cmd_parse_i0/cmd_samp_ram_din_reg[1]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.630    -0.436    cmd_parse_i0/clk_rx
    SLICE_X7Y10          FDRE                                         r  cmd_parse_i0/arg_sav_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.336 r  cmd_parse_i0/arg_sav_reg[13]/Q
                         net (fo=2, routed)           0.088    -0.248    cmd_parse_i0/data0[1]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.030    -0.218 r  cmd_parse_i0/cmd_samp_ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    cmd_parse_i0/cmd_samp_ram_addr[1]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.852    -0.453    cmd_parse_i0/clk_rx
    SLICE_X6Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[1]/C
                         clock pessimism              0.028    -0.425    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.096    -0.329    cmd_parse_i0/cmd_samp_ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.634    -0.432    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X0Y5           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.100    -0.332 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.060    -0.272    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X0Y5           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.855    -0.450    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X0Y5           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism              0.018    -0.432    
    SLICE_X0Y5           FDPE (Hold_fdpe_C_D)         0.047    -0.385    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@535.000ns - clk_out1_clk_core rise@535.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.528%)  route 0.083ns (39.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Timing Exception:       MultiCycle Path   Setup -end   108    Hold  -start 107  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                    535.000   535.000 r  
    V20                                               0.000   535.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   535.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385   535.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   535.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700   533.188 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720   533.908    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   533.934 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.596   534.530    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X9Y18          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.100   534.630 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.083   534.714    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.028   534.742 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000   534.742    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1_n_0
    SLICE_X8Y18          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                    535.000   535.000 r  
    V20                                               0.000   535.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   535.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454   535.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   536.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123   532.884 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781   533.665    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   533.695 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.814   534.509    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X8Y18          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.032   534.541    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.087   534.628    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       -534.628    
                         arrival time                         534.742    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.632    -0.434    cmd_parse_i0/clk_rx
    SLICE_X2Y11          FDRE                                         r  cmd_parse_i0/arg_sav_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.118    -0.316 r  cmd_parse_i0/arg_sav_reg[22]/Q
                         net (fo=2, routed)           0.055    -0.261    cmd_parse_i0/arg_sav_reg_n_0_[22]
    SLICE_X2Y11          FDRE                                         r  cmd_parse_i0/arg_sav_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.853    -0.452    cmd_parse_i0/clk_rx
    SLICE_X2Y11          FDRE                                         r  cmd_parse_i0/arg_sav_reg[26]/C
                         clock pessimism              0.018    -0.434    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.042    -0.392    cmd_parse_i0/arg_sav_reg[26]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 resp_gen_i0/to_bcd_i0/old_value_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resp_gen_i0/to_bcd_i0/val_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.601    -0.465    resp_gen_i0/to_bcd_i0/clk_rx
    SLICE_X12Y8          FDRE                                         r  resp_gen_i0/to_bcd_i0/old_value_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.107    -0.358 f  resp_gen_i0/to_bcd_i0/old_value_val_reg/Q
                         net (fo=1, routed)           0.054    -0.304    resp_gen_i0/to_bcd_i0/old_value_val
    SLICE_X12Y8          LUT2 (Prop_lut2_I1_O)        0.064    -0.240 r  resp_gen_i0/to_bcd_i0/val_d1_i_1/O
                         net (fo=1, routed)           0.000    -0.240    resp_gen_i0/to_bcd_i0/val_d1_i_1_n_0
    SLICE_X12Y8          FDRE                                         r  resp_gen_i0/to_bcd_i0/val_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.822    -0.483    resp_gen_i0/to_bcd_i0/clk_rx
    SLICE_X12Y8          FDRE                                         r  resp_gen_i0/to_bcd_i0/val_d1_reg/C
                         clock pessimism              0.018    -0.465    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.087    -0.378    resp_gen_i0/to_bcd_i0/val_d1_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.118ns (24.583%)  route 0.362ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.601    -0.465    cmd_parse_i0/clk_rx
    SLICE_X8Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.118    -0.347 r  cmd_parse_i0/cmd_samp_ram_din_reg[13]/Q
                         net (fo=1, routed)           0.362     0.015    samp_ram_i0/dina[13]
    RAMB18_X0Y4          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.848    -0.457    samp_ram_i0/clka
    RAMB18_X0Y4          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.033    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296    -0.128    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/arg_sav_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.118ns (64.565%)  route 0.065ns (35.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.632    -0.434    cmd_parse_i0/clk_rx
    SLICE_X2Y11          FDRE                                         r  cmd_parse_i0/arg_sav_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.118    -0.316 r  cmd_parse_i0/arg_sav_reg[23]/Q
                         net (fo=2, routed)           0.065    -0.251    cmd_parse_i0/arg_sav_reg_n_0_[23]
    SLICE_X2Y11          FDRE                                         r  cmd_parse_i0/arg_sav_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.853    -0.452    cmd_parse_i0/clk_rx
    SLICE_X2Y11          FDRE                                         r  cmd_parse_i0/arg_sav_reg[27]/C
                         clock pessimism              0.018    -0.434    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.038    -0.396    cmd_parse_i0/arg_sav_reg[27]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_samp_src_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.337%)  route 0.121ns (54.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.628    -0.438    cmd_parse_i0/clk_rx
    SLICE_X5Y14          FDRE                                         r  cmd_parse_i0/speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.338 r  cmd_parse_i0/speed_reg[8]/Q
                         net (fo=3, routed)           0.121    -0.217    clkx_spd_i0/bus_src[8]
    SLICE_X3Y14          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.850    -0.455    clkx_spd_i0/clk_src
    SLICE_X3Y14          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[8]/C
                         clock pessimism              0.051    -0.404    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.041    -0.363    clkx_spd_i0/bus_samp_src_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.321%)  route 0.137ns (51.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.632    -0.434    cmd_parse_i0/clk_rx
    SLICE_X3Y10          FDRE                                         r  cmd_parse_i0/arg_sav_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  cmd_parse_i0/arg_sav_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.197    cmd_parse_i0/arg_sav_reg_n_0_[0]
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.028    -0.169 r  cmd_parse_i0/cmd_samp_ram_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    cmd_parse_i0/cmd_samp_ram_addr[4]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.852    -0.453    cmd_parse_i0/clk_rx
    SLICE_X6Y10          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[4]/C
                         clock pessimism              0.051    -0.402    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.087    -0.315    cmd_parse_i0/cmd_samp_ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/prescale_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.257%)  route 0.107ns (51.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.632    -0.434    cmd_parse_i0/clk_rx
    SLICE_X3Y10          FDRE                                         r  cmd_parse_i0/arg_sav_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  cmd_parse_i0/arg_sav_reg[0]/Q
                         net (fo=8, routed)           0.107    -0.226    cmd_parse_i0/arg_sav_reg_n_0_[0]
    SLICE_X3Y11          FDRE                                         r  cmd_parse_i0/prescale_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.853    -0.452    cmd_parse_i0/clk_rx
    SLICE_X3Y11          FDRE                                         r  cmd_parse_i0/prescale_reg[4]/C
                         clock pessimism              0.032    -0.420    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.047    -0.373    cmd_parse_i0/prescale_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X0Y4      samp_ram_i0/mem_array_reg/CLKARDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            1.839         5.000       3.161      RAMB18_X0Y2      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X0Y5       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X6Y10      cmd_parse_i0/cmd_samp_ram_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y5       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y12      cmd_parse_i0/speed_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y12      cmd_parse_i0/speed_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X1Y12      clkx_spd_i0/bus_samp_src_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X16Y12     resp_gen_i0/to_bcd_i0/bcd_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y6       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 dac_spi_i0/old_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.581ns  (clk_out2_clk_core fall@2.581ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.266ns (23.916%)  route 0.846ns (76.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 1.362 - 2.581 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.461    -1.859    dac_spi_i0/clk_tx
    SLICE_X0Y9           FDRE                                         r  dac_spi_i0/old_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  dac_spi_i0/old_active_reg/Q
                         net (fo=2, routed)           0.442    -1.194    dac_spi_i0/old_active
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.043    -1.151 r  dac_spi_i0/out_ddr_flop_spi_clk_i0_i_1/O
                         net (fo=1, routed)           0.405    -0.746    dac_spi_i0/out_ddr_flop_spi_clk_i0/d_fall
    OLOGIC_X0Y10         ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core fall edge)
                                                      2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     3.292 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.278    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -1.730 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.111    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.028 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.390     1.362    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR                                         f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                         clock pessimism             -0.623     0.739    
                         clock uncertainty           -0.058     0.681    
    OLOGIC_X0Y10         ODDR (Setup_oddr_C_D2)      -0.473     0.208    dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.709ns  (logic 0.236ns (33.300%)  route 0.473ns (66.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.407    -1.913    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X8Y5           FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.236    -1.677 r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.473    -1.204    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta
    SLICE_X8Y5           FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.272     0.663    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X8Y5           FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.576     0.087    
                         clock uncertainty           -0.058     0.030    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)       -0.058    -0.028    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.602ns  (logic 0.236ns (39.183%)  route 0.366ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -1.868ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.452    -1.868    clkx_spd_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X2Y18          FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.236    -1.632 r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.366    -1.265    clkx_spd_i0/meta_harden_bus_new_i0/signal_meta
    SLICE_X2Y18          FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.318     0.709    clkx_spd_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X2Y18          FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.577     0.132    
                         clock uncertainty           -0.058     0.075    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)       -0.080    -0.005    clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.965%)  route 0.380ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -1.862ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.458    -1.862    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X0Y13          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.639 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.380    -1.258    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
    SLICE_X0Y13          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.323     0.714    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X0Y13          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/C
                         clock pessimism             -0.576     0.138    
                         clock uncertainty           -0.058     0.081    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.013     0.068    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.591ns  (logic 0.259ns (43.854%)  route 0.332ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -1.868ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.452    -1.868    clkx_pre_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X2Y18          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.259    -1.609 r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.332    -1.277    clkx_pre_i0/meta_harden_bus_new_i0/signal_meta
    SLICE_X2Y18          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.318     0.709    clkx_pre_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X2Y18          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.577     0.132    
                         clock uncertainty           -0.058     0.075    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)       -0.010     0.065    clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.559ns  (logic 0.223ns (39.900%)  route 0.336ns (60.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.459    -1.861    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_dst
    SLICE_X4Y8           FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.638 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.336    -1.302    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta
    SLICE_X4Y8           FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.324     0.715    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_dst
    SLICE_X4Y8           FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                         clock pessimism             -0.576     0.139    
                         clock uncertainty           -0.058     0.082    
    SLICE_X4Y8           FDRE (Setup_fdre_C_D)       -0.022     0.060    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.559ns  (logic 0.223ns (39.900%)  route 0.336ns (60.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.575ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.462    -1.858    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X0Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.223    -1.635 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/Q
                         net (fo=1, routed)           0.336    -1.299    rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta
    SLICE_X0Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.326     0.717    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X0Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                         clock pessimism             -0.575     0.142    
                         clock uncertainty           -0.058     0.085    
    SLICE_X0Y6           FDPE (Setup_fdpe_C_D)       -0.022     0.063    rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_pre_i0/bus_dst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.266ns (8.359%)  route 2.916ns (91.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 3.870 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.462    -1.858    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X0Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.223    -1.635 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=132, routed)         2.148     0.513    clkx_pre_i0/rst_clk_dst
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.043     0.556 r  clkx_pre_i0/bus_dst[15]_i_1/O
                         net (fo=16, routed)          0.769     1.325    clkx_pre_i0/bus_dst[15]_i_1_n_0
    SLICE_X7Y18          FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.317     3.870    clkx_pre_i0/clk_dst
    SLICE_X7Y18          FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/C
                         clock pessimism             -0.623     3.247    
                         clock uncertainty           -0.058     3.189    
    SLICE_X7Y18          FDRE (Setup_fdre_C_CE)      -0.201     2.988    clkx_pre_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                          2.988    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_pre_i0/bus_dst_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.266ns (8.359%)  route 2.916ns (91.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 3.870 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.462    -1.858    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X0Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.223    -1.635 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=132, routed)         2.148     0.513    clkx_pre_i0/rst_clk_dst
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.043     0.556 r  clkx_pre_i0/bus_dst[15]_i_1/O
                         net (fo=16, routed)          0.769     1.325    clkx_pre_i0/bus_dst[15]_i_1_n_0
    SLICE_X7Y18          FDRE                                         r  clkx_pre_i0/bus_dst_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.317     3.870    clkx_pre_i0/clk_dst
    SLICE_X7Y18          FDRE                                         r  clkx_pre_i0/bus_dst_reg[11]/C
                         clock pessimism             -0.623     3.247    
                         clock uncertainty           -0.058     3.189    
    SLICE_X7Y18          FDRE (Setup_fdre_C_CE)      -0.201     2.988    clkx_pre_i0/bus_dst_reg[11]
  -------------------------------------------------------------------
                         required time                          2.988    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_pre_i0/bus_dst_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.266ns (8.359%)  route 2.916ns (91.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 3.870 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.462    -1.858    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X0Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.223    -1.635 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=132, routed)         2.148     0.513    clkx_pre_i0/rst_clk_dst
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.043     0.556 r  clkx_pre_i0/bus_dst[15]_i_1/O
                         net (fo=16, routed)          0.769     1.325    clkx_pre_i0/bus_dst[15]_i_1_n_0
    SLICE_X7Y18          FDRE                                         r  clkx_pre_i0/bus_dst_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.317     3.870    clkx_pre_i0/clk_dst
    SLICE_X7Y18          FDRE                                         r  clkx_pre_i0/bus_dst_reg[13]/C
                         clock pessimism             -0.623     3.247    
                         clock uncertainty           -0.058     3.189    
    SLICE_X7Y18          FDRE (Setup_fdre_C_CE)      -0.201     2.988    clkx_pre_i0/bus_dst_reg[13]
  -------------------------------------------------------------------
                         required time                          2.988    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/led_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_clk_tx_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.277    samp_gen_i0/led_clk_tx[6]
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.049    -0.383    samp_gen_i0/led_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/led_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_clk_tx_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.277    samp_gen_i0/led_clk_tx[0]
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.047    -0.385    samp_gen_i0/led_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/led_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_clk_tx_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.277    samp_gen_i0/led_clk_tx[5]
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.047    -0.385    samp_gen_i0/led_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/led_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_clk_tx_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.277    samp_gen_i0/led_clk_tx[2]
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.044    -0.388    samp_gen_i0/led_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.774ns - clk_out2_clk_core rise@536.774ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.244%)  route 0.092ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.774   536.774 r  
    V20                                               0.000   536.774 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.774    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385   537.160 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   537.663    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700   534.963 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720   535.682    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   535.708 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.632   536.341    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X7Y4           FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.100   536.440 r  uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/Q
                         net (fo=5, routed)           0.092   536.532    uart_tx_i0/uart_tx_ctl_i0/state_reg_n_0_[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I2_O)        0.028   536.560 r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000   536.560    uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[0]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.774   536.774 r  
    V20                                               0.000   536.774 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.774    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454   537.229 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   537.782    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123   534.659 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781   535.440    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030   535.470 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.854   536.324    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X6Y4           FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.028   536.352    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.087   536.439    uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       -536.438    
                         arrival time                         536.560    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_cs_n_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/dac_cs_n_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.935%)  route 0.070ns (41.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.633    -0.433    dac_spi_i0/clk_tx
    SLICE_X0Y9           FDSE                                         r  dac_spi_i0/dac_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.100    -0.333 r  dac_spi_i0/dac_cs_n_reg/Q
                         net (fo=2, routed)           0.070    -0.263    dac_spi_i0/dac_cs_n
    SLICE_X0Y9           FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.854    -0.451    dac_spi_i0/clk_tx
    SLICE_X0Y9           FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
                         clock pessimism              0.018    -0.433    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.047    -0.386    dac_spi_i0/dac_cs_n_o_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/led_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.127%)  route 0.099ns (49.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_clk_tx_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.232    samp_gen_i0/led_clk_tx[4]
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.043    -0.389    samp_gen_i0/led_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.804%)  route 0.140ns (52.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.631    -0.435    dac_spi_i0/clk_tx
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  dac_spi_i0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.140    -0.195    dac_spi_i0/bit_cnt_reg_n_0_[4]
    SLICE_X3Y9           LUT6 (Prop_lut6_I1_O)        0.028    -0.167 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000    -0.167    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X3Y9           FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.854    -0.451    dac_spi_i0/clk_tx
    SLICE_X3Y9           FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism              0.051    -0.400    
    SLICE_X3Y9           FDSE (Hold_fdse_C_D)         0.060    -0.340    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lb_ctl_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            lb_ctl_i0/txd_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.229%)  route 0.122ns (48.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.633    -0.433    lb_ctl_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X1Y8           FDRE                                         r  lb_ctl_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  lb_ctl_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=1, routed)           0.122    -0.211    lb_ctl_i0/rxd_clk_tx
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.028    -0.183 r  lb_ctl_i0/txd_o_i_1/O
                         net (fo=1, routed)           0.000    -0.183    lb_ctl_i0/txd_o_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  lb_ctl_i0/txd_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.854    -0.451    lb_ctl_i0/clk_tx
    SLICE_X0Y8           FDRE                                         r  lb_ctl_i0/txd_o_reg/C
                         clock pessimism              0.029    -0.422    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.060    -0.362    lb_ctl_i0/txd_o_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.774ns - clk_out2_clk_core rise@536.774ns)
  Data Path Delay:        0.290ns  (logic 0.148ns (51.111%)  route 0.142ns (48.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.774   536.774 r  
    V20                                               0.000   536.774 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.774    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385   537.160 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   537.663    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700   534.963 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720   535.682    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   535.708 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.632   536.341    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X6Y4           FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.118   536.458 r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=7, routed)           0.142   536.600    uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg_n_0_[0]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.030   536.630 r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000   536.630    uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_2_n_0
    SLICE_X6Y5           FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.774   536.774 r  
    V20                                               0.000   536.774 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.774    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454   537.229 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   537.782    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123   534.659 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781   535.440    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030   535.470 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.854   536.324    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X6Y5           FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism              0.031   536.355    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.093   536.448    uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       -536.448    
                         arrival time                         536.630    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 2.581 }
Period(ns):         5.161
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            1.839         5.161       3.322      RAMB18_X0Y2      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     BUFHCE/I            n/a            1.409         5.161       3.753      BUFHCE_X0Y0      clk_gen_i0/BUFHCE_clk_samp_i0/I
Min Period        n/a     BUFG/I              n/a            1.409         5.161       3.753      BUFGCTRL_X0Y1    clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.161       4.090      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         5.161       4.091      OLOGIC_X0Y10     dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
Min Period        n/a     FDRE/C              n/a            0.750         5.161       4.411      SLICE_X8Y5       clkx_nsamp_i0/bus_new_stretch_old_dst_reg/C
Min Period        n/a     FDSE/C              n/a            0.750         5.161       4.411      SLICE_X1Y13      lb_ctl_i0/debouncer_i0/cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.161       4.411      SLICE_X1Y14      lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.161       4.411      SLICE_X2Y15      lb_ctl_i0/debouncer_i0/cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.161       4.411      SLICE_X1Y15      lb_ctl_i0/debouncer_i0/cnt_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.161       208.199    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.581       2.181      SLICE_X1Y13      lb_ctl_i0/debouncer_i0/cnt_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.581       2.181      SLICE_X1Y13      lb_ctl_i0/debouncer_i0/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X1Y14      lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X1Y5       samp_gen_i0/led_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X1Y5       samp_gen_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X1Y5       samp_gen_i0/led_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X1Y5       samp_gen_i0/led_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X1Y5       samp_gen_i0/led_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X1Y5       samp_gen_i0/led_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X1Y5       samp_gen_i0/led_o_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y8       clkx_nsamp_i0/bus_dst_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y8       clkx_nsamp_i0/bus_dst_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y7       clkx_nsamp_i0/bus_dst_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y7       clkx_nsamp_i0/bus_dst_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y7       clkx_nsamp_i0/bus_dst_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y7       clkx_nsamp_i0/bus_dst_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y8       clkx_nsamp_i0/bus_dst_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y8       clkx_nsamp_i0/bus_dst_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y7       clkx_nsamp_i0/bus_dst_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y7       clkx_nsamp_i0/bus_dst_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       82.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.566ns  (logic 0.223ns (39.365%)  route 0.343ns (60.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.658    -1.860    rst_gen_i0/reset_bridge_clk_samp_i0/clk_dst
    SLICE_X4Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDPE (Prop_fdpe_C_Q)         0.223    -1.637 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.343    -1.293    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta
    SLICE_X4Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648     0.039    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066     0.105 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.611     0.716    rst_gen_i0/reset_bridge_clk_samp_i0/clk_dst
    SLICE_X4Y6           FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism             -0.576     0.140    
                         clock uncertainty           -0.058     0.083    
    SLICE_X4Y6           FDPE (Setup_fdpe_C_D)       -0.022     0.061    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             162.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.352ns (13.224%)  route 2.310ns (86.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611     0.798    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.861    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        162.861    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                162.063    

Slack (MET) :             162.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.352ns (13.224%)  route 2.310ns (86.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611     0.798    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.861    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        162.861    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                162.063    

Slack (MET) :             162.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.352ns (13.224%)  route 2.310ns (86.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611     0.798    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.861    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        162.861    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                162.063    

Slack (MET) :             162.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.352ns (13.224%)  route 2.310ns (86.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611     0.798    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.861    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        162.861    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                162.063    

Slack (MET) :             162.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.352ns (13.224%)  route 2.310ns (86.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611     0.798    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.861    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        162.861    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                162.063    

Slack (MET) :             162.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.352ns (13.224%)  route 2.310ns (86.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611     0.798    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.861    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        162.861    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                162.063    

Slack (MET) :             162.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.352ns (13.224%)  route 2.310ns (86.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611     0.798    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.861    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        162.861    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                162.063    

Slack (MET) :             162.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.352ns (13.224%)  route 2.310ns (86.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611     0.798    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.861    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        162.861    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                162.063    

Slack (MET) :             162.125ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.352ns (13.663%)  route 2.224ns (86.337%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.654    -1.864    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.223    -1.641 f  samp_gen_i0/speed_cnt_reg[14]/Q
                         net (fo=2, routed)           0.470    -1.170    samp_gen_i0/speed_cnt_reg[14]
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.043    -1.127 f  samp_gen_i0/samp_cnt[9]_i_11/O
                         net (fo=1, routed)           0.537    -0.591    samp_gen_i0/samp_cnt[9]_i_11_n_0
    SLICE_X5Y12          LUT4 (Prop_lut4_I0_O)        0.043    -0.548 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=21, routed)          0.691     0.144    samp_gen_i0/samp_cnt[9]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.043     0.187 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.526     0.713    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism             -0.623   163.200    
                         clock uncertainty           -0.058   163.142    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.304   162.838    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        162.838    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                162.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.910%)  route 0.286ns (74.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.297    -0.464    samp_gen_i0/clk_samp
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  samp_gen_i0/samp_cnt_reg[5]/Q
                         net (fo=4, routed)           0.286    -0.078    samp_ram_i0/addrb[5]
    RAMB18_X0Y4          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.478    -0.454    samp_ram_i0/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.033    -0.421    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.238    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.132ns (46.744%)  route 0.150ns (53.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.297    -0.464    samp_gen_i0/clk_samp
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.150    -0.213    samp_gen_i0/samp_gen_samp_ram_addr[0]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.032    -0.181 r  samp_gen_i0/samp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    samp_gen_i0/samp_cnt[4]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.449    -0.483    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism              0.033    -0.450    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.096    -0.354    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (45.978%)  route 0.150ns (54.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.297    -0.464    samp_gen_i0/clk_samp
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.150    -0.213    samp_gen_i0/samp_gen_samp_ram_addr[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.028    -0.185 r  samp_gen_i0/samp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    samp_gen_i0/samp_cnt[3]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.449    -0.483    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism              0.033    -0.450    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.087    -0.363    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.341%)  route 0.154ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.325    -0.436    samp_gen_i0/clk_samp
    SLICE_X5Y10          FDRE                                         r  samp_gen_i0/samp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.336 r  samp_gen_i0/samp_reg_reg[10]/Q
                         net (fo=2, routed)           0.154    -0.182    samp_gen_i0/samp[10]
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
                         clock pessimism              0.051    -0.400    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.040    -0.360    samp_gen_i0/led_clk_samp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.107ns (29.167%)  route 0.260ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.297    -0.464    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.107    -0.357 r  samp_gen_i0/samp_cnt_reg[4]/Q
                         net (fo=5, routed)           0.260    -0.097    samp_ram_i0/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.478    -0.454    samp_ram_i0/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.033    -0.421    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.145    -0.276    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_samp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.364%)  route 0.148ns (55.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.326    -0.435    samp_gen_i0/clk_samp
    SLICE_X6Y9           FDRE                                         r  samp_gen_i0/samp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.118    -0.317 r  samp_gen_i0/samp_reg_reg[12]/Q
                         net (fo=2, routed)           0.148    -0.169    samp_gen_i0/samp[12]
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
                         clock pessimism              0.051    -0.400    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.042    -0.358    samp_gen_i0/led_clk_samp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 samp_gen_i0/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/doing_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/active_reg/Q
                         net (fo=5, routed)           0.136    -0.197    samp_gen_i0/active_reg_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I3_O)        0.029    -0.168 r  samp_gen_i0/doing_read_i_1/O
                         net (fo=1, routed)           0.000    -0.168    samp_gen_i0/doing_read0
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/doing_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/doing_read_reg/C
                         clock pessimism              0.018    -0.433    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.075    -0.358    samp_gen_i0/doing_read_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 samp_gen_i0/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.901%)  route 0.157ns (61.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/read_done_reg/Q
                         net (fo=17, routed)          0.157    -0.176    samp_gen_i0/read_done
    SLICE_X6Y9           FDRE                                         r  samp_gen_i0/samp_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.480    -0.452    samp_gen_i0/clk_samp
    SLICE_X6Y9           FDRE                                         r  samp_gen_i0/samp_reg_reg[11]/C
                         clock pessimism              0.051    -0.401    
    SLICE_X6Y9           FDRE (Hold_fdre_C_CE)        0.030    -0.371    samp_gen_i0/samp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 samp_gen_i0/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.901%)  route 0.157ns (61.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/read_done_reg/Q
                         net (fo=17, routed)          0.157    -0.176    samp_gen_i0/read_done
    SLICE_X6Y9           FDRE                                         r  samp_gen_i0/samp_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.480    -0.452    samp_gen_i0/clk_samp
    SLICE_X6Y9           FDRE                                         r  samp_gen_i0/samp_reg_reg[12]/C
                         clock pessimism              0.051    -0.401    
    SLICE_X6Y9           FDRE (Hold_fdre_C_CE)        0.030    -0.371    samp_gen_i0/samp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 samp_gen_i0/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.901%)  route 0.157ns (61.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/read_done_reg/Q
                         net (fo=17, routed)          0.157    -0.176    samp_gen_i0/read_done
    SLICE_X6Y9           FDRE                                         r  samp_gen_i0/samp_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.480    -0.452    samp_gen_i0/clk_samp
    SLICE_X6Y9           FDRE                                         r  samp_gen_i0/samp_reg_reg[15]/C
                         clock pessimism              0.051    -0.401    
    SLICE_X6Y9           FDRE (Hold_fdre_C_CE)        0.030    -0.371    samp_gen_i0/samp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 82.581 }
Period(ns):         165.161
Sources:            { clk_gen_i0/BUFHCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         165.161     163.322    RAMB18_X0Y4  samp_ram_i0/mem_array_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X3Y8   samp_gen_i0/doing_read_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X2Y8   samp_gen_i0/led_clk_samp_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X2Y8   samp_gen_i0/led_clk_samp_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X8Y9   samp_gen_i0/samp_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X8Y9   samp_gen_i0/samp_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X8Y9   samp_gen_i0/samp_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X8Y9   samp_gen_i0/samp_cnt_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X5Y10  samp_gen_i0/samp_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         165.161     164.411    SLICE_X5Y10  samp_gen_i0/samp_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X8Y9   samp_gen_i0/samp_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X8Y9   samp_gen_i0/samp_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X8Y9   samp_gen_i0/samp_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X8Y9   samp_gen_i0/samp_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X5Y10  samp_gen_i0/samp_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X5Y10  samp_gen_i0/samp_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X5Y10  samp_gen_i0/samp_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X5Y10  samp_gen_i0/samp_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X3Y8   samp_gen_i0/doing_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         82.581      82.181     SLICE_X3Y8   samp_gen_i0/doing_read_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X3Y8   samp_gen_i0/read_done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y12  samp_gen_i0/speed_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y12  samp_gen_i0/speed_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y12  samp_gen_i0/speed_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y12  samp_gen_i0/speed_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y13  samp_gen_i0/speed_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y13  samp_gen_i0/speed_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y13  samp_gen_i0/speed_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y13  samp_gen_i0/speed_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         82.581      82.231     SLICE_X4Y13  samp_gen_i0/speed_cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.759ns (49.266%)  route 0.782ns (50.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 3.711 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB17                                              0.000     1.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     1.000    rxd_pin
    AB17                 IBUF (Prop_ibuf_I_O)         0.759     1.759 r  IBUF_rxd_i0/O
                         net (fo=1, routed)           0.782     2.542    uart_rx_i0/meta_harden_rxd_i0/signal_src
    SLICE_X0Y16          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.320     3.711    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X0Y16          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     3.711    
                         clock uncertainty           -0.154     3.557    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.013     3.544    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          3.544    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  1.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.101ns (20.230%)  route 0.400ns (79.770%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AB17                                              0.000     0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.500    rxd_pin
    AB17                 IBUF (Prop_ibuf_I_O)         0.101     0.601 r  IBUF_rxd_i0/O
                         net (fo=1, routed)           0.400     1.002    uart_rx_i0/meta_harden_rxd_i0/signal_src
    SLICE_X0Y16          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.848    -0.457    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X0Y16          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.457    
                         clock uncertainty            0.154    -0.303    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.039    -0.264    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  1.265    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.730ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.303ns  (logic 0.328ns (25.170%)  route 0.975ns (74.830%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11                                       0.000     0.000 r  cmd_parse_i0/prescale_reg[7]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  cmd_parse_i0/prescale_reg[7]/Q
                         net (fo=3, routed)           0.975     1.179    clkx_pre_i0/bus_src[7]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.303 r  clkx_pre_i0/bus_dst[7]_i_1/O
                         net (fo=1, routed)           0.000     1.303    clkx_pre_i0/p_1_in[7]
    SLICE_X4Y15          FDRE                                         r  clkx_pre_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_pre_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.004ns  (logic 0.362ns (36.041%)  route 0.642ns (63.959%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11                                       0.000     0.000 r  cmd_parse_i0/nsamp_reg[8]/C
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  cmd_parse_i0/nsamp_reg[8]/Q
                         net (fo=3, routed)           0.642     0.878    clkx_nsamp_i0/bus_src[8]
    SLICE_X7Y7           LUT3 (Prop_lut3_I0_O)        0.126     1.004 r  clkx_nsamp_i0/bus_dst[8]_i_1/O
                         net (fo=1, routed)           0.000     1.004    clkx_nsamp_i0/p_1_in[8]
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.034     5.034    clkx_nsamp_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.027ns  (logic 0.330ns (32.132%)  route 0.697ns (67.868%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11                                       0.000     0.000 r  cmd_parse_i0/prescale_reg[4]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  cmd_parse_i0/prescale_reg[4]/Q
                         net (fo=3, routed)           0.697     0.901    clkx_pre_i0/bus_src[4]
    SLICE_X2Y14          LUT3 (Prop_lut3_I0_O)        0.126     1.027 r  clkx_pre_i0/bus_dst[4]_i_1/O
                         net (fo=1, routed)           0.000     1.027    clkx_pre_i0/p_1_in[4]
    SLICE_X2Y14          FDRE                                         r  clkx_pre_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.064     5.064    clkx_pre_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.978ns  (logic 0.327ns (33.435%)  route 0.651ns (66.565%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11                                       0.000     0.000 r  cmd_parse_i0/prescale_reg[5]/C
    SLICE_X3Y11          FDSE (Prop_fdse_C_Q)         0.204     0.204 r  cmd_parse_i0/prescale_reg[5]/Q
                         net (fo=3, routed)           0.651     0.855    clkx_pre_i0/bus_src[5]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.123     0.978 r  clkx_pre_i0/bus_dst[5]_i_1/O
                         net (fo=1, routed)           0.000     0.978    clkx_pre_i0/p_1_in[5]
    SLICE_X4Y15          FDRE                                         r  clkx_pre_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.034     5.034    clkx_pre_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.944ns  (logic 0.266ns (28.174%)  route 0.678ns (71.826%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12                                       0.000     0.000 r  cmd_parse_i0/nsamp_reg[7]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  cmd_parse_i0/nsamp_reg[7]/Q
                         net (fo=3, routed)           0.678     0.901    clkx_nsamp_i0/bus_src[7]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.043     0.944 r  clkx_nsamp_i0/bus_dst[7]_i_1/O
                         net (fo=1, routed)           0.000     0.944    clkx_nsamp_i0/p_1_in[7]
    SLICE_X7Y8           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_nsamp_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.931ns  (logic 0.302ns (32.441%)  route 0.629ns (67.559%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14                                       0.000     0.000 r  cmd_parse_i0/prescale_reg[13]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  cmd_parse_i0/prescale_reg[13]/Q
                         net (fo=3, routed)           0.629     0.888    clkx_pre_i0/bus_src[13]
    SLICE_X7Y18          LUT3 (Prop_lut3_I0_O)        0.043     0.931 r  clkx_pre_i0/bus_dst[13]_i_1/O
                         net (fo=1, routed)           0.000     0.931    clkx_pre_i0/p_1_in[13]
    SLICE_X7Y18          FDRE                                         r  clkx_pre_i0/bus_dst_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.034     5.034    clkx_pre_i0/bus_dst_reg[13]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.959ns  (logic 0.360ns (37.533%)  route 0.599ns (62.467%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11                                       0.000     0.000 r  cmd_parse_i0/nsamp_reg[9]/C
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  cmd_parse_i0/nsamp_reg[9]/Q
                         net (fo=3, routed)           0.599     0.835    clkx_nsamp_i0/bus_src[9]
    SLICE_X8Y7           LUT3 (Prop_lut3_I0_O)        0.124     0.959 r  clkx_nsamp_i0/bus_dst[9]_i_1/O
                         net (fo=1, routed)           0.000     0.959    clkx_nsamp_i0/p_1_in[9]
    SLICE_X8Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X8Y7           FDRE (Setup_fdre_C_D)        0.065     5.065    clkx_nsamp_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.917ns  (logic 0.266ns (29.008%)  route 0.651ns (70.992%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12                                       0.000     0.000 r  cmd_parse_i0/nsamp_reg[6]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  cmd_parse_i0/nsamp_reg[6]/Q
                         net (fo=3, routed)           0.651     0.874    clkx_nsamp_i0/bus_src[6]
    SLICE_X7Y7           LUT3 (Prop_lut3_I0_O)        0.043     0.917 r  clkx_nsamp_i0/bus_dst[6]_i_1/O
                         net (fo=1, routed)           0.000     0.917    clkx_nsamp_i0/p_1_in[6]
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.034     5.034    clkx_nsamp_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.910ns  (logic 0.359ns (39.433%)  route 0.551ns (60.567%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11                                       0.000     0.000 r  cmd_parse_i0/nsamp_reg[5]/C
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  cmd_parse_i0/nsamp_reg[5]/Q
                         net (fo=3, routed)           0.551     0.787    clkx_nsamp_i0/bus_src[5]
    SLICE_X7Y7           LUT3 (Prop_lut3_I0_O)        0.123     0.910 r  clkx_nsamp_i0/bus_dst[5]_i_1/O
                         net (fo=1, routed)           0.000     0.910    clkx_nsamp_i0/p_1_in[5]
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_nsamp_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.887ns  (logic 0.327ns (36.850%)  route 0.560ns (63.150%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12                                       0.000     0.000 r  cmd_parse_i0/speed_reg[5]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  cmd_parse_i0/speed_reg[5]/Q
                         net (fo=3, routed)           0.560     0.764    clkx_spd_i0/bus_src[5]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.123     0.887 r  clkx_spd_i0/bus_dst[5]_i_1/O
                         net (fo=1, routed)           0.000     0.887    clkx_spd_i0/p_1_in[5]
    SLICE_X1Y11          FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_spd_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                  4.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.578ns (33.163%)  route 1.165ns (66.837%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 3.878 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.657    -1.861    samp_gen_i0/clk_samp
    SLICE_X6Y9           FDRE                                         r  samp_gen_i0/samp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.259    -1.602 r  samp_gen_i0/samp_reg_reg[11]/Q
                         net (fo=2, routed)           0.721    -0.881    dac_spi_i0/samp[11]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.043    -0.838 r  dac_spi_i0/spi_mosi_i_8/O
                         net (fo=1, routed)           0.000    -0.838    dac_spi_i0/spi_mosi_i_8_n_0
    SLICE_X5Y9           MUXF7 (Prop_muxf7_I0_O)      0.107    -0.731 r  dac_spi_i0/spi_mosi_reg_i_5/O
                         net (fo=1, routed)           0.000    -0.731    dac_spi_i0/spi_mosi_reg_i_5_n_0
    SLICE_X5Y9           MUXF8 (Prop_muxf8_I1_O)      0.043    -0.688 r  dac_spi_i0/spi_mosi_reg_i_3/O
                         net (fo=1, routed)           0.444    -0.244    dac_spi_i0/spi_mosi_reg_i_3_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.126    -0.118 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000    -0.118    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X3Y9           FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.325     3.878    dac_spi_i0/clk_tx
    SLICE_X3Y9           FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism             -0.711     3.167    
                         clock uncertainty           -0.058     3.109    
    SLICE_X3Y9           FDSE (Setup_fdse_C_D)        0.033     3.142    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          3.142    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.410ns (27.107%)  route 1.103ns (72.893%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.877 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.857    -0.778    dac_spi_i0/samp_val
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.051    -0.727 r  dac_spi_i0/bit_cnt[4]_i_4/O
                         net (fo=2, routed)           0.245    -0.482    dac_spi_i0/bit_cnt[4]_i_4_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.136    -0.346 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.324     3.877    dac_spi_i0/clk_tx
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.711     3.166    
                         clock uncertainty           -0.058     3.108    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.034     3.142    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.142    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.266ns (21.829%)  route 0.953ns (78.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.877 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.664    -0.971    dac_spi_i0/samp_val
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.043    -0.928 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.288    -0.640    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.324     3.877    dac_spi_i0/clk_tx
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.711     3.166    
                         clock uncertainty           -0.058     3.108    
    SLICE_X4Y9           FDRE (Setup_fdre_C_CE)      -0.201     2.907    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.266ns (21.829%)  route 0.953ns (78.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.877 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.664    -0.971    dac_spi_i0/samp_val
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.043    -0.928 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.288    -0.640    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.324     3.877    dac_spi_i0/clk_tx
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.711     3.166    
                         clock uncertainty           -0.058     3.108    
    SLICE_X4Y9           FDRE (Setup_fdre_C_CE)      -0.201     2.907    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.266ns (21.829%)  route 0.953ns (78.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.877 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.664    -0.971    dac_spi_i0/samp_val
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.043    -0.928 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.288    -0.640    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.324     3.877    dac_spi_i0/clk_tx
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.711     3.166    
                         clock uncertainty           -0.058     3.108    
    SLICE_X4Y9           FDRE (Setup_fdre_C_CE)      -0.201     2.907    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.266ns (21.829%)  route 0.953ns (78.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.877 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.664    -0.971    dac_spi_i0/samp_val
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.043    -0.928 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.288    -0.640    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.324     3.877    dac_spi_i0/clk_tx
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.711     3.166    
                         clock uncertainty           -0.058     3.108    
    SLICE_X4Y9           FDRE (Setup_fdre_C_CE)      -0.201     2.907    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.410ns (29.701%)  route 0.970ns (70.299%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.877 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.857    -0.778    dac_spi_i0/samp_val
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.051    -0.727 r  dac_spi_i0/bit_cnt[4]_i_4/O
                         net (fo=2, routed)           0.113    -0.614    dac_spi_i0/bit_cnt[4]_i_4_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.136    -0.478 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.478    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.324     3.877    dac_spi_i0/clk_tx
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.711     3.166    
                         clock uncertainty           -0.058     3.108    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.033     3.141    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.141    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.266ns (23.142%)  route 0.883ns (76.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 3.877 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.883    -0.752    dac_spi_i0/samp_val
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.043    -0.709 r  dac_spi_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.709    dac_spi_i0/bit_cnt[2]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.324     3.877    dac_spi_i0/clk_tx
    SLICE_X4Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.711     3.166    
                         clock uncertainty           -0.058     3.108    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.034     3.142    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.142    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/dac_cs_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.266ns (23.356%)  route 0.873ns (76.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 3.878 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.873    -0.763    dac_spi_i0/samp_val
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.043    -0.720 r  dac_spi_i0/dac_cs_n_i_1/O
                         net (fo=1, routed)           0.000    -0.720    dac_spi_i0/dac_cs_n_i_1_n_0
    SLICE_X0Y9           FDSE                                         r  dac_spi_i0/dac_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.325     3.878    dac_spi_i0/clk_tx
    SLICE_X0Y9           FDSE                                         r  dac_spi_i0/dac_cs_n_reg/C
                         clock pessimism             -0.711     3.167    
                         clock uncertainty           -0.058     3.109    
    SLICE_X0Y9           FDSE (Setup_fdse_C_D)        0.034     3.143    dac_spi_i0/dac_cs_n_reg
  -------------------------------------------------------------------
                         required time                          3.143    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.266ns (23.463%)  route 0.868ns (76.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 3.878 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.868    -0.768    dac_spi_i0/samp_val
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.043    -0.725 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.725    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.325     3.878    dac_spi_i0/clk_tx
    SLICE_X1Y9           FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism             -0.711     3.167    
                         clock uncertainty           -0.058     3.109    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.034     3.143    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.143    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  3.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (27.979%)  route 0.329ns (72.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.329    -0.003    dac_spi_i0/samp_val
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.028     0.025 r  dac_spi_i0/active_i_1/O
                         net (fo=1, routed)           0.000     0.025    dac_spi_i0/active_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  dac_spi_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.854    -0.451    dac_spi_i0/clk_tx
    SLICE_X2Y9           FDRE                                         r  dac_spi_i0/active_reg/C
                         clock pessimism              0.239    -0.212    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.087    -0.125    dac_spi_i0/active_reg
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.118ns (28.344%)  route 0.298ns (71.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.118    -0.315 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           0.298    -0.016    samp_gen_i0/led_clk_samp[1]
    SLICE_X1Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.040    -0.171    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.484%)  route 0.326ns (76.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X4Y5           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  samp_gen_i0/led_clk_samp_reg[6]/Q
                         net (fo=1, routed)           0.326    -0.008    samp_gen_i0/led_clk_samp[6]
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.033    -0.178    samp_gen_i0/led_clk_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.107ns (25.390%)  route 0.314ns (74.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.107    -0.326 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           0.314    -0.011    samp_gen_i0/led_clk_samp[7]
    SLICE_X0Y8           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.854    -0.451    samp_gen_i0/clk_tx
    SLICE_X0Y8           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism              0.239    -0.212    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.000    -0.212    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.118ns (25.619%)  route 0.343ns (74.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.118    -0.315 r  samp_gen_i0/led_clk_samp_reg[3]/Q
                         net (fo=1, routed)           0.343     0.028    samp_gen_i0/led_clk_samp[3]
    SLICE_X1Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.038    -0.173    samp_gen_i0/led_clk_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.118ns (24.749%)  route 0.359ns (75.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.118    -0.315 r  samp_gen_i0/led_clk_samp_reg[0]/Q
                         net (fo=1, routed)           0.359     0.044    samp_gen_i0/led_clk_samp[0]
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.032    -0.179    samp_gen_i0/led_clk_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.107ns (23.717%)  route 0.344ns (76.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.107    -0.326 r  samp_gen_i0/led_clk_samp_reg[4]/Q
                         net (fo=1, routed)           0.344     0.018    samp_gen_i0/led_clk_samp[4]
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.004    -0.207    samp_gen_i0/led_clk_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.100ns (19.845%)  route 0.404ns (80.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X4Y5           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  samp_gen_i0/led_clk_samp_reg[5]/Q
                         net (fo=1, routed)           0.404     0.070    samp_gen_i0/led_clk_samp[5]
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.033    -0.178    samp_gen_i0/led_clk_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.118ns (22.394%)  route 0.409ns (77.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X2Y8           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.118    -0.315 r  samp_gen_i0/led_clk_samp_reg[2]/Q
                         net (fo=1, routed)           0.409     0.094    samp_gen_i0/led_clk_samp[2]
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.032    -0.179    samp_gen_i0/led_clk_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.266ns (44.951%)  route 0.326ns (55.049%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.325    -0.436    samp_gen_i0/clk_samp
    SLICE_X5Y10          FDRE                                         r  samp_gen_i0/samp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.336 r  samp_gen_i0/samp_reg_reg[13]/Q
                         net (fo=2, routed)           0.097    -0.239    dac_spi_i0/samp[13]
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.028    -0.211 r  dac_spi_i0/spi_mosi_i_9/O
                         net (fo=1, routed)           0.000    -0.211    dac_spi_i0/spi_mosi_i_9_n_0
    SLICE_X5Y9           MUXF7 (Prop_muxf7_I1_O)      0.051    -0.160 r  dac_spi_i0/spi_mosi_reg_i_5/O
                         net (fo=1, routed)           0.000    -0.160    dac_spi_i0/spi_mosi_reg_i_5_n_0
    SLICE_X5Y9           MUXF8 (Prop_muxf8_I1_O)      0.017    -0.143 r  dac_spi_i0/spi_mosi_reg_i_3/O
                         net (fo=1, routed)           0.229     0.086    dac_spi_i0/spi_mosi_reg_i_3_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.070     0.156 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000     0.156    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X3Y9           FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.854    -0.451    dac_spi_i0/clk_tx
    SLICE_X3Y9           FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism              0.239    -0.212    
    SLICE_X3Y9           FDSE (Hold_fdse_C_D)         0.060    -0.152    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_virtual
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.755ns (48.844%)  route 0.791ns (51.156%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 3.876 - 5.161 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    AA15                                              0.000     1.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     1.000    lb_sel_pin
    AA15                 IBUF (Prop_ibuf_I_O)         0.755     1.755 r  IBUF_lb_sel_i0/O
                         net (fo=1, routed)           0.791     2.546    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_src
    SLICE_X0Y13          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.323     3.876    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X0Y13          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     3.876    
                         clock uncertainty           -0.143     3.732    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.005     3.727    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          3.727    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  1.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.097ns (18.978%)  route 0.415ns (81.022%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    AA15                                              0.000     0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.500    lb_sel_pin
    AA15                 IBUF (Prop_ibuf_I_O)         0.097     0.597 r  IBUF_lb_sel_i0/O
                         net (fo=1, routed)           0.415     1.012    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_src
    SLICE_X0Y13          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.850    -0.455    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X0Y13          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.455    
                         clock uncertainty            0.143    -0.311    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.038    -0.273    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.091ns  (logic 0.578ns (18.700%)  route 2.513ns (81.300%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611   161.231    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.773    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        162.773    
                         arrival time                        -161.231    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.091ns  (logic 0.578ns (18.700%)  route 2.513ns (81.300%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611   161.231    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.773    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        162.773    
                         arrival time                        -161.231    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.091ns  (logic 0.578ns (18.700%)  route 2.513ns (81.300%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611   161.231    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.773    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        162.773    
                         arrival time                        -161.231    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.091ns  (logic 0.578ns (18.700%)  route 2.513ns (81.300%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611   161.231    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.773    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        162.773    
                         arrival time                        -161.231    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.091ns  (logic 0.578ns (18.700%)  route 2.513ns (81.300%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611   161.231    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.773    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        162.773    
                         arrival time                        -161.231    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.091ns  (logic 0.578ns (18.700%)  route 2.513ns (81.300%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611   161.231    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.773    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        162.773    
                         arrival time                        -161.231    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.091ns  (logic 0.578ns (18.700%)  route 2.513ns (81.300%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611   161.231    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.773    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        162.773    
                         arrival time                        -161.231    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.091ns  (logic 0.578ns (18.700%)  route 2.513ns (81.300%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.611   161.231    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X8Y9           FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.281   162.773    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        162.773    
                         arrival time                        -161.231    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.006ns  (logic 0.578ns (19.231%)  route 2.428ns (80.769%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.526   161.146    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.304   162.750    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        162.750    
                         arrival time                        -161.146    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        3.006ns  (logic 0.578ns (19.231%)  route 2.428ns (80.769%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 163.823 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.860ns = ( 158.140 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.460   158.140    clkx_nsamp_i0/clk_dst
    SLICE_X7Y7           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.223   158.363 r  clkx_nsamp_i0/bus_dst_reg[5]/Q
                         net (fo=2, routed)           0.774   159.137    samp_gen_i0/nsamp_clk_tx[5]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.043   159.180 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=3, routed)           0.325   159.505    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.043   159.548 f  samp_gen_i0/samp_cnt[9]_i_17/O
                         net (fo=1, routed)           0.324   159.872    samp_gen_i0/samp_cnt[9]_i_17_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.043   159.915 r  samp_gen_i0/samp_cnt[9]_i_8/O
                         net (fo=1, routed)           0.000   159.915    samp_gen_i0/samp_cnt[9]_i_8_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183   160.098 r  samp_gen_i0/samp_cnt_reg[9]_i_4/CO[3]
                         net (fo=5, routed)           0.479   160.577    samp_gen_i0/samp_cnt_done
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.043   160.620 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.526   161.146    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.556   163.823    samp_gen_i0/clk_samp
    SLICE_X9Y8           FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism             -0.711   163.112    
                         clock uncertainty           -0.058   163.054    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.304   162.750    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        162.750    
                         arrival time                        -161.146    
  -------------------------------------------------------------------
                         slack                                  1.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.177ns (46.010%)  route 0.208ns (53.990%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.631    -0.435    clkx_spd_i0/clk_dst
    SLICE_X0Y12          FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.100    -0.335 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=1, routed)           0.208    -0.127    samp_gen_i0/spd_clk_tx[7]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.028    -0.099 r  samp_gen_i0/speed_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.099    samp_gen_i0/speed_cnt[4]_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.050 r  samp_gen_i0/speed_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.050    samp_gen_i0/speed_cnt_reg[4]_i_1_n_4
    SLICE_X4Y11          FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.479    -0.453    samp_gen_i0/clk_samp
    SLICE_X4Y11          FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism              0.239    -0.214    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.071    -0.143    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.195ns (49.905%)  route 0.196ns (50.095%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.628    -0.438    clkx_spd_i0/clk_dst
    SLICE_X6Y13          FDRE                                         r  clkx_spd_i0/bus_dst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.118    -0.320 f  clkx_spd_i0/bus_dst_reg[11]/Q
                         net (fo=1, routed)           0.196    -0.124    samp_gen_i0/spd_clk_tx[11]
    SLICE_X4Y12          LUT3 (Prop_lut3_I0_O)        0.028    -0.096 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.096    samp_gen_i0/speed_cnt[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.047 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.047    samp_gen_i0/speed_cnt_reg[8]_i_1_n_4
    SLICE_X4Y12          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.477    -0.455    samp_gen_i0/clk_samp
    SLICE_X4Y12          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.239    -0.216    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.071    -0.145    samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.195ns (49.288%)  route 0.201ns (50.712%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.628    -0.438    clkx_spd_i0/clk_dst
    SLICE_X6Y13          FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.118    -0.320 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=1, routed)           0.201    -0.119    samp_gen_i0/spd_clk_tx[13]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.028    -0.091 r  samp_gen_i0/speed_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.091    samp_gen_i0/speed_cnt[12]_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.042 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.042    samp_gen_i0/speed_cnt_reg[12]_i_1_n_6
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.476    -0.456    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.239    -0.217    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.071    -0.146    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.177ns (43.931%)  route 0.226ns (56.069%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.631    -0.435    clkx_spd_i0/clk_dst
    SLICE_X0Y12          FDRE                                         r  clkx_spd_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.100    -0.335 f  clkx_spd_i0/bus_dst_reg[1]/Q
                         net (fo=1, routed)           0.226    -0.109    samp_gen_i0/spd_clk_tx[1]
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.028    -0.081 r  samp_gen_i0/speed_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    samp_gen_i0/speed_cnt[0]_i_5_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.032 r  samp_gen_i0/speed_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.032    samp_gen_i0/speed_cnt_reg[0]_i_2_n_6
    SLICE_X4Y10          FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.479    -0.453    samp_gen_i0/clk_samp
    SLICE_X4Y10          FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/C
                         clock pessimism              0.239    -0.214    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.071    -0.143    samp_gen_i0/speed_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.179ns (44.296%)  route 0.225ns (55.704%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.628    -0.438    clkx_spd_i0/clk_dst
    SLICE_X4Y14          FDRE                                         r  clkx_spd_i0/bus_dst_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.338 f  clkx_spd_i0/bus_dst_reg[14]/Q
                         net (fo=1, routed)           0.225    -0.113    samp_gen_i0/spd_clk_tx[14]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.028    -0.085 r  samp_gen_i0/speed_cnt[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.085    samp_gen_i0/speed_cnt[12]_i_3_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.034 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    samp_gen_i0/speed_cnt_reg[12]_i_1_n_5
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.476    -0.456    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.239    -0.217    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.071    -0.146    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.143%)  route 0.222ns (54.857%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.628    -0.438    clkx_spd_i0/clk_dst
    SLICE_X4Y14          FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.338 f  clkx_spd_i0/bus_dst_reg[12]/Q
                         net (fo=1, routed)           0.222    -0.115    samp_gen_i0/spd_clk_tx[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.028    -0.087 r  samp_gen_i0/speed_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.087    samp_gen_i0/speed_cnt[12]_i_5_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    -0.032 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    samp_gen_i0/speed_cnt_reg[12]_i_1_n_7
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.476    -0.456    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.239    -0.217    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.071    -0.146    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.195ns (47.024%)  route 0.220ns (52.976%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.628    -0.438    clkx_spd_i0/clk_dst
    SLICE_X6Y13          FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.118    -0.320 f  clkx_spd_i0/bus_dst_reg[15]/Q
                         net (fo=1, routed)           0.220    -0.100    samp_gen_i0/spd_clk_tx[15]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.028    -0.072 r  samp_gen_i0/speed_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.072    samp_gen_i0/speed_cnt[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.023 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.023    samp_gen_i0/speed_cnt_reg[12]_i_1_n_4
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.476    -0.456    samp_gen_i0/clk_samp
    SLICE_X4Y13          FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism              0.239    -0.217    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.071    -0.146    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/doing_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.131ns (30.984%)  route 0.292ns (69.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.633    -0.433    samp_gen_i0/clk_tx
    SLICE_X3Y9           FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           0.292    -0.041    samp_gen_i0/samp_gen_go_hold_reg_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I1_O)        0.031    -0.010 r  samp_gen_i0/doing_read_i_1/O
                         net (fo=1, routed)           0.000    -0.010    samp_gen_i0/doing_read0
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/doing_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/doing_read_reg/C
                         clock pessimism              0.239    -0.212    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.075    -0.137    samp_gen_i0/doing_read_reg
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.197ns (46.380%)  route 0.228ns (53.620%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.628    -0.438    clkx_spd_i0/clk_dst
    SLICE_X6Y13          FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.118    -0.320 f  clkx_spd_i0/bus_dst_reg[10]/Q
                         net (fo=1, routed)           0.228    -0.092    samp_gen_i0/spd_clk_tx[10]
    SLICE_X4Y12          LUT3 (Prop_lut3_I0_O)        0.028    -0.064 r  samp_gen_i0/speed_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.064    samp_gen_i0/speed_cnt[8]_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.013 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    samp_gen_i0/speed_cnt_reg[8]_i_1_n_5
    SLICE_X4Y12          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.477    -0.455    samp_gen_i0/clk_samp
    SLICE_X4Y12          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.239    -0.216    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.071    -0.145    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.491%)  route 0.292ns (69.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.633    -0.433    samp_gen_i0/clk_tx
    SLICE_X3Y9           FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           0.292    -0.041    samp_gen_i0/samp_gen_go_hold_reg_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I1_O)        0.028    -0.013 r  samp_gen_i0/active_i_1/O
                         net (fo=1, routed)           0.000    -0.013    samp_gen_i0/active_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=57, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X3Y8           FDRE                                         r  samp_gen_i0/active_reg/C
                         clock pessimism              0.239    -0.212    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.060    -0.152    samp_gen_i0/active_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.618ns (69.933%)  route 1.126ns (30.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 3.801 - 2.581 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.461    -1.859    dac_spi_i0/clk_tx
    SLICE_X0Y9           FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.204    -1.655 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           1.126    -0.529    dac_cs_n_o
    T16                  OBUF (Prop_obuf_I_O)         2.414     1.885 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     1.885    dac_cs_n_pin
    T16                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     3.292 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.278    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -1.730 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.111    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.028 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.390     1.362    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.318     1.680 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.680    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         2.121     3.801 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.801    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.623     3.178    
                         clock uncertainty           -0.058     3.120    
                         output delay                -1.000     2.120    
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.568ns (69.364%)  route 1.134ns (30.636%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 3.801 - 2.581 ) 
    Source Clock Delay      (SCD):    -1.858ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.462    -1.858    dac_spi_i0/clk_tx
    SLICE_X0Y7           FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223    -1.635 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           1.134    -0.501    dac_clr_n_o
    W16                  OBUF (Prop_obuf_I_O)         2.345     1.844 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     1.844    dac_clr_n_pin
    W16                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     3.292 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.278    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -1.730 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.111    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.028 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.390     1.362    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.318     1.680 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.680    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         2.121     3.801 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.801    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.623     3.178    
                         clock uncertainty           -0.058     3.120    
                         output delay                -1.000     2.120    
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.844    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 2.561ns (70.977%)  route 1.047ns (29.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 3.801 - 2.581 ) 
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.459    -1.861    dac_spi_i0/clk_tx
    SLICE_X0Y11          FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.223    -1.638 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           1.047    -0.590    spi_mosi_o
    V17                  OBUF (Prop_obuf_I_O)         2.338     1.748 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     1.748    spi_mosi_pin
    V17                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     3.292 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.278    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -1.730 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.111    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.028 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.390     1.362    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.318     1.680 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.680    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         2.121     3.801 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.801    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.623     3.178    
                         clock uncertainty           -0.058     3.120    
                         output delay                -1.000     2.120    
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.541ns  (arrival time - required time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.643ns  (logic 1.363ns (82.937%)  route 0.280ns (17.063%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 3.921 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.434ns = ( 4.728 - 5.161 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     5.547 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.050    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     3.350 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     4.070    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.096 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.632     4.728    dac_spi_i0/clk_tx
    SLICE_X0Y11          FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.100     4.828 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.280     5.108    spi_mosi_o
    V17                  OBUF (Prop_obuf_I_O)         1.263     6.371 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     6.371    spi_mosi_pin
    V17                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     3.035 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.588    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123     0.465 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781     1.246    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.276 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.883     2.159    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221     2.380 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.380    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     3.921 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.921    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.051     3.972    
                         clock uncertainty            0.058     4.030    
                         output delay                -0.200     3.830    
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           6.371    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.589ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.690ns  (logic 1.369ns (81.003%)  route 0.321ns (18.997%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 3.921 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 4.729 - 5.161 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     5.547 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.050    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     3.350 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     4.070    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.096 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.633     4.729    dac_spi_i0/clk_tx
    SLICE_X0Y7           FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.100     4.829 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.321     5.150    dac_clr_n_o
    W16                  OBUF (Prop_obuf_I_O)         1.269     6.418 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     6.418    dac_clr_n_pin
    W16                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     3.035 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.588    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123     0.465 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781     1.246    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.276 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.883     2.159    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221     2.380 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.380    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     3.921 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.921    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.051     3.972    
                         clock uncertainty            0.058     4.030    
                         output delay                -0.200     3.830    
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           6.418    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.605ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.706ns  (logic 1.385ns (81.149%)  route 0.322ns (18.851%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 3.921 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 4.729 - 5.161 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     5.547 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.050    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     3.350 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     4.070    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.096 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.633     4.729    dac_spi_i0/clk_tx
    SLICE_X0Y9           FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.091     4.820 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.322     5.141    dac_cs_n_o
    T16                  OBUF (Prop_obuf_I_O)         1.294     6.435 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     6.435    dac_cs_n_pin
    T16                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     3.035 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.588    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123     0.465 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781     1.246    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.276 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.883     2.159    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221     2.380 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.380    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     3.921 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.921    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.051     3.972    
                         clock uncertainty            0.058     4.030    
                         output delay                -0.200     3.830    
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           6.435    
  -------------------------------------------------------------------
                         slack                                  2.605    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_tx_virtual

Setup :            0  Failing Endpoints,  Worst Slack        1.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 2.616ns (66.920%)  route 1.293ns (33.080%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.204    -1.653 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.293    -0.360    led_o[2]
    T15                  OBUF (Prop_obuf_I_O)         2.412     2.052 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     2.052    led_pins[2]
    T15                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 2.609ns (67.277%)  route 1.269ns (32.723%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.204    -1.653 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.269    -0.384    led_o[0]
    V14                  OBUF (Prop_obuf_I_O)         2.405     2.021 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     2.021    led_pins[0]
    V14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 2.669ns (70.263%)  route 1.130ns (29.737%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.204    -1.653 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           1.130    -0.523    led_o[6]
    W14                  OBUF (Prop_obuf_I_O)         2.465     1.942 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     1.942    led_pins[6]
    W14                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 2.554ns (68.278%)  route 1.187ns (31.722%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.461    -1.859    lb_ctl_i0/clk_tx
    SLICE_X0Y8           FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           1.187    -0.449    txd_o
    U16                  OBUF (Prop_obuf_I_O)         2.331     1.883 r  OBUF_txd/O
                         net (fo=0)                   0.000     1.883    txd_pin
    U16                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 2.554ns (68.312%)  route 1.185ns (31.688%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.223    -1.634 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.185    -0.449    led_o[1]
    U15                  OBUF (Prop_obuf_I_O)         2.331     1.883 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     1.883    led_pins[1]
    U15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 2.571ns (69.427%)  route 1.132ns (30.573%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.461    -1.859    samp_gen_i0/clk_tx
    SLICE_X0Y8           FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           1.132    -0.503    led_o[7]
    Y16                  OBUF (Prop_obuf_I_O)         2.348     1.845 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     1.845    led_pins[7]
    Y16                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 2.654ns (71.763%)  route 1.044ns (28.237%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.204    -1.653 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           1.044    -0.608    led_o[5]
    Y14                  OBUF (Prop_obuf_I_O)         2.450     1.841 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     1.841    led_pins[5]
    Y14                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 2.561ns (69.340%)  route 1.132ns (30.660%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.223    -1.634 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           1.132    -0.501    led_o[3]
    W15                  OBUF (Prop_obuf_I_O)         2.338     1.836 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     1.836    led_pins[3]
    W15                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 2.556ns (69.349%)  route 1.129ns (30.651%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.223    -1.634 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.129    -0.504    led_o[4]
    V15                  OBUF (Prop_obuf_I_O)         2.333     1.828 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     1.828    led_pins[4]
    V15                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Fast Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 1.762ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.883    -0.422    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221    -0.201 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000    -0.201    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     1.340 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     1.340    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  2.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual fall@2.580ns - clk_out2_clk_core fall@2.581ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.580 - 2.580 ) 
    Source Clock Delay      (SCD):    -0.413ns = ( 2.168 - 2.581 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core fall edge)
                                                      2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     2.966 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.469    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     0.769 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     1.489    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.653     2.168    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR                                         f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.192     2.360 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.360    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.259     3.619 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     3.619    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual fall edge)
                                                      2.580     2.580 f  
                         ideal clock network latency
                                                      0.000     2.580    
                         clock pessimism              0.000     2.580    
                         clock uncertainty            0.143     2.724    
                         output delay                -0.200     2.524    
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             2.103ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 1.357ns (80.846%)  route 0.321ns (19.154%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.321    -0.010    led_o[4]
    V15                  OBUF (Prop_obuf_I_O)         1.257     1.247 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     1.247    led_pins[4]
    V15                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.111ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 1.362ns (80.771%)  route 0.324ns (19.229%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.324    -0.007    led_o[3]
    W15                  OBUF (Prop_obuf_I_O)         1.262     1.255 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     1.255    led_pins[3]
    W15                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.121ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 1.373ns (80.889%)  route 0.324ns (19.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.633    -0.433    samp_gen_i0/clk_tx
    SLICE_X0Y8           FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.324    -0.008    led_o[7]
    Y16                  OBUF (Prop_obuf_I_O)         1.273     1.264 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     1.264    led_pins[7]
    Y16                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.122ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 1.420ns (83.665%)  route 0.277ns (16.335%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.091    -0.341 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.277    -0.063    led_o[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.329     1.265 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     1.265    led_pins[5]
    Y14                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 1.356ns (78.890%)  route 0.363ns (21.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.633    -0.433    lb_ctl_i0/clk_tx
    SLICE_X0Y8           FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.363     0.030    txd_o
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.286 r  OBUF_txd/O
                         net (fo=0)                   0.000     1.286    txd_pin
    U16                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 1.356ns (78.885%)  route 0.363ns (21.115%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X0Y4           FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.363     0.031    led_o[1]
    U15                  OBUF (Prop_obuf_I_O)         1.256     1.287 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     1.287    led_pins[1]
    U15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.180ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 1.434ns (81.723%)  route 0.321ns (18.277%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.091    -0.341 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.321    -0.020    led_o[6]
    W14                  OBUF (Prop_obuf_I_O)         1.343     1.323 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     1.323    led_pins[6]
    W14                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.204ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 1.375ns (77.297%)  route 0.404ns (22.703%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.091    -0.341 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.404     0.063    led_o[0]
    V14                  OBUF (Prop_obuf_I_O)         1.284     1.348 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     1.348    led_pins[0]
    V14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.222ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 1.383ns (76.962%)  route 0.414ns (23.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X1Y5           FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.091    -0.341 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.414     0.073    led_o[2]
    T15                  OBUF (Prop_obuf_I_O)         1.292     1.366 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     1.366    led_pins[2]
    T15                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  2.222    





---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  clk_tx_virtual

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 spi_clk_pin
                            (clock source 'spi_clk'  {rise@2.581ns fall@5.161ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Fast Process Corner
  Requirement:            2.580ns  (clk_tx_virtual rise@5.161ns - spi_clk rise@2.581ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           1.000ns
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 3.921 - 2.581 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    2.581     2.581 r  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     3.035 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.588    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123     0.465 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781     1.246    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.276 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.883     2.159    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221     2.380 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.380    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     3.921 r  OBUF_spi_clk/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     3.921    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 spi_clk_pin
                            (clock source 'spi_clk'  {rise@2.581ns fall@5.161ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual fall@2.580ns - spi_clk rise@2.581ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           0.200ns
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.580 - 2.580 ) 
    Source Clock Delay      (SCD):    1.038ns = ( 3.619 - 2.581 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    2.581     2.581 r  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     2.966 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.469    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     0.769 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     1.489    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.653     2.168    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.192     2.360 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.360    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.259     3.619 r  OBUF_spi_clk/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     3.619    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual fall edge)
                                                      2.580     2.580 f  
                         ideal clock network latency
                                                      0.000     2.580    
                         clock pessimism              0.000     2.580    
                         clock uncertainty            0.143     2.724    
                         output delay                -0.200     2.524    
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.632%)  route 0.298ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 3.718 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.463    -1.857    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X0Y5           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.204    -1.653 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.298    -1.355    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X2Y5           FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         1.327     3.718    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X2Y5           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.600     3.118    
                         clock uncertainty           -0.058     3.061    
    SLICE_X2Y5           FDPE (Recov_fdpe_C_PRE)     -0.270     2.791    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          2.791    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.634    -0.432    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X0Y5           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDPE (Prop_fdpe_C_Q)         0.091    -0.341 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.134    -0.207    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X2Y5           FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=271, routed)         0.855    -0.450    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X2Y5           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.032    -0.418    
    SLICE_X2Y5           FDPE (Remov_fdpe_C_PRE)     -0.090    -0.508    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.301    





