Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:36:31 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (16)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  277          inf        0.000                      0                  277           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           277 Endpoints
Min Delay           277 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.941ns  (logic 4.990ns (50.195%)  route 4.951ns (49.805%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE                         0.000     0.000 r  src11_reg[3]/C
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src11_reg[3]/Q
                         net (fo=5, routed)           0.828     1.221    compressor/comp/gpc11/lut6_2_inst2/I1
    SLICE_X8Y70                                                       r  compressor/comp/gpc11/lut6_2_inst2/LUT6/I1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.097     1.318 r  compressor/comp/gpc11/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.318    compressor/comp/gpc11/lut6_2_inst2_n_1
    SLICE_X8Y70                                                       r  compressor/comp/gpc11/carry4_inst0/S[2]
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.604 r  compressor/comp/gpc11/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.021     2.625    compressor/comp/gpc68/stage1_13[0]
    SLICE_X2Y72                                                       r  compressor/comp/gpc68/lut4_prop0/I3
    SLICE_X2Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.722 r  compressor/comp/gpc68/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.722    compressor/comp/gpc68/lut4_prop0_n_0
    SLICE_X2Y72                                                       r  compressor/comp/gpc68/carry4_inst0/S[0]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.025 r  compressor/comp/gpc68/carry4_inst0/O[1]
                         net (fo=6, routed)           0.950     3.975    compressor/comp/gpc107/lut6_2_inst1/I3
    SLICE_X2Y70                                                       r  compressor/comp/gpc107/lut6_2_inst1/LUT6/I3
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.216     4.191 r  compressor/comp/gpc107/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.191    compressor/comp/gpc107/lut6_2_inst1_n_1
    SLICE_X2Y70                                                       r  compressor/comp/gpc107/carry4_inst0/S[1]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.672 r  compressor/comp/gpc107/carry4_inst0/O[3]
                         net (fo=2, routed)           0.696     5.368    compressor/ra/ra/rowadder_0/cascade_fa_20/src17[1]
    SLICE_X3Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop17/I1
    SLICE_X3Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.590 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop17/O
                         net (fo=1, routed)           0.000     5.590    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[17]
    SLICE_X3Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/S[1]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.067 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/O[3]
                         net (fo=1, routed)           1.456     7.523    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418     9.941 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.941    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.910ns  (logic 4.955ns (49.996%)  route 4.955ns (50.004%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE                         0.000     0.000 r  src11_reg[3]/C
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src11_reg[3]/Q
                         net (fo=5, routed)           0.828     1.221    compressor/comp/gpc11/lut6_2_inst2/I1
    SLICE_X8Y70                                                       r  compressor/comp/gpc11/lut6_2_inst2/LUT6/I1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.097     1.318 r  compressor/comp/gpc11/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.318    compressor/comp/gpc11/lut6_2_inst2_n_1
    SLICE_X8Y70                                                       r  compressor/comp/gpc11/carry4_inst0/S[2]
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.604 r  compressor/comp/gpc11/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.021     2.625    compressor/comp/gpc68/stage1_13[0]
    SLICE_X2Y72                                                       r  compressor/comp/gpc68/lut4_prop0/I3
    SLICE_X2Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.722 r  compressor/comp/gpc68/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.722    compressor/comp/gpc68/lut4_prop0_n_0
    SLICE_X2Y72                                                       r  compressor/comp/gpc68/carry4_inst0/S[0]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.025 r  compressor/comp/gpc68/carry4_inst0/O[1]
                         net (fo=6, routed)           0.950     3.975    compressor/comp/gpc107/lut6_2_inst1/I3
    SLICE_X2Y70                                                       r  compressor/comp/gpc107/lut6_2_inst1/LUT6/I3
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.216     4.191 r  compressor/comp/gpc107/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.191    compressor/comp/gpc107/lut6_2_inst1_n_1
    SLICE_X2Y70                                                       r  compressor/comp/gpc107/carry4_inst0/S[1]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.672 r  compressor/comp/gpc107/carry4_inst0/O[3]
                         net (fo=2, routed)           0.696     5.368    compressor/ra/ra/rowadder_0/cascade_fa_20/src17[1]
    SLICE_X3Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop17/I1
    SLICE_X3Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.590 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop17/O
                         net (fo=1, routed)           0.000     5.590    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[17]
    SLICE_X3Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/S[1]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.022 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/O[2]
                         net (fo=1, routed)           1.460     7.482    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428     9.910 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.910    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.905ns  (logic 5.296ns (53.464%)  route 4.609ns (46.535%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.138     1.479    compressor/comp/gpc5/src6[0]
    SLICE_X9Y65                                                       r  compressor/comp/gpc5/lut5_prop3/I4
    SLICE_X9Y65          LUT5 (Prop_lut5_I4_O)        0.097     1.576 r  compressor/comp/gpc5/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.576    compressor/comp/gpc5/lut5_prop3_n_0
    SLICE_X9Y65                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.875 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.696     2.571    compressor/comp/gpc65/lut6_2_inst1/I4
    SLICE_X7Y66                                                       r  compressor/comp/gpc65/lut6_2_inst1/LUT6/I4
    SLICE_X7Y66          LUT6 (Prop_lut6_I4_O)        0.097     2.668 r  compressor/comp/gpc65/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.668    compressor/comp/gpc65/lut6_2_inst1_n_1
    SLICE_X7Y66                                                       r  compressor/comp/gpc65/carry4_inst0/S[1]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.145 r  compressor/comp/gpc65/carry4_inst0/O[3]
                         net (fo=6, routed)           0.591     3.736    compressor/comp/gpc105/lut6_2_inst3_0[1]
    SLICE_X7Y67                                                       r  compressor/comp/gpc105/lut5_prop1/I4
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.234     3.970 r  compressor/comp/gpc105/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.970    compressor/comp/gpc105/lut5_prop1_n_0
    SLICE_X7Y67                                                       r  compressor/comp/gpc105/carry4_inst0/S[1]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.447 r  compressor/comp/gpc105/carry4_inst0/O[3]
                         net (fo=2, routed)           0.698     5.145    compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_gene13_0[3]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop12/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.234     5.379 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.379    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[12]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/S[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.774 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.774    compressor/ra/ra/rowadder_0/cascade_fa_20/carryout[15]
    SLICE_X3Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.004 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/O[1]
                         net (fo=1, routed)           1.487     7.490    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     9.905 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.905    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 4.934ns (49.993%)  route 4.935ns (50.007%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[6]/Q
                         net (fo=5, routed)           1.036     1.377    compressor/comp/gpc2/lut6_2_inst0/I1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I1
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.474 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.474    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.926 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.621     2.547    compressor/comp/gpc63/src0[4]
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/lut5_prop1/I4
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.234     2.781 r  compressor/comp/gpc63/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.781    compressor/comp/gpc63/lut5_prop1_n_0
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/carry4_inst0/S[1]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.183 r  compressor/comp/gpc63/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.843     4.026    compressor/comp/gpc104/lut5_prop3_0[1]
    SLICE_X6Y66                                                       r  compressor/comp/gpc104/lut5_prop3/I4
    SLICE_X6Y66          LUT5 (Prop_lut5_I4_O)        0.097     4.123 r  compressor/comp/gpc104/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.123    compressor/comp/gpc104/lut5_prop3_n_0
    SLICE_X6Y66                                                       r  compressor/comp/gpc104/carry4_inst0/S[3]
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.407 r  compressor/comp/gpc104/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.828     5.235    compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_gene10_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop10/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.332 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.332    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[10]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.633 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.633    compressor/ra/ra/rowadder_0/cascade_fa_20/carryout[11]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.863 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/O[1]
                         net (fo=1, routed)           1.607     7.470    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     9.869 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.869    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 4.864ns (49.592%)  route 4.944ns (50.408%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[6]/Q
                         net (fo=5, routed)           1.036     1.377    compressor/comp/gpc2/lut6_2_inst0/I1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I1
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.474 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.474    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.926 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.621     2.547    compressor/comp/gpc63/src0[4]
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/lut5_prop1/I4
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.234     2.781 r  compressor/comp/gpc63/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.781    compressor/comp/gpc63/lut5_prop1_n_0
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/carry4_inst0/S[1]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.183 r  compressor/comp/gpc63/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.843     4.026    compressor/comp/gpc104/lut5_prop3_0[1]
    SLICE_X6Y66                                                       r  compressor/comp/gpc104/lut5_prop3/I4
    SLICE_X6Y66          LUT5 (Prop_lut5_I4_O)        0.097     4.123 r  compressor/comp/gpc104/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.123    compressor/comp/gpc104/lut5_prop3_n_0
    SLICE_X6Y66                                                       r  compressor/comp/gpc104/carry4_inst0/S[3]
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.407 r  compressor/comp/gpc104/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.828     5.235    compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_gene10_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop10/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.332 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.332    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[10]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.633 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.633    compressor/ra/ra/rowadder_0/cascade_fa_20/carryout[11]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.792 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/O[0]
                         net (fo=1, routed)           1.616     7.408    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     9.809 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.809    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 5.232ns (53.697%)  route 4.512ns (46.303%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=5, routed)           1.138     1.479    compressor/comp/gpc5/src6[0]
    SLICE_X9Y65                                                       r  compressor/comp/gpc5/lut5_prop3/I4
    SLICE_X9Y65          LUT5 (Prop_lut5_I4_O)        0.097     1.576 r  compressor/comp/gpc5/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.576    compressor/comp/gpc5/lut5_prop3_n_0
    SLICE_X9Y65                                                       r  compressor/comp/gpc5/carry4_inst0/S[3]
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.875 r  compressor/comp/gpc5/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.696     2.571    compressor/comp/gpc65/lut6_2_inst1/I4
    SLICE_X7Y66                                                       r  compressor/comp/gpc65/lut6_2_inst1/LUT6/I4
    SLICE_X7Y66          LUT6 (Prop_lut6_I4_O)        0.097     2.668 r  compressor/comp/gpc65/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.668    compressor/comp/gpc65/lut6_2_inst1_n_1
    SLICE_X7Y66                                                       r  compressor/comp/gpc65/carry4_inst0/S[1]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.145 r  compressor/comp/gpc65/carry4_inst0/O[3]
                         net (fo=6, routed)           0.591     3.736    compressor/comp/gpc105/lut6_2_inst3_0[1]
    SLICE_X7Y67                                                       r  compressor/comp/gpc105/lut5_prop1/I4
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.234     3.970 r  compressor/comp/gpc105/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.970    compressor/comp/gpc105/lut5_prop1_n_0
    SLICE_X7Y67                                                       r  compressor/comp/gpc105/carry4_inst0/S[1]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.447 r  compressor/comp/gpc105/carry4_inst0/O[3]
                         net (fo=2, routed)           0.698     5.145    compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_gene13_0[3]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop12/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.234     5.379 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.379    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[12]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/S[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.774 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.774    compressor/ra/ra/rowadder_0/cascade_fa_20/carryout[15]
    SLICE_X3Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.933 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/O[0]
                         net (fo=1, routed)           1.389     7.322    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     9.744 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.744    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.736ns  (logic 4.774ns (49.035%)  route 4.962ns (50.965%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE                         0.000     0.000 r  src11_reg[3]/C
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src11_reg[3]/Q
                         net (fo=5, routed)           0.828     1.221    compressor/comp/gpc11/lut6_2_inst2/I1
    SLICE_X8Y70                                                       r  compressor/comp/gpc11/lut6_2_inst2/LUT6/I1
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.097     1.318 r  compressor/comp/gpc11/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.318    compressor/comp/gpc11/lut6_2_inst2_n_1
    SLICE_X8Y70                                                       r  compressor/comp/gpc11/carry4_inst0/S[2]
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.604 r  compressor/comp/gpc11/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.021     2.625    compressor/comp/gpc68/stage1_13[0]
    SLICE_X2Y72                                                       r  compressor/comp/gpc68/lut4_prop0/I3
    SLICE_X2Y72          LUT4 (Prop_lut4_I3_O)        0.097     2.722 r  compressor/comp/gpc68/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.722    compressor/comp/gpc68/lut4_prop0_n_0
    SLICE_X2Y72                                                       r  compressor/comp/gpc68/carry4_inst0/S[0]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.025 r  compressor/comp/gpc68/carry4_inst0/O[1]
                         net (fo=6, routed)           0.950     3.975    compressor/comp/gpc107/lut6_2_inst1/I3
    SLICE_X2Y70                                                       r  compressor/comp/gpc107/lut6_2_inst1/LUT6/I3
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.216     4.191 r  compressor/comp/gpc107/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.191    compressor/comp/gpc107/lut6_2_inst1_n_1
    SLICE_X2Y70                                                       r  compressor/comp/gpc107/carry4_inst0/S[1]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.672 r  compressor/comp/gpc107/carry4_inst0/O[3]
                         net (fo=2, routed)           0.696     5.368    compressor/ra/ra/rowadder_0/cascade_fa_20/src17[1]
    SLICE_X3Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop17/I1
    SLICE_X3Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.590 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop17/O
                         net (fo=1, routed)           0.000     5.590    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[17]
    SLICE_X3Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/S[1]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.002 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst4/CO[3]
                         net (fo=1, routed)           1.467     7.469    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.267     9.736 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.736    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.703ns  (logic 4.888ns (50.375%)  route 4.815ns (49.625%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[6]/Q
                         net (fo=5, routed)           1.036     1.377    compressor/comp/gpc2/lut6_2_inst0/I1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I1
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.474 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.474    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.926 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.621     2.547    compressor/comp/gpc63/src0[4]
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/lut5_prop1/I4
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.234     2.781 r  compressor/comp/gpc63/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.781    compressor/comp/gpc63/lut5_prop1_n_0
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/carry4_inst0/S[1]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.183 r  compressor/comp/gpc63/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.843     4.026    compressor/comp/gpc104/lut5_prop3_0[1]
    SLICE_X6Y66                                                       r  compressor/comp/gpc104/lut5_prop3/I4
    SLICE_X6Y66          LUT5 (Prop_lut5_I4_O)        0.097     4.123 r  compressor/comp/gpc104/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.123    compressor/comp/gpc104/lut5_prop3_n_0
    SLICE_X6Y66                                                       r  compressor/comp/gpc104/carry4_inst0/S[3]
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.407 r  compressor/comp/gpc104/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.828     5.235    compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_gene10_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop10/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.332 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.332    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[10]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.633 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.633    compressor/ra/ra/rowadder_0/cascade_fa_20/carryout[11]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.814 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/O[2]
                         net (fo=1, routed)           1.487     7.301    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     9.703 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.703    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.699ns  (logic 4.961ns (51.151%)  route 4.738ns (48.849%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[6]/Q
                         net (fo=5, routed)           1.036     1.377    compressor/comp/gpc2/lut6_2_inst0/I1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I1
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.474 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.474    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.926 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.621     2.547    compressor/comp/gpc63/src0[4]
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/lut5_prop1/I4
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.234     2.781 r  compressor/comp/gpc63/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.781    compressor/comp/gpc63/lut5_prop1_n_0
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/carry4_inst0/S[1]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.183 r  compressor/comp/gpc63/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.843     4.026    compressor/comp/gpc104/lut5_prop3_0[1]
    SLICE_X6Y66                                                       r  compressor/comp/gpc104/lut5_prop3/I4
    SLICE_X6Y66          LUT5 (Prop_lut5_I4_O)        0.097     4.123 r  compressor/comp/gpc104/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.123    compressor/comp/gpc104/lut5_prop3_n_0
    SLICE_X6Y66                                                       r  compressor/comp/gpc104/carry4_inst0/S[3]
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.407 r  compressor/comp/gpc104/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.828     5.235    compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_gene10_0[4]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop10/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.332 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.332    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[10]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/S[2]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.633 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.633    compressor/ra/ra/rowadder_0/cascade_fa_20/carryout[11]
    SLICE_X3Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.867 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst3/O[3]
                         net (fo=1, routed)           1.410     7.277    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     9.699 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.699    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 5.247ns (54.319%)  route 4.412ns (45.681%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  src1_reg[6]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[6]/Q
                         net (fo=5, routed)           1.036     1.377    compressor/comp/gpc2/lut6_2_inst0/I1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/lut6_2_inst0/LUT6/I1
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.474 r  compressor/comp/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.474    compressor/comp/gpc2/lut6_2_inst0_n_1
    SLICE_X4Y60                                                       r  compressor/comp/gpc2/carry4_inst0/S[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.926 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.614     2.540    compressor/comp/gpc63/lut6_2_inst0/I4
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/lut6_2_inst0/LUT6/I4
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.234     2.774 r  compressor/comp/gpc63/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.774    compressor/comp/gpc63/lut6_2_inst0_n_1
    SLICE_X6Y65                                                       r  compressor/comp/gpc63/carry4_inst0/S[0]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.077 r  compressor/comp/gpc63/carry4_inst0/O[1]
                         net (fo=4, routed)           0.644     3.721    compressor/comp/gpc103/lut6_2_inst1/I3
    SLICE_X4Y65                                                       r  compressor/comp/gpc103/lut6_2_inst1/LUT6/I3
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.216     3.937 r  compressor/comp/gpc103/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.937    compressor/comp/gpc103/lut6_2_inst1_n_1
    SLICE_X4Y65                                                       r  compressor/comp/gpc103/carry4_inst0/S[1]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.369 r  compressor/comp/gpc103/carry4_inst0/O[2]
                         net (fo=2, routed)           0.606     4.975    compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_gene8_0[2]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop6/I1
    SLICE_X3Y65          LUT2 (Prop_lut2_I1_O)        0.230     5.205 r  compressor/ra/ra/rowadder_0/cascade_fa_20/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.205    compressor/ra/ra/rowadder_0/cascade_fa_20/prop[6]
    SLICE_X3Y65                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst1/S[2]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.506 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.506    compressor/ra/ra/rowadder_0/cascade_fa_20/carryout[7]
    SLICE_X3Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.740 r  compressor/ra/ra/rowadder_0/cascade_fa_20/carry4_inst2/O[3]
                         net (fo=1, routed)           1.512     7.252    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     9.659 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.659    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.112%)  route 0.078ns (37.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[9]/Q
                         net (fo=5, routed)           0.078     0.206    src15[9]
    SLICE_X0Y69          FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.066     0.207    src11[2]
    SLICE_X8Y72          FDRE                                         r  src11_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.148ns (68.472%)  route 0.068ns (31.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE                         0.000     0.000 r  src11_reg[8]/C
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src11_reg[8]/Q
                         net (fo=5, routed)           0.068     0.216    src11[8]
    SLICE_X9Y72          FDRE                                         r  src11_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.531%)  route 0.111ns (46.469%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE                         0.000     0.000 r  src5_reg[2]/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[2]/Q
                         net (fo=5, routed)           0.111     0.239    src5[2]
    SLICE_X7Y63          FDRE                                         r  src5_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.361%)  route 0.112ns (46.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[9]/Q
                         net (fo=2, routed)           0.112     0.240    src14[9]
    SLICE_X6Y72          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.549%)  route 0.104ns (42.451%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src12_reg[4]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[4]/Q
                         net (fo=2, routed)           0.104     0.245    src12[4]
    SLICE_X3Y72          FDRE                                         r  src12_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.751%)  route 0.119ns (48.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  src9_reg[7]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[7]/Q
                         net (fo=2, routed)           0.119     0.247    src9[7]
    SLICE_X9Y71          FDRE                                         r  src9_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.453%)  route 0.121ns (48.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE                         0.000     0.000 r  src8_reg[11]/C
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[11]/Q
                         net (fo=5, routed)           0.121     0.249    src8[11]
    SLICE_X10Y69         FDRE                                         r  src8_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.234%)  route 0.122ns (48.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src3_reg[7]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[7]/Q
                         net (fo=2, routed)           0.122     0.250    src3[7]
    SLICE_X5Y60          FDRE                                         r  src3_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[5]/Q
                         net (fo=2, routed)           0.122     0.250    src7[5]
    SLICE_X4Y66          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------





