\hypertarget{classtb__calc__top_1_1sim}{}\section{sim Architecture Reference}
\label{classtb__calc__top_1_1sim}\index{sim@{sim}}


Calculator Top Design Testbench Architecture S\+IM.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__calc__top_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}{p\+\_\+clk}{\bfseries  (  )}
\begin{DoxyCompactList}\small\item\em Calculator Top Design Testbench Architecture S\+IM. \end{DoxyCompactList}\item 
\hyperlink{classtb__calc__top_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}{run}{\bfseries  (  )}
\begin{DoxyCompactList}\small\item\em Calculator Top Design Testbench Architecture S\+IM. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__calc__top_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__calc__top_1_1sim_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__calc__top_1_1sim_a687da4cbd84662d6303d7967eac03adf}{calc\+\_\+top}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__calc__top_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}{clk\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__calc__top_1_1sim_acdf401306b90eed21a930a1cdc85e912}{reset\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__calc__top_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}{sw\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__calc__top_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}{pb\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__calc__top_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}{ss\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__calc__top_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}{ss\+\_\+sel\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__calc__top_1_1sim_a932396b44f6caa1031851247b7bb022a}{led\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__calc__top_1_1sim_a9d94f43f1c86cad501d82e9d726bc326}{i\+\_\+calc\+\_\+top}  {\bfseries calc\+\_\+top}   
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Calculator Top Design Testbench Architecture S\+IM. 

The Calculcator Control uniti part of the calculator project. 

\subsection{Member Function Documentation}
\mbox{\Hypertarget{classtb__calc__top_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}\label{classtb__calc__top_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!p\+\_\+clk@{p\+\_\+clk}}
\index{p\+\_\+clk@{p\+\_\+clk}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{p\+\_\+clk()}{p\_clk()}}
{\footnotesize\ttfamily p\+\_\+clk (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Calculator Top Design Testbench Architecture S\+IM. 

Process to generate 100\+M\+Hz clock \mbox{\Hypertarget{classtb__calc__top_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}\label{classtb__calc__top_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!run@{run}}
\index{run@{run}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{run()}{run()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} run ( ) \hspace{0.3cm}{\ttfamily [Process]}}



Calculator Top Design Testbench Architecture S\+IM. 

Process to generate misc. stimuli 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{classtb__calc__top_1_1sim_a687da4cbd84662d6303d7967eac03adf}\label{classtb__calc__top_1_1sim_a687da4cbd84662d6303d7967eac03adf}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!calc\+\_\+top@{calc\+\_\+top}}
\index{calc\+\_\+top@{calc\+\_\+top}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{calc\+\_\+top}{calc\_top}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_a687da4cbd84662d6303d7967eac03adf}{calc\+\_\+top} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}\label{classtb__calc__top_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!clk\+\_\+i@{clk\+\_\+i}}
\index{clk\+\_\+i@{clk\+\_\+i}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{clk\+\_\+i}{clk\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}{clk\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_a9d94f43f1c86cad501d82e9d726bc326}\label{classtb__calc__top_1_1sim_a9d94f43f1c86cad501d82e9d726bc326}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!i\+\_\+calc\+\_\+top@{i\+\_\+calc\+\_\+top}}
\index{i\+\_\+calc\+\_\+top@{i\+\_\+calc\+\_\+top}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{i\+\_\+calc\+\_\+top}{i\_calc\_top}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_a9d94f43f1c86cad501d82e9d726bc326}{i\+\_\+calc\+\_\+top} {\bfseries \textcolor{vhdlchar}{calc\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classtb__calc__top_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!I\+E\+EE@{I\+E\+EE}}
\index{I\+E\+EE@{I\+E\+EE}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{I\+E\+EE}{IEEE}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_a932396b44f6caa1031851247b7bb022a}\label{classtb__calc__top_1_1sim_a932396b44f6caa1031851247b7bb022a}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!led\+\_\+o@{led\+\_\+o}}
\index{led\+\_\+o@{led\+\_\+o}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{led\+\_\+o}{led\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_a932396b44f6caa1031851247b7bb022a}{led\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}\label{classtb__calc__top_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!pb\+\_\+i@{pb\+\_\+i}}
\index{pb\+\_\+i@{pb\+\_\+i}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{pb\+\_\+i}{pb\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}{pb\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_acdf401306b90eed21a930a1cdc85e912}\label{classtb__calc__top_1_1sim_acdf401306b90eed21a930a1cdc85e912}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!reset\+\_\+i@{reset\+\_\+i}}
\index{reset\+\_\+i@{reset\+\_\+i}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{reset\+\_\+i}{reset\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_acdf401306b90eed21a930a1cdc85e912}{reset\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}\label{classtb__calc__top_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!ss\+\_\+o@{ss\+\_\+o}}
\index{ss\+\_\+o@{ss\+\_\+o}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{ss\+\_\+o}{ss\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}{ss\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}\label{classtb__calc__top_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!ss\+\_\+sel\+\_\+o@{ss\+\_\+sel\+\_\+o}}
\index{ss\+\_\+sel\+\_\+o@{ss\+\_\+sel\+\_\+o}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{ss\+\_\+sel\+\_\+o}{ss\_sel\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}{ss\+\_\+sel\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_acd03516902501cd1c7296a98e22c6fcb}\label{classtb__calc__top_1_1sim_acd03516902501cd1c7296a98e22c6fcb}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{std\+\_\+logic\+\_\+1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}

\mbox{\Hypertarget{classtb__calc__top_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}\label{classtb__calc__top_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}} 
\index{tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}!sw\+\_\+i@{sw\+\_\+i}}
\index{sw\+\_\+i@{sw\+\_\+i}!tb\+\_\+calc\+\_\+top\+::sim@{tb\+\_\+calc\+\_\+top\+::sim}}
\subsubsection{\texorpdfstring{sw\+\_\+i}{sw\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__calc__top_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}{sw\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
tb/\hyperlink{tb__calc__top__sim_8vhd}{tb\+\_\+calc\+\_\+top\+\_\+sim.\+vhd}\end{DoxyCompactItemize}
