// Seed: 3987065356
module module_0 (
    output supply0 id_0,
    input  supply0 id_1,
    output uwire   id_2,
    output supply1 id_3
);
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_3, id_1, id_3, id_2, id_1, id_0, id_1, id_3, id_1, id_0
  );
  always id_2 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
  wire id_6;
  module_0(
      id_1, id_4, id_0, id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri id_7,
    output wand id_8,
    input wand id_9,
    output wor id_10,
    input supply0 id_11,
    output wand id_12,
    input wor id_13,
    output tri id_14
);
endmodule
