$comment
	File created using the following command:
		vcd file 7seg-decoder.msim.vcd -direction
$end
$date
	Sat Mar 12 02:20:57 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module top_vlg_vec_tst $end
$var reg 1 ! IN1 $end
$var reg 1 " IN2 $end
$var reg 1 # IN3 $end
$var reg 1 $ IN4 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 ) e $end
$var wire 1 * f $end
$var wire 1 + g $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 b~output_o $end
$var wire 1 3 c~output_o $end
$var wire 1 4 d~output_o $end
$var wire 1 5 f~output_o $end
$var wire 1 6 e~output_o $end
$var wire 1 7 g~output_o $end
$var wire 1 8 a~output_o $end
$var wire 1 9 IN1~input_o $end
$var wire 1 : IN3~input_o $end
$var wire 1 ; IN4~input_o $end
$var wire 1 < IN2~input_o $end
$var wire 1 = inst6~combout $end
$var wire 1 > inst7~0_combout $end
$var wire 1 ? inst15~0_combout $end
$var wire 1 @ inst17~combout $end
$var wire 1 A inst18~0_combout $end
$var wire 1 B inst16~0_combout $end
$var wire 1 C inst13~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
0,
1-
x.
1/
10
11
02
03
04
05
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
$end
#50000
1!
19
1C
1A
1@
1?
14
15
16
18
1%
1)
1*
1(
#100000
1"
0!
1<
09
0C
0B
0A
0?
1>
13
04
06
07
08
0%
0+
0)
0(
1'
#150000
1!
19
1A
0>
03
16
1)
0'
#200000
1#
0"
0!
1:
0<
09
1C
0@
1?
14
05
18
1%
0*
1(
#250000
1!
19
0C
0A
0?
04
06
08
0%
0)
0(
#300000
1"
0!
1<
09
1=
12
1&
#350000
1!
19
1B
1A
1@
1?
0=
02
14
15
16
17
1+
1)
1*
1(
0&
#400000
1$
0#
0"
0!
1;
0:
0<
09
0B
0A
0@
0?
04
05
06
07
0+
0)
0*
0(
#450000
1!
19
1A
16
1)
#500000
1"
0!
1<
09
0A
06
0)
#550000
1!
19
#600000
1#
0"
0!
1:
0<
09
#650000
1!
19
#700000
1"
0!
1<
09
#750000
1!
19
#799000
0$
0#
0"
0!
0;
0:
0<
09
1B
17
1+
#1000000
