// Seed: 1868043270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output supply1 id_1;
  assign id_1 = -1;
  assign module_1.id_0 = 0;
  logic [-1 : -1] id_7;
  ;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    input  wand  id_2,
    output tri0  id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  always_comb id_1 = id_2;
  wire id_7 = id_7;
endmodule
