# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0310_stopwatch_fsm/0310_stopwatch_fsm.srcs/sources_1/imports/0310_stopwatch_fsm/btn_debounce.v" \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/imports/new/clock_dp.v" \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/imports/new/fifo.v" \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/0310_stopwatch_fsm/fnd_controller.v" \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0311_stopwatch_dot/0311_stopwatch_dot.srcs/sources_1/imports/sources_1/new/stopwatch_cu.v" \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0311_stopwatch_dot/0311_stopwatch_dot.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v" \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0311_stopwatch_dot/0311_stopwatch_dot.srcs/sources_1/imports/sources_1/new/top_stopwatch.v" \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/imports/new/top_uart.v" \
"../../../../0321_UART_fifo_SWCL.srcs/sources_1/new/Uart_fifo_SW_CL.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
