=== README.txt ===

## Description
This project involves implementing and testing various logic chips in HDL (Hardware Description Language) as part of the NAND2Tetris course.

## Logic Chips
The following logic chips have been implemented in this order:

All working chips:

1. Not
2. And
3. Or
4. Xor
5. Not16
6. And16
7. Or16
8. Or8Way
9. Mux
10. DMux
11. Mux16
12. Mux4Way16
13. Mux8Way16
14. DMux4Way
15. DMux8Way
