<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>SPI_Master</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>SPI_Master_With_Single_CS</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4967be37</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>SPI_Master_With_Single_CS</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4967be37</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>SPI_Master_With_Single_CS_TB</spirit:modelName>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f45254e1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1ba7b80</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rstn_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_count_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:ceil(spirit:log(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.MAX_BYTES_PER_CS&apos;)) + 1))) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_byte_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_DV_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TX_ready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RX_count_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:ceil(spirit:log(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.MAX_BYTES_PER_CS&apos;)) + 1))) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RX_DV_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RX_byte_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MISO_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_MOSI_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI_CS_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SPI_MODE</spirit:name>
        <spirit:displayName>Spi Mode</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SPI_MODE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CLKS_PER_HALF_BIT</spirit:name>
        <spirit:displayName>Clks Per Half Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLKS_PER_HALF_BIT">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_BYTES_PER_CS</spirit:name>
        <spirit:displayName>Max Bytes Per Cs</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_BYTES_PER_CS">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CS_INACTIVE_CLKS</spirit:name>
        <spirit:displayName>Cs Inactive Clks</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CS_INACTIVE_CLKS">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_Master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_Master_With_Single_CS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_df0e18d1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SPI_Master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SPI_Master_With_Single_CS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SPI_Master_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b1ba7b80</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SPI Master with only 1 CS support</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>SPI_MODE</spirit:name>
      <spirit:displayName>Spi Mode</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SPI_MODE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLKS_PER_HALF_BIT</spirit:name>
      <spirit:displayName>Clks Per Half Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLKS_PER_HALF_BIT">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_BYTES_PER_CS</spirit:name>
      <spirit:displayName>Max Bytes Per Cs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_BYTES_PER_CS">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CS_INACTIVE_CLKS</spirit:name>
      <spirit:displayName>Cs Inactive Clks</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CS_INACTIVE_CLKS">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SPI_Master_With_Single_CS_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SPI_Master</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-01-29T17:05:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@184061bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db2a86c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2076b9a6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@278f177d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49ec61fd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fe091c2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12a30150_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dfbf322_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46646367_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@234e84e5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6709845_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461727a5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69f784de_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e007ad6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@608f2dcf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@790f2800_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a3a456f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe5c6f9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a59722b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa762cc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63fd4cbc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ff902f5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cff3f12_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e1a5101_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8442a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45ca8b9a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bf2b5fd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bfc39f6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35c1e74e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@485e0257_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/spi-master</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f2f33a07"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a31ef2d9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d6a8e4fa"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3a15678b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
