Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan  4 12:13:46 2021
| Host         : ES1657 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             264 |          104 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           15 |
| Yes          | No                    | No                     |             406 |           94 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG | uart_comp/rx_tick_OBUF                  | reset_IBUF       |                1 |              1 |
|  clock_IBUF_BUFG | uart_comp/uart_tx_data                  | reset_IBUF       |                1 |              1 |
|  clock_IBUF_BUFG | uart_comp/rx_tick_OBUF                  |                  |                1 |              4 |
|  clock_IBUF_BUFG | uart_comp/E[0]                          |                  |                1 |              5 |
|  clock_IBUF_BUFG |                                         |                  |                5 |              8 |
|  clock_IBUF_BUFG | uart_comp/uart_data_in_tmp              |                  |                5 |              8 |
|  clock_IBUF_BUFG | uart_comp/uart_tx_count[2]_i_1_n_0      | reset_IBUF       |                3 |             10 |
|  clock_IBUF_BUFG | uart_comp/uart_rx_data_vec              | reset_IBUF       |                2 |             11 |
|  clock_IBUF_BUFG |                                         | reset_IBUF       |               15 |             43 |
|  clock_IBUF_BUFG | aes_comp/w[3]_3                         |                  |               30 |            128 |
|  load_BUFG       |                                         |                  |               99 |            256 |
|  clock_IBUF_BUFG | uart_comp/uart_rx_data_out_stb_reg_0[0] |                  |               57 |            261 |
+------------------+-----------------------------------------+------------------+------------------+----------------+


