Classic Timing Analyzer report for priorityencoder
Tue Nov 07 17:53:35 2023
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+----------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.944 ns    ; input[3] ; y[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+----------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To   ;
+-------+-------------------+-----------------+----------+------+
; N/A   ; None              ; 9.944 ns        ; input[3] ; y[0] ;
; N/A   ; None              ; 9.799 ns        ; input[4] ; y[0] ;
; N/A   ; None              ; 9.781 ns        ; input[6] ; y[0] ;
; N/A   ; None              ; 9.776 ns        ; input[5] ; y[0] ;
; N/A   ; None              ; 9.648 ns        ; input[3] ; y[1] ;
; N/A   ; None              ; 9.472 ns        ; input[4] ; y[1] ;
; N/A   ; None              ; 9.454 ns        ; input[5] ; y[1] ;
; N/A   ; None              ; 9.416 ns        ; input[0] ; y[1] ;
; N/A   ; None              ; 9.396 ns        ; input[0] ; y[0] ;
; N/A   ; None              ; 9.213 ns        ; input[2] ; y[1] ;
; N/A   ; None              ; 9.188 ns        ; input[0] ; y[2] ;
; N/A   ; None              ; 9.172 ns        ; input[2] ; y[0] ;
; N/A   ; None              ; 9.026 ns        ; input[3] ; y[2] ;
; N/A   ; None              ; 8.868 ns        ; input[2] ; y[2] ;
; N/A   ; None              ; 6.778 ns        ; input[1] ; y[1] ;
; N/A   ; None              ; 6.517 ns        ; input[1] ; y[0] ;
; N/A   ; None              ; 6.279 ns        ; input[1] ; y[2] ;
+-------+-------------------+-----------------+----------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Nov 07 17:53:35 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off priorityencoder -c priorityencoder --timing_analysis_only
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: Longest tpd from source pin "input[3]" to destination pin "y[0]" is 9.944 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_L2; Fanout = 3; PIN Node = 'input[3]'
    Info: 2: + IC(4.790 ns) + CELL(0.275 ns) = 5.917 ns; Loc. = LCCOMB_X1_Y33_N0; Fanout = 1; COMB Node = 'y~0'
    Info: 3: + IC(0.257 ns) + CELL(0.416 ns) = 6.590 ns; Loc. = LCCOMB_X1_Y33_N10; Fanout = 1; COMB Node = 'y~1'
    Info: 4: + IC(0.742 ns) + CELL(2.612 ns) = 9.944 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'y[0]'
    Info: Total cell delay = 4.155 ns ( 41.78 % )
    Info: Total interconnect delay = 5.789 ns ( 58.22 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4368 megabytes
    Info: Processing ended: Tue Nov 07 17:53:35 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


