

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11'
================================================================
* Date:           Mon Jan 26 22:11:43 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      515|      515|  5.150 us|  5.150 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_10_VITIS_LOOP_107_11  |      513|      513|         3|          1|          1|   512|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%jb = alloca i32 1" [top.cpp:107]   --->   Operation 6 'alloca' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:105]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_31, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_30, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_29, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_28, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_27, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_26, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_25, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_24, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_23, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_22, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_21, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_20, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_19, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_18, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_17, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_16, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_15, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_14, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_13, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_12, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_11, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_10, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_9, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_8, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_31_reload"   --->   Operation 41 'read' 'scale_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_63_reload"   --->   Operation 42 'read' 'scale_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_30_reload"   --->   Operation 43 'read' 'scale_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_62_reload"   --->   Operation 44 'read' 'scale_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_29_reload"   --->   Operation 45 'read' 'scale_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_61_reload"   --->   Operation 46 'read' 'scale_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload"   --->   Operation 47 'read' 'scale_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_60_reload"   --->   Operation 48 'read' 'scale_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_27_reload"   --->   Operation 49 'read' 'scale_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_59_reload"   --->   Operation 50 'read' 'scale_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_26_reload"   --->   Operation 51 'read' 'scale_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_58_reload"   --->   Operation 52 'read' 'scale_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_25_reload"   --->   Operation 53 'read' 'scale_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_57_reload"   --->   Operation 54 'read' 'scale_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 55 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 56 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_23_reload"   --->   Operation 57 'read' 'scale_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_55_reload"   --->   Operation 58 'read' 'scale_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_22_reload"   --->   Operation 59 'read' 'scale_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_54_reload"   --->   Operation 60 'read' 'scale_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_21_reload"   --->   Operation 61 'read' 'scale_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_53_reload"   --->   Operation 62 'read' 'scale_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload"   --->   Operation 63 'read' 'scale_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload"   --->   Operation 64 'read' 'scale_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_19_reload"   --->   Operation 65 'read' 'scale_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_51_reload"   --->   Operation 66 'read' 'scale_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_18_reload"   --->   Operation 67 'read' 'scale_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_50_reload"   --->   Operation 68 'read' 'scale_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_17_reload"   --->   Operation 69 'read' 'scale_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%scale_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_49_reload"   --->   Operation 70 'read' 'scale_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 71 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 72 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scale_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_15_reload"   --->   Operation 73 'read' 'scale_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%scale_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_47_reload"   --->   Operation 74 'read' 'scale_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%scale_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_14_reload"   --->   Operation 75 'read' 'scale_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%scale_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_46_reload"   --->   Operation 76 'read' 'scale_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%scale_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_13_reload"   --->   Operation 77 'read' 'scale_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%scale_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_45_reload"   --->   Operation 78 'read' 'scale_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload"   --->   Operation 79 'read' 'scale_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload"   --->   Operation 80 'read' 'scale_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%scale_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_11_reload"   --->   Operation 81 'read' 'scale_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%scale_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_43_reload"   --->   Operation 82 'read' 'scale_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%scale_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_10_reload"   --->   Operation 83 'read' 'scale_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%scale_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_42_reload"   --->   Operation 84 'read' 'scale_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%scale_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_9_reload"   --->   Operation 85 'read' 'scale_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%scale_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_41_reload"   --->   Operation 86 'read' 'scale_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 87 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 88 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%scale_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_7_reload"   --->   Operation 89 'read' 'scale_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%scale_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_39_reload"   --->   Operation 90 'read' 'scale_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%scale_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_6_reload"   --->   Operation 91 'read' 'scale_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%scale_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_38_reload"   --->   Operation 92 'read' 'scale_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%scale_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_5_reload"   --->   Operation 93 'read' 'scale_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%scale_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_37_reload"   --->   Operation 94 'read' 'scale_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload"   --->   Operation 95 'read' 'scale_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload"   --->   Operation 96 'read' 'scale_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%scale_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_3_reload"   --->   Operation 97 'read' 'scale_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%scale_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_35_reload"   --->   Operation 98 'read' 'scale_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%scale_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_2_reload"   --->   Operation 99 'read' 'scale_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%scale_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_34_reload"   --->   Operation 100 'read' 'scale_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%scale_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_1_reload"   --->   Operation 101 'read' 'scale_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%scale_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_33_reload"   --->   Operation 102 'read' 'scale_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload"   --->   Operation 103 'read' 'scale_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 104 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.48ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten6"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 106 [1/1] (0.48ns)   --->   "%store_ln105 = store i9 0, i9 %i" [top.cpp:105]   --->   Operation 106 'store' 'store_ln105' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln107 = store i7 0, i7 %jb" [top.cpp:107]   --->   Operation 107 'store' 'store_ln107' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_110_12"   --->   Operation 108 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i10 %indvar_flatten6" [top.cpp:105]   --->   Operation 109 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.93ns)   --->   "%icmp_ln105 = icmp_eq  i10 %indvar_flatten6_load, i10 512" [top.cpp:105]   --->   Operation 110 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.93ns)   --->   "%add_ln105_1 = add i10 %indvar_flatten6_load, i10 1" [top.cpp:105]   --->   Operation 111 'add' 'add_ln105_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc131, void %for.end133.exitStub" [top.cpp:105]   --->   Operation 112 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%jb_load = load i7 %jb" [top.cpp:105]   --->   Operation 113 'load' 'jb_load' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:105]   --->   Operation 114 'load' 'i_load' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i7 %jb_load" [top.cpp:105]   --->   Operation 115 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.92ns)   --->   "%add_ln105 = add i9 %i_load, i9 1" [top.cpp:105]   --->   Operation 116 'add' 'add_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_load, i32 6" [top.cpp:107]   --->   Operation 117 'bitselect' 'tmp' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.44ns)   --->   "%select_ln105 = select i1 %tmp, i6 0, i6 %trunc_ln105" [top.cpp:105]   --->   Operation 118 'select' 'select_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i6 %select_ln105" [top.cpp:105]   --->   Operation 119 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.45ns)   --->   "%select_ln105_1 = select i1 %tmp, i9 %add_ln105, i9 %i_load" [top.cpp:105]   --->   Operation 120 'select' 'select_ln105_1' <Predicate = (!icmp_ln105)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i9 %select_ln105_1" [top.cpp:109]   --->   Operation 121 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %zext_ln105, i32 5" [top.cpp:107]   --->   Operation 122 'bitselect' 'tmp_148' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln109, i1 %tmp_148" [top.cpp:113]   --->   Operation 123 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln113_32 = zext i9 %tmp_s" [top.cpp:113]   --->   Operation 124 'zext' 'zext_ln113_32' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 125 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_100 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 126 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_100' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_101 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 127 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_101' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_102 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 128 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_102' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_103 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 129 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_103' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_104 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 130 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_104' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_105 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 131 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_106 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 132 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_106' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_107 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 133 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_108 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 134 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_108' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_109 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 135 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_109' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_110 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 136 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_110' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_111 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 137 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_111' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_112 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 138 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_112' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_113 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 139 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_113' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_114 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 140 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_114' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_115 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 141 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_115' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_116 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 142 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_116' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_117 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 143 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_117' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_118 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 144 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_118' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_119 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 145 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_119' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_120 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 146 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_120' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 147 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 148 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 149 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 150 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 151 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 152 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 153 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 154 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 155 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 156 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 157 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:113]   --->   Operation 157 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 158 [1/1] (0.88ns)   --->   "%icmp_ln113_96 = icmp_eq  i6 %select_ln105, i6 32" [top.cpp:113]   --->   Operation 158 'icmp' 'icmp_ln113_96' <Predicate = (!icmp_ln105)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:113]   --->   Operation 159 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 160 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:113]   --->   Operation 160 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 161 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:113]   --->   Operation 161 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 162 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:113]   --->   Operation 162 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 163 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:113]   --->   Operation 163 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 164 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:113]   --->   Operation 164 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 165 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:113]   --->   Operation 165 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 166 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:113]   --->   Operation 166 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 167 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:113]   --->   Operation 167 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 168 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:113]   --->   Operation 168 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 169 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_100" [top.cpp:113]   --->   Operation 169 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 170 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_101" [top.cpp:113]   --->   Operation 170 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 171 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_102" [top.cpp:113]   --->   Operation 171 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 172 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_103" [top.cpp:113]   --->   Operation 172 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 173 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_104" [top.cpp:113]   --->   Operation 173 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 174 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_105" [top.cpp:113]   --->   Operation 174 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 175 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_106" [top.cpp:113]   --->   Operation 175 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 176 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_107" [top.cpp:113]   --->   Operation 176 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 177 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_108" [top.cpp:113]   --->   Operation 177 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 178 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_109" [top.cpp:113]   --->   Operation 178 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 179 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_110" [top.cpp:113]   --->   Operation 179 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 180 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_111" [top.cpp:113]   --->   Operation 180 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 181 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_112" [top.cpp:113]   --->   Operation 181 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 182 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_113" [top.cpp:113]   --->   Operation 182 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 183 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_114" [top.cpp:113]   --->   Operation 183 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 184 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_115" [top.cpp:113]   --->   Operation 184 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 185 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_116" [top.cpp:113]   --->   Operation 185 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 186 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_117" [top.cpp:113]   --->   Operation 186 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 187 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_118" [top.cpp:113]   --->   Operation 187 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 188 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_119" [top.cpp:113]   --->   Operation 188 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 189 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_120" [top.cpp:113]   --->   Operation 189 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142' <Predicate = (!icmp_ln105)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 190 [1/1] (0.89ns)   --->   "%add_ln107 = add i7 %zext_ln105, i7 32" [top.cpp:107]   --->   Operation 190 'add' 'add_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.48ns)   --->   "%store_ln105 = store i10 %add_ln105_1, i10 %indvar_flatten6" [top.cpp:105]   --->   Operation 191 'store' 'store_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.48>
ST_1 : Operation 192 [1/1] (0.48ns)   --->   "%store_ln105 = store i9 %select_ln105_1, i9 %i" [top.cpp:105]   --->   Operation 192 'store' 'store_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.48>
ST_1 : Operation 193 [1/1] (0.48ns)   --->   "%store_ln107 = store i7 %add_ln107, i7 %jb" [top.cpp:107]   --->   Operation 193 'store' 'store_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 194 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:113]   --->   Operation 194 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load" [top.cpp:113]   --->   Operation 195 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.43ns)   --->   "%select_ln113_4 = select i1 %icmp_ln113_96, i24 %scale_32_reload_read, i24 %scale_reload_read" [top.cpp:113]   --->   Operation 196 'select' 'select_ln113_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i24 %select_ln113_4" [top.cpp:113]   --->   Operation 197 'sext' 'sext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (3.38ns)   --->   "%mul_ln113 = mul i48 %sext_ln113_1, i48 %sext_ln113" [top.cpp:113]   --->   Operation 198 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113, i32 47" [top.cpp:113]   --->   Operation 199 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113, i32 16, i32 39" [top.cpp:113]   --->   Operation 200 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113, i32 15" [top.cpp:113]   --->   Operation 201 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln113)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113, i32 39" [top.cpp:113]   --->   Operation 202 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i1 %tmp_150" [top.cpp:113]   --->   Operation 203 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.10ns)   --->   "%add_ln113 = add i24 %trunc_ln3, i24 %zext_ln113" [top.cpp:113]   --->   Operation 204 'add' 'add_ln113' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113, i32 23" [top.cpp:113]   --->   Operation 205 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln113)   --->   "%xor_ln113 = xor i1 %tmp_154, i1 1" [top.cpp:113]   --->   Operation 206 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113 = and i1 %tmp_153, i1 %xor_ln113" [top.cpp:113]   --->   Operation 207 'and' 'and_ln113' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113, i32 40" [top.cpp:113]   --->   Operation 208 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113, i32 41" [top.cpp:113]   --->   Operation 209 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.89ns)   --->   "%icmp_ln113 = icmp_eq  i7 %tmp_33, i7 127" [top.cpp:113]   --->   Operation 210 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113, i32 40" [top.cpp:113]   --->   Operation 211 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.90ns)   --->   "%icmp_ln113_1 = icmp_eq  i8 %tmp_34, i8 255" [top.cpp:113]   --->   Operation 212 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.90ns)   --->   "%icmp_ln113_2 = icmp_eq  i8 %tmp_34, i8 0" [top.cpp:113]   --->   Operation 213 'icmp' 'icmp_ln113_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_3)   --->   "%select_ln113 = select i1 %and_ln113, i1 %icmp_ln113_1, i1 %icmp_ln113_2" [top.cpp:113]   --->   Operation 214 'select' 'select_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%xor_ln113_1 = xor i1 %tmp_155, i1 1" [top.cpp:113]   --->   Operation 215 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%and_ln113_1 = and i1 %icmp_ln113, i1 %xor_ln113_1" [top.cpp:113]   --->   Operation 216 'and' 'and_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_4)   --->   "%select_ln113_1 = select i1 %and_ln113, i1 %and_ln113_1, i1 %icmp_ln113_1" [top.cpp:113]   --->   Operation 217 'select' 'select_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_1)   --->   "%and_ln113_2 = and i1 %and_ln113, i1 %icmp_ln113_1" [top.cpp:113]   --->   Operation 218 'and' 'and_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_3)   --->   "%xor_ln113_2 = xor i1 %select_ln113, i1 1" [top.cpp:113]   --->   Operation 219 'xor' 'xor_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_3)   --->   "%or_ln113 = or i1 %tmp_154, i1 %xor_ln113_2" [top.cpp:113]   --->   Operation 220 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_3)   --->   "%xor_ln113_3 = xor i1 %tmp_149, i1 1" [top.cpp:113]   --->   Operation 221 'xor' 'xor_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_3 = and i1 %or_ln113, i1 %xor_ln113_3" [top.cpp:113]   --->   Operation 222 'and' 'and_ln113_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_4 = and i1 %tmp_154, i1 %select_ln113_1" [top.cpp:113]   --->   Operation 223 'and' 'and_ln113_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_1)   --->   "%or_ln113_64 = or i1 %and_ln113_2, i1 %and_ln113_4" [top.cpp:113]   --->   Operation 224 'or' 'or_ln113_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_1)   --->   "%xor_ln113_4 = xor i1 %or_ln113_64, i1 1" [top.cpp:113]   --->   Operation 225 'xor' 'xor_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_1)   --->   "%and_ln113_5 = and i1 %tmp_149, i1 %xor_ln113_4" [top.cpp:113]   --->   Operation 226 'and' 'and_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_3)   --->   "%select_ln113_2 = select i1 %and_ln113_3, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 227 'select' 'select_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_1 = or i1 %and_ln113_3, i1 %and_ln113_5" [top.cpp:113]   --->   Operation 228 'or' 'or_ln113_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_3 = select i1 %or_ln113_1, i24 %select_ln113_2, i24 %add_ln113" [top.cpp:113]   --->   Operation 229 'select' 'select_ln113_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:113]   --->   Operation 230 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln113_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load" [top.cpp:113]   --->   Operation 231 'sext' 'sext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.43ns)   --->   "%select_ln113_9 = select i1 %icmp_ln113_96, i24 %scale_33_reload_read, i24 %scale_1_reload_read" [top.cpp:113]   --->   Operation 232 'select' 'select_ln113_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln113_3 = sext i24 %select_ln113_9" [top.cpp:113]   --->   Operation 233 'sext' 'sext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (3.38ns)   --->   "%mul_ln113_1 = mul i48 %sext_ln113_3, i48 %sext_ln113_2" [top.cpp:113]   --->   Operation 234 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_1, i32 47" [top.cpp:113]   --->   Operation 235 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_1, i32 16, i32 39" [top.cpp:113]   --->   Operation 236 'partselect' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_1, i32 15" [top.cpp:113]   --->   Operation 237 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_6)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_1, i32 39" [top.cpp:113]   --->   Operation 238 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i1 %tmp_157" [top.cpp:113]   --->   Operation 239 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.10ns)   --->   "%add_ln113_1 = add i24 %trunc_ln113_1, i24 %zext_ln113_1" [top.cpp:113]   --->   Operation 240 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_1, i32 23" [top.cpp:113]   --->   Operation 241 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_6)   --->   "%xor_ln113_5 = xor i1 %tmp_161, i1 1" [top.cpp:113]   --->   Operation 242 'xor' 'xor_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_6 = and i1 %tmp_160, i1 %xor_ln113_5" [top.cpp:113]   --->   Operation 243 'and' 'and_ln113_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_10)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_1, i32 40" [top.cpp:113]   --->   Operation 244 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_1, i32 41" [top.cpp:113]   --->   Operation 245 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.89ns)   --->   "%icmp_ln113_3 = icmp_eq  i7 %tmp_35, i7 127" [top.cpp:113]   --->   Operation 246 'icmp' 'icmp_ln113_3' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_1, i32 40" [top.cpp:113]   --->   Operation 247 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.90ns)   --->   "%icmp_ln113_4 = icmp_eq  i8 %tmp_36, i8 255" [top.cpp:113]   --->   Operation 248 'icmp' 'icmp_ln113_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.90ns)   --->   "%icmp_ln113_5 = icmp_eq  i8 %tmp_36, i8 0" [top.cpp:113]   --->   Operation 249 'icmp' 'icmp_ln113_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_9)   --->   "%select_ln113_5 = select i1 %and_ln113_6, i1 %icmp_ln113_4, i1 %icmp_ln113_5" [top.cpp:113]   --->   Operation 250 'select' 'select_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_10)   --->   "%xor_ln113_6 = xor i1 %tmp_162, i1 1" [top.cpp:113]   --->   Operation 251 'xor' 'xor_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_10)   --->   "%and_ln113_7 = and i1 %icmp_ln113_3, i1 %xor_ln113_6" [top.cpp:113]   --->   Operation 252 'and' 'and_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_10)   --->   "%select_ln113_6 = select i1 %and_ln113_6, i1 %and_ln113_7, i1 %icmp_ln113_4" [top.cpp:113]   --->   Operation 253 'select' 'select_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_3)   --->   "%and_ln113_8 = and i1 %and_ln113_6, i1 %icmp_ln113_4" [top.cpp:113]   --->   Operation 254 'and' 'and_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_9)   --->   "%xor_ln113_7 = xor i1 %select_ln113_5, i1 1" [top.cpp:113]   --->   Operation 255 'xor' 'xor_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_9)   --->   "%or_ln113_2 = or i1 %tmp_161, i1 %xor_ln113_7" [top.cpp:113]   --->   Operation 256 'or' 'or_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_9)   --->   "%xor_ln113_8 = xor i1 %tmp_156, i1 1" [top.cpp:113]   --->   Operation 257 'xor' 'xor_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_9 = and i1 %or_ln113_2, i1 %xor_ln113_8" [top.cpp:113]   --->   Operation 258 'and' 'and_ln113_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_10 = and i1 %tmp_161, i1 %select_ln113_6" [top.cpp:113]   --->   Operation 259 'and' 'and_ln113_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_3)   --->   "%or_ln113_65 = or i1 %and_ln113_8, i1 %and_ln113_10" [top.cpp:113]   --->   Operation 260 'or' 'or_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_3)   --->   "%xor_ln113_9 = xor i1 %or_ln113_65, i1 1" [top.cpp:113]   --->   Operation 261 'xor' 'xor_ln113_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_3)   --->   "%and_ln113_11 = and i1 %tmp_156, i1 %xor_ln113_9" [top.cpp:113]   --->   Operation 262 'and' 'and_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_8)   --->   "%select_ln113_7 = select i1 %and_ln113_9, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 263 'select' 'select_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_3 = or i1 %and_ln113_9, i1 %and_ln113_11" [top.cpp:113]   --->   Operation 264 'or' 'or_ln113_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_8 = select i1 %or_ln113_3, i24 %select_ln113_7, i24 %add_ln113_1" [top.cpp:113]   --->   Operation 265 'select' 'select_ln113_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 266 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:113]   --->   Operation 266 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln113_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:113]   --->   Operation 267 'sext' 'sext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.43ns)   --->   "%select_ln113_14 = select i1 %icmp_ln113_96, i24 %scale_34_reload_read, i24 %scale_2_reload_read" [top.cpp:113]   --->   Operation 268 'select' 'select_ln113_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln113_5 = sext i24 %select_ln113_14" [top.cpp:113]   --->   Operation 269 'sext' 'sext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (3.38ns)   --->   "%mul_ln113_2 = mul i48 %sext_ln113_5, i48 %sext_ln113_4" [top.cpp:113]   --->   Operation 270 'mul' 'mul_ln113_2' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_2, i32 47" [top.cpp:113]   --->   Operation 271 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_2, i32 16, i32 39" [top.cpp:113]   --->   Operation 272 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_2, i32 15" [top.cpp:113]   --->   Operation 273 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_12)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_2, i32 39" [top.cpp:113]   --->   Operation 274 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i1 %tmp_164" [top.cpp:113]   --->   Operation 275 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.10ns)   --->   "%add_ln113_2 = add i24 %trunc_ln113_2, i24 %zext_ln113_2" [top.cpp:113]   --->   Operation 276 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_2, i32 23" [top.cpp:113]   --->   Operation 277 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_12)   --->   "%xor_ln113_10 = xor i1 %tmp_168, i1 1" [top.cpp:113]   --->   Operation 278 'xor' 'xor_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_12 = and i1 %tmp_167, i1 %xor_ln113_10" [top.cpp:113]   --->   Operation 279 'and' 'and_ln113_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_16)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_2, i32 40" [top.cpp:113]   --->   Operation 280 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_2, i32 41" [top.cpp:113]   --->   Operation 281 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.89ns)   --->   "%icmp_ln113_6 = icmp_eq  i7 %tmp_37, i7 127" [top.cpp:113]   --->   Operation 282 'icmp' 'icmp_ln113_6' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_2, i32 40" [top.cpp:113]   --->   Operation 283 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.90ns)   --->   "%icmp_ln113_7 = icmp_eq  i8 %tmp_38, i8 255" [top.cpp:113]   --->   Operation 284 'icmp' 'icmp_ln113_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.90ns)   --->   "%icmp_ln113_8 = icmp_eq  i8 %tmp_38, i8 0" [top.cpp:113]   --->   Operation 285 'icmp' 'icmp_ln113_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_15)   --->   "%select_ln113_10 = select i1 %and_ln113_12, i1 %icmp_ln113_7, i1 %icmp_ln113_8" [top.cpp:113]   --->   Operation 286 'select' 'select_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_16)   --->   "%xor_ln113_11 = xor i1 %tmp_169, i1 1" [top.cpp:113]   --->   Operation 287 'xor' 'xor_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_16)   --->   "%and_ln113_13 = and i1 %icmp_ln113_6, i1 %xor_ln113_11" [top.cpp:113]   --->   Operation 288 'and' 'and_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_16)   --->   "%select_ln113_11 = select i1 %and_ln113_12, i1 %and_ln113_13, i1 %icmp_ln113_7" [top.cpp:113]   --->   Operation 289 'select' 'select_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_5)   --->   "%and_ln113_14 = and i1 %and_ln113_12, i1 %icmp_ln113_7" [top.cpp:113]   --->   Operation 290 'and' 'and_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_15)   --->   "%xor_ln113_12 = xor i1 %select_ln113_10, i1 1" [top.cpp:113]   --->   Operation 291 'xor' 'xor_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_15)   --->   "%or_ln113_4 = or i1 %tmp_168, i1 %xor_ln113_12" [top.cpp:113]   --->   Operation 292 'or' 'or_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_15)   --->   "%xor_ln113_13 = xor i1 %tmp_163, i1 1" [top.cpp:113]   --->   Operation 293 'xor' 'xor_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_15 = and i1 %or_ln113_4, i1 %xor_ln113_13" [top.cpp:113]   --->   Operation 294 'and' 'and_ln113_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_16 = and i1 %tmp_168, i1 %select_ln113_11" [top.cpp:113]   --->   Operation 295 'and' 'and_ln113_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_5)   --->   "%or_ln113_66 = or i1 %and_ln113_14, i1 %and_ln113_16" [top.cpp:113]   --->   Operation 296 'or' 'or_ln113_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_5)   --->   "%xor_ln113_14 = xor i1 %or_ln113_66, i1 1" [top.cpp:113]   --->   Operation 297 'xor' 'xor_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_5)   --->   "%and_ln113_17 = and i1 %tmp_163, i1 %xor_ln113_14" [top.cpp:113]   --->   Operation 298 'and' 'and_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_13)   --->   "%select_ln113_12 = select i1 %and_ln113_15, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 299 'select' 'select_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_5 = or i1 %and_ln113_15, i1 %and_ln113_17" [top.cpp:113]   --->   Operation 300 'or' 'or_ln113_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_13 = select i1 %or_ln113_5, i24 %select_ln113_12, i24 %add_ln113_2" [top.cpp:113]   --->   Operation 301 'select' 'select_ln113_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:113]   --->   Operation 302 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln113_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load" [top.cpp:113]   --->   Operation 303 'sext' 'sext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.43ns)   --->   "%select_ln113_19 = select i1 %icmp_ln113_96, i24 %scale_35_reload_read, i24 %scale_3_reload_read" [top.cpp:113]   --->   Operation 304 'select' 'select_ln113_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln113_7 = sext i24 %select_ln113_19" [top.cpp:113]   --->   Operation 305 'sext' 'sext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (3.38ns)   --->   "%mul_ln113_3 = mul i48 %sext_ln113_7, i48 %sext_ln113_6" [top.cpp:113]   --->   Operation 306 'mul' 'mul_ln113_3' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_3, i32 47" [top.cpp:113]   --->   Operation 307 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_3, i32 16, i32 39" [top.cpp:113]   --->   Operation 308 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_3, i32 15" [top.cpp:113]   --->   Operation 309 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_18)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_3, i32 39" [top.cpp:113]   --->   Operation 310 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i1 %tmp_171" [top.cpp:113]   --->   Operation 311 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (1.10ns)   --->   "%add_ln113_3 = add i24 %trunc_ln113_3, i24 %zext_ln113_3" [top.cpp:113]   --->   Operation 312 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_3, i32 23" [top.cpp:113]   --->   Operation 313 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_18)   --->   "%xor_ln113_15 = xor i1 %tmp_175, i1 1" [top.cpp:113]   --->   Operation 314 'xor' 'xor_ln113_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_18 = and i1 %tmp_174, i1 %xor_ln113_15" [top.cpp:113]   --->   Operation 315 'and' 'and_ln113_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_22)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_3, i32 40" [top.cpp:113]   --->   Operation 316 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_3, i32 41" [top.cpp:113]   --->   Operation 317 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.89ns)   --->   "%icmp_ln113_9 = icmp_eq  i7 %tmp_39, i7 127" [top.cpp:113]   --->   Operation 318 'icmp' 'icmp_ln113_9' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_3, i32 40" [top.cpp:113]   --->   Operation 319 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.90ns)   --->   "%icmp_ln113_10 = icmp_eq  i8 %tmp_40, i8 255" [top.cpp:113]   --->   Operation 320 'icmp' 'icmp_ln113_10' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.90ns)   --->   "%icmp_ln113_11 = icmp_eq  i8 %tmp_40, i8 0" [top.cpp:113]   --->   Operation 321 'icmp' 'icmp_ln113_11' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_21)   --->   "%select_ln113_15 = select i1 %and_ln113_18, i1 %icmp_ln113_10, i1 %icmp_ln113_11" [top.cpp:113]   --->   Operation 322 'select' 'select_ln113_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_22)   --->   "%xor_ln113_16 = xor i1 %tmp_176, i1 1" [top.cpp:113]   --->   Operation 323 'xor' 'xor_ln113_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_22)   --->   "%and_ln113_19 = and i1 %icmp_ln113_9, i1 %xor_ln113_16" [top.cpp:113]   --->   Operation 324 'and' 'and_ln113_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_22)   --->   "%select_ln113_16 = select i1 %and_ln113_18, i1 %and_ln113_19, i1 %icmp_ln113_10" [top.cpp:113]   --->   Operation 325 'select' 'select_ln113_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_7)   --->   "%and_ln113_20 = and i1 %and_ln113_18, i1 %icmp_ln113_10" [top.cpp:113]   --->   Operation 326 'and' 'and_ln113_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_21)   --->   "%xor_ln113_17 = xor i1 %select_ln113_15, i1 1" [top.cpp:113]   --->   Operation 327 'xor' 'xor_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_21)   --->   "%or_ln113_6 = or i1 %tmp_175, i1 %xor_ln113_17" [top.cpp:113]   --->   Operation 328 'or' 'or_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_21)   --->   "%xor_ln113_18 = xor i1 %tmp_170, i1 1" [top.cpp:113]   --->   Operation 329 'xor' 'xor_ln113_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_21 = and i1 %or_ln113_6, i1 %xor_ln113_18" [top.cpp:113]   --->   Operation 330 'and' 'and_ln113_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_22 = and i1 %tmp_175, i1 %select_ln113_16" [top.cpp:113]   --->   Operation 331 'and' 'and_ln113_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_7)   --->   "%or_ln113_67 = or i1 %and_ln113_20, i1 %and_ln113_22" [top.cpp:113]   --->   Operation 332 'or' 'or_ln113_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_7)   --->   "%xor_ln113_19 = xor i1 %or_ln113_67, i1 1" [top.cpp:113]   --->   Operation 333 'xor' 'xor_ln113_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_7)   --->   "%and_ln113_23 = and i1 %tmp_170, i1 %xor_ln113_19" [top.cpp:113]   --->   Operation 334 'and' 'and_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_18)   --->   "%select_ln113_17 = select i1 %and_ln113_21, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 335 'select' 'select_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_7 = or i1 %and_ln113_21, i1 %and_ln113_23" [top.cpp:113]   --->   Operation 336 'or' 'or_ln113_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_18 = select i1 %or_ln113_7, i24 %select_ln113_17, i24 %add_ln113_3" [top.cpp:113]   --->   Operation 337 'select' 'select_ln113_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 338 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:113]   --->   Operation 338 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln113_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load" [top.cpp:113]   --->   Operation 339 'sext' 'sext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.43ns)   --->   "%select_ln113_24 = select i1 %icmp_ln113_96, i24 %scale_36_reload_read, i24 %scale_4_reload_read" [top.cpp:113]   --->   Operation 340 'select' 'select_ln113_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln113_9 = sext i24 %select_ln113_24" [top.cpp:113]   --->   Operation 341 'sext' 'sext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (3.38ns)   --->   "%mul_ln113_4 = mul i48 %sext_ln113_9, i48 %sext_ln113_8" [top.cpp:113]   --->   Operation 342 'mul' 'mul_ln113_4' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_4, i32 47" [top.cpp:113]   --->   Operation 343 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_4, i32 16, i32 39" [top.cpp:113]   --->   Operation 344 'partselect' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_4, i32 15" [top.cpp:113]   --->   Operation 345 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_24)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_4, i32 39" [top.cpp:113]   --->   Operation 346 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i1 %tmp_178" [top.cpp:113]   --->   Operation 347 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (1.10ns)   --->   "%add_ln113_4 = add i24 %trunc_ln113_4, i24 %zext_ln113_4" [top.cpp:113]   --->   Operation 348 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_4, i32 23" [top.cpp:113]   --->   Operation 349 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_24)   --->   "%xor_ln113_20 = xor i1 %tmp_182, i1 1" [top.cpp:113]   --->   Operation 350 'xor' 'xor_ln113_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_24 = and i1 %tmp_181, i1 %xor_ln113_20" [top.cpp:113]   --->   Operation 351 'and' 'and_ln113_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_28)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_4, i32 40" [top.cpp:113]   --->   Operation 352 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_4, i32 41" [top.cpp:113]   --->   Operation 353 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.89ns)   --->   "%icmp_ln113_12 = icmp_eq  i7 %tmp_41, i7 127" [top.cpp:113]   --->   Operation 354 'icmp' 'icmp_ln113_12' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_4, i32 40" [top.cpp:113]   --->   Operation 355 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.90ns)   --->   "%icmp_ln113_13 = icmp_eq  i8 %tmp_42, i8 255" [top.cpp:113]   --->   Operation 356 'icmp' 'icmp_ln113_13' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.90ns)   --->   "%icmp_ln113_14 = icmp_eq  i8 %tmp_42, i8 0" [top.cpp:113]   --->   Operation 357 'icmp' 'icmp_ln113_14' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_27)   --->   "%select_ln113_20 = select i1 %and_ln113_24, i1 %icmp_ln113_13, i1 %icmp_ln113_14" [top.cpp:113]   --->   Operation 358 'select' 'select_ln113_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_28)   --->   "%xor_ln113_21 = xor i1 %tmp_183, i1 1" [top.cpp:113]   --->   Operation 359 'xor' 'xor_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_28)   --->   "%and_ln113_25 = and i1 %icmp_ln113_12, i1 %xor_ln113_21" [top.cpp:113]   --->   Operation 360 'and' 'and_ln113_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_28)   --->   "%select_ln113_21 = select i1 %and_ln113_24, i1 %and_ln113_25, i1 %icmp_ln113_13" [top.cpp:113]   --->   Operation 361 'select' 'select_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_9)   --->   "%and_ln113_26 = and i1 %and_ln113_24, i1 %icmp_ln113_13" [top.cpp:113]   --->   Operation 362 'and' 'and_ln113_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_27)   --->   "%xor_ln113_22 = xor i1 %select_ln113_20, i1 1" [top.cpp:113]   --->   Operation 363 'xor' 'xor_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_27)   --->   "%or_ln113_8 = or i1 %tmp_182, i1 %xor_ln113_22" [top.cpp:113]   --->   Operation 364 'or' 'or_ln113_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_27)   --->   "%xor_ln113_23 = xor i1 %tmp_177, i1 1" [top.cpp:113]   --->   Operation 365 'xor' 'xor_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_27 = and i1 %or_ln113_8, i1 %xor_ln113_23" [top.cpp:113]   --->   Operation 366 'and' 'and_ln113_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_28 = and i1 %tmp_182, i1 %select_ln113_21" [top.cpp:113]   --->   Operation 367 'and' 'and_ln113_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_9)   --->   "%or_ln113_68 = or i1 %and_ln113_26, i1 %and_ln113_28" [top.cpp:113]   --->   Operation 368 'or' 'or_ln113_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_9)   --->   "%xor_ln113_24 = xor i1 %or_ln113_68, i1 1" [top.cpp:113]   --->   Operation 369 'xor' 'xor_ln113_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_9)   --->   "%and_ln113_29 = and i1 %tmp_177, i1 %xor_ln113_24" [top.cpp:113]   --->   Operation 370 'and' 'and_ln113_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_23)   --->   "%select_ln113_22 = select i1 %and_ln113_27, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 371 'select' 'select_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_9 = or i1 %and_ln113_27, i1 %and_ln113_29" [top.cpp:113]   --->   Operation 372 'or' 'or_ln113_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_23 = select i1 %or_ln113_9, i24 %select_ln113_22, i24 %add_ln113_4" [top.cpp:113]   --->   Operation 373 'select' 'select_ln113_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 374 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:113]   --->   Operation 374 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln113_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load" [top.cpp:113]   --->   Operation 375 'sext' 'sext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.43ns)   --->   "%select_ln113_29 = select i1 %icmp_ln113_96, i24 %scale_37_reload_read, i24 %scale_5_reload_read" [top.cpp:113]   --->   Operation 376 'select' 'select_ln113_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln113_11 = sext i24 %select_ln113_29" [top.cpp:113]   --->   Operation 377 'sext' 'sext_ln113_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (3.38ns)   --->   "%mul_ln113_5 = mul i48 %sext_ln113_11, i48 %sext_ln113_10" [top.cpp:113]   --->   Operation 378 'mul' 'mul_ln113_5' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_5, i32 47" [top.cpp:113]   --->   Operation 379 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_5, i32 16, i32 39" [top.cpp:113]   --->   Operation 380 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_5, i32 15" [top.cpp:113]   --->   Operation 381 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_30)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_5, i32 39" [top.cpp:113]   --->   Operation 382 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i1 %tmp_185" [top.cpp:113]   --->   Operation 383 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (1.10ns)   --->   "%add_ln113_5 = add i24 %trunc_ln113_5, i24 %zext_ln113_5" [top.cpp:113]   --->   Operation 384 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_5, i32 23" [top.cpp:113]   --->   Operation 385 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_30)   --->   "%xor_ln113_25 = xor i1 %tmp_189, i1 1" [top.cpp:113]   --->   Operation 386 'xor' 'xor_ln113_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_30 = and i1 %tmp_188, i1 %xor_ln113_25" [top.cpp:113]   --->   Operation 387 'and' 'and_ln113_30' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_34)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_5, i32 40" [top.cpp:113]   --->   Operation 388 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_5, i32 41" [top.cpp:113]   --->   Operation 389 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.89ns)   --->   "%icmp_ln113_15 = icmp_eq  i7 %tmp_43, i7 127" [top.cpp:113]   --->   Operation 390 'icmp' 'icmp_ln113_15' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_5, i32 40" [top.cpp:113]   --->   Operation 391 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.90ns)   --->   "%icmp_ln113_16 = icmp_eq  i8 %tmp_44, i8 255" [top.cpp:113]   --->   Operation 392 'icmp' 'icmp_ln113_16' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.90ns)   --->   "%icmp_ln113_17 = icmp_eq  i8 %tmp_44, i8 0" [top.cpp:113]   --->   Operation 393 'icmp' 'icmp_ln113_17' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_33)   --->   "%select_ln113_25 = select i1 %and_ln113_30, i1 %icmp_ln113_16, i1 %icmp_ln113_17" [top.cpp:113]   --->   Operation 394 'select' 'select_ln113_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_34)   --->   "%xor_ln113_26 = xor i1 %tmp_190, i1 1" [top.cpp:113]   --->   Operation 395 'xor' 'xor_ln113_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_34)   --->   "%and_ln113_31 = and i1 %icmp_ln113_15, i1 %xor_ln113_26" [top.cpp:113]   --->   Operation 396 'and' 'and_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_34)   --->   "%select_ln113_26 = select i1 %and_ln113_30, i1 %and_ln113_31, i1 %icmp_ln113_16" [top.cpp:113]   --->   Operation 397 'select' 'select_ln113_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_11)   --->   "%and_ln113_32 = and i1 %and_ln113_30, i1 %icmp_ln113_16" [top.cpp:113]   --->   Operation 398 'and' 'and_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_33)   --->   "%xor_ln113_27 = xor i1 %select_ln113_25, i1 1" [top.cpp:113]   --->   Operation 399 'xor' 'xor_ln113_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_33)   --->   "%or_ln113_10 = or i1 %tmp_189, i1 %xor_ln113_27" [top.cpp:113]   --->   Operation 400 'or' 'or_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_33)   --->   "%xor_ln113_28 = xor i1 %tmp_184, i1 1" [top.cpp:113]   --->   Operation 401 'xor' 'xor_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_33 = and i1 %or_ln113_10, i1 %xor_ln113_28" [top.cpp:113]   --->   Operation 402 'and' 'and_ln113_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_34 = and i1 %tmp_189, i1 %select_ln113_26" [top.cpp:113]   --->   Operation 403 'and' 'and_ln113_34' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_11)   --->   "%or_ln113_69 = or i1 %and_ln113_32, i1 %and_ln113_34" [top.cpp:113]   --->   Operation 404 'or' 'or_ln113_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_11)   --->   "%xor_ln113_29 = xor i1 %or_ln113_69, i1 1" [top.cpp:113]   --->   Operation 405 'xor' 'xor_ln113_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_11)   --->   "%and_ln113_35 = and i1 %tmp_184, i1 %xor_ln113_29" [top.cpp:113]   --->   Operation 406 'and' 'and_ln113_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_28)   --->   "%select_ln113_27 = select i1 %and_ln113_33, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 407 'select' 'select_ln113_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_11 = or i1 %and_ln113_33, i1 %and_ln113_35" [top.cpp:113]   --->   Operation 408 'or' 'or_ln113_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_28 = select i1 %or_ln113_11, i24 %select_ln113_27, i24 %add_ln113_5" [top.cpp:113]   --->   Operation 409 'select' 'select_ln113_28' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 410 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:113]   --->   Operation 410 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln113_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:113]   --->   Operation 411 'sext' 'sext_ln113_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.43ns)   --->   "%select_ln113_34 = select i1 %icmp_ln113_96, i24 %scale_38_reload_read, i24 %scale_6_reload_read" [top.cpp:113]   --->   Operation 412 'select' 'select_ln113_34' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln113_13 = sext i24 %select_ln113_34" [top.cpp:113]   --->   Operation 413 'sext' 'sext_ln113_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (3.38ns)   --->   "%mul_ln113_6 = mul i48 %sext_ln113_13, i48 %sext_ln113_12" [top.cpp:113]   --->   Operation 414 'mul' 'mul_ln113_6' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_6, i32 47" [top.cpp:113]   --->   Operation 415 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_6, i32 16, i32 39" [top.cpp:113]   --->   Operation 416 'partselect' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_6, i32 15" [top.cpp:113]   --->   Operation 417 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_36)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_6, i32 39" [top.cpp:113]   --->   Operation 418 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i1 %tmp_192" [top.cpp:113]   --->   Operation 419 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (1.10ns)   --->   "%add_ln113_6 = add i24 %trunc_ln113_6, i24 %zext_ln113_6" [top.cpp:113]   --->   Operation 420 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_6, i32 23" [top.cpp:113]   --->   Operation 421 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_36)   --->   "%xor_ln113_30 = xor i1 %tmp_196, i1 1" [top.cpp:113]   --->   Operation 422 'xor' 'xor_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_36 = and i1 %tmp_195, i1 %xor_ln113_30" [top.cpp:113]   --->   Operation 423 'and' 'and_ln113_36' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_40)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_6, i32 40" [top.cpp:113]   --->   Operation 424 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_6, i32 41" [top.cpp:113]   --->   Operation 425 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.89ns)   --->   "%icmp_ln113_18 = icmp_eq  i7 %tmp_45, i7 127" [top.cpp:113]   --->   Operation 426 'icmp' 'icmp_ln113_18' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_6, i32 40" [top.cpp:113]   --->   Operation 427 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.90ns)   --->   "%icmp_ln113_19 = icmp_eq  i8 %tmp_46, i8 255" [top.cpp:113]   --->   Operation 428 'icmp' 'icmp_ln113_19' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.90ns)   --->   "%icmp_ln113_20 = icmp_eq  i8 %tmp_46, i8 0" [top.cpp:113]   --->   Operation 429 'icmp' 'icmp_ln113_20' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_39)   --->   "%select_ln113_30 = select i1 %and_ln113_36, i1 %icmp_ln113_19, i1 %icmp_ln113_20" [top.cpp:113]   --->   Operation 430 'select' 'select_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_40)   --->   "%xor_ln113_31 = xor i1 %tmp_197, i1 1" [top.cpp:113]   --->   Operation 431 'xor' 'xor_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_40)   --->   "%and_ln113_37 = and i1 %icmp_ln113_18, i1 %xor_ln113_31" [top.cpp:113]   --->   Operation 432 'and' 'and_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_40)   --->   "%select_ln113_31 = select i1 %and_ln113_36, i1 %and_ln113_37, i1 %icmp_ln113_19" [top.cpp:113]   --->   Operation 433 'select' 'select_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_13)   --->   "%and_ln113_38 = and i1 %and_ln113_36, i1 %icmp_ln113_19" [top.cpp:113]   --->   Operation 434 'and' 'and_ln113_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_39)   --->   "%xor_ln113_32 = xor i1 %select_ln113_30, i1 1" [top.cpp:113]   --->   Operation 435 'xor' 'xor_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_39)   --->   "%or_ln113_12 = or i1 %tmp_196, i1 %xor_ln113_32" [top.cpp:113]   --->   Operation 436 'or' 'or_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_39)   --->   "%xor_ln113_33 = xor i1 %tmp_191, i1 1" [top.cpp:113]   --->   Operation 437 'xor' 'xor_ln113_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_39 = and i1 %or_ln113_12, i1 %xor_ln113_33" [top.cpp:113]   --->   Operation 438 'and' 'and_ln113_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_40 = and i1 %tmp_196, i1 %select_ln113_31" [top.cpp:113]   --->   Operation 439 'and' 'and_ln113_40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_13)   --->   "%or_ln113_70 = or i1 %and_ln113_38, i1 %and_ln113_40" [top.cpp:113]   --->   Operation 440 'or' 'or_ln113_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_13)   --->   "%xor_ln113_34 = xor i1 %or_ln113_70, i1 1" [top.cpp:113]   --->   Operation 441 'xor' 'xor_ln113_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_13)   --->   "%and_ln113_41 = and i1 %tmp_191, i1 %xor_ln113_34" [top.cpp:113]   --->   Operation 442 'and' 'and_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_33)   --->   "%select_ln113_32 = select i1 %and_ln113_39, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 443 'select' 'select_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_13 = or i1 %and_ln113_39, i1 %and_ln113_41" [top.cpp:113]   --->   Operation 444 'or' 'or_ln113_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_33 = select i1 %or_ln113_13, i24 %select_ln113_32, i24 %add_ln113_6" [top.cpp:113]   --->   Operation 445 'select' 'select_ln113_33' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 446 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:113]   --->   Operation 446 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln113_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:113]   --->   Operation 447 'sext' 'sext_ln113_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.43ns)   --->   "%select_ln113_39 = select i1 %icmp_ln113_96, i24 %scale_39_reload_read, i24 %scale_7_reload_read" [top.cpp:113]   --->   Operation 448 'select' 'select_ln113_39' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln113_15 = sext i24 %select_ln113_39" [top.cpp:113]   --->   Operation 449 'sext' 'sext_ln113_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (3.38ns)   --->   "%mul_ln113_7 = mul i48 %sext_ln113_15, i48 %sext_ln113_14" [top.cpp:113]   --->   Operation 450 'mul' 'mul_ln113_7' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_7, i32 47" [top.cpp:113]   --->   Operation 451 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_7, i32 16, i32 39" [top.cpp:113]   --->   Operation 452 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_7, i32 15" [top.cpp:113]   --->   Operation 453 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_42)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_7, i32 39" [top.cpp:113]   --->   Operation 454 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i1 %tmp_199" [top.cpp:113]   --->   Operation 455 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (1.10ns)   --->   "%add_ln113_7 = add i24 %trunc_ln113_7, i24 %zext_ln113_7" [top.cpp:113]   --->   Operation 456 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_7, i32 23" [top.cpp:113]   --->   Operation 457 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_42)   --->   "%xor_ln113_35 = xor i1 %tmp_203, i1 1" [top.cpp:113]   --->   Operation 458 'xor' 'xor_ln113_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_42 = and i1 %tmp_202, i1 %xor_ln113_35" [top.cpp:113]   --->   Operation 459 'and' 'and_ln113_42' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_46)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_7, i32 40" [top.cpp:113]   --->   Operation 460 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_7, i32 41" [top.cpp:113]   --->   Operation 461 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.89ns)   --->   "%icmp_ln113_21 = icmp_eq  i7 %tmp_47, i7 127" [top.cpp:113]   --->   Operation 462 'icmp' 'icmp_ln113_21' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_7, i32 40" [top.cpp:113]   --->   Operation 463 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.90ns)   --->   "%icmp_ln113_22 = icmp_eq  i8 %tmp_48, i8 255" [top.cpp:113]   --->   Operation 464 'icmp' 'icmp_ln113_22' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.90ns)   --->   "%icmp_ln113_23 = icmp_eq  i8 %tmp_48, i8 0" [top.cpp:113]   --->   Operation 465 'icmp' 'icmp_ln113_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_45)   --->   "%select_ln113_35 = select i1 %and_ln113_42, i1 %icmp_ln113_22, i1 %icmp_ln113_23" [top.cpp:113]   --->   Operation 466 'select' 'select_ln113_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_46)   --->   "%xor_ln113_36 = xor i1 %tmp_204, i1 1" [top.cpp:113]   --->   Operation 467 'xor' 'xor_ln113_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_46)   --->   "%and_ln113_43 = and i1 %icmp_ln113_21, i1 %xor_ln113_36" [top.cpp:113]   --->   Operation 468 'and' 'and_ln113_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_46)   --->   "%select_ln113_36 = select i1 %and_ln113_42, i1 %and_ln113_43, i1 %icmp_ln113_22" [top.cpp:113]   --->   Operation 469 'select' 'select_ln113_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_15)   --->   "%and_ln113_44 = and i1 %and_ln113_42, i1 %icmp_ln113_22" [top.cpp:113]   --->   Operation 470 'and' 'and_ln113_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_45)   --->   "%xor_ln113_37 = xor i1 %select_ln113_35, i1 1" [top.cpp:113]   --->   Operation 471 'xor' 'xor_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_45)   --->   "%or_ln113_14 = or i1 %tmp_203, i1 %xor_ln113_37" [top.cpp:113]   --->   Operation 472 'or' 'or_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_45)   --->   "%xor_ln113_38 = xor i1 %tmp_198, i1 1" [top.cpp:113]   --->   Operation 473 'xor' 'xor_ln113_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_45 = and i1 %or_ln113_14, i1 %xor_ln113_38" [top.cpp:113]   --->   Operation 474 'and' 'and_ln113_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_46 = and i1 %tmp_203, i1 %select_ln113_36" [top.cpp:113]   --->   Operation 475 'and' 'and_ln113_46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_15)   --->   "%or_ln113_71 = or i1 %and_ln113_44, i1 %and_ln113_46" [top.cpp:113]   --->   Operation 476 'or' 'or_ln113_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_15)   --->   "%xor_ln113_39 = xor i1 %or_ln113_71, i1 1" [top.cpp:113]   --->   Operation 477 'xor' 'xor_ln113_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_15)   --->   "%and_ln113_47 = and i1 %tmp_198, i1 %xor_ln113_39" [top.cpp:113]   --->   Operation 478 'and' 'and_ln113_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_38)   --->   "%select_ln113_37 = select i1 %and_ln113_45, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 479 'select' 'select_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_15 = or i1 %and_ln113_45, i1 %and_ln113_47" [top.cpp:113]   --->   Operation 480 'or' 'or_ln113_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_38 = select i1 %or_ln113_15, i24 %select_ln113_37, i24 %add_ln113_7" [top.cpp:113]   --->   Operation 481 'select' 'select_ln113_38' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 482 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:113]   --->   Operation 482 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln113_16 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:113]   --->   Operation 483 'sext' 'sext_ln113_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.43ns)   --->   "%select_ln113_44 = select i1 %icmp_ln113_96, i24 %scale_40_reload_read, i24 %scale_8_reload_read" [top.cpp:113]   --->   Operation 484 'select' 'select_ln113_44' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln113_17 = sext i24 %select_ln113_44" [top.cpp:113]   --->   Operation 485 'sext' 'sext_ln113_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (3.38ns)   --->   "%mul_ln113_8 = mul i48 %sext_ln113_17, i48 %sext_ln113_16" [top.cpp:113]   --->   Operation 486 'mul' 'mul_ln113_8' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_8, i32 47" [top.cpp:113]   --->   Operation 487 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_8, i32 16, i32 39" [top.cpp:113]   --->   Operation 488 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_8, i32 15" [top.cpp:113]   --->   Operation 489 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_48)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_8, i32 39" [top.cpp:113]   --->   Operation 490 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i1 %tmp_206" [top.cpp:113]   --->   Operation 491 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (1.10ns)   --->   "%add_ln113_8 = add i24 %trunc_ln113_8, i24 %zext_ln113_8" [top.cpp:113]   --->   Operation 492 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_8, i32 23" [top.cpp:113]   --->   Operation 493 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_48)   --->   "%xor_ln113_40 = xor i1 %tmp_210, i1 1" [top.cpp:113]   --->   Operation 494 'xor' 'xor_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_48 = and i1 %tmp_209, i1 %xor_ln113_40" [top.cpp:113]   --->   Operation 495 'and' 'and_ln113_48' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_52)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_8, i32 40" [top.cpp:113]   --->   Operation 496 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_8, i32 41" [top.cpp:113]   --->   Operation 497 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.89ns)   --->   "%icmp_ln113_24 = icmp_eq  i7 %tmp_49, i7 127" [top.cpp:113]   --->   Operation 498 'icmp' 'icmp_ln113_24' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_8, i32 40" [top.cpp:113]   --->   Operation 499 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.90ns)   --->   "%icmp_ln113_25 = icmp_eq  i8 %tmp_50, i8 255" [top.cpp:113]   --->   Operation 500 'icmp' 'icmp_ln113_25' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.90ns)   --->   "%icmp_ln113_26 = icmp_eq  i8 %tmp_50, i8 0" [top.cpp:113]   --->   Operation 501 'icmp' 'icmp_ln113_26' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_51)   --->   "%select_ln113_40 = select i1 %and_ln113_48, i1 %icmp_ln113_25, i1 %icmp_ln113_26" [top.cpp:113]   --->   Operation 502 'select' 'select_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_52)   --->   "%xor_ln113_41 = xor i1 %tmp_211, i1 1" [top.cpp:113]   --->   Operation 503 'xor' 'xor_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_52)   --->   "%and_ln113_49 = and i1 %icmp_ln113_24, i1 %xor_ln113_41" [top.cpp:113]   --->   Operation 504 'and' 'and_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_52)   --->   "%select_ln113_41 = select i1 %and_ln113_48, i1 %and_ln113_49, i1 %icmp_ln113_25" [top.cpp:113]   --->   Operation 505 'select' 'select_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_17)   --->   "%and_ln113_50 = and i1 %and_ln113_48, i1 %icmp_ln113_25" [top.cpp:113]   --->   Operation 506 'and' 'and_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_51)   --->   "%xor_ln113_42 = xor i1 %select_ln113_40, i1 1" [top.cpp:113]   --->   Operation 507 'xor' 'xor_ln113_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_51)   --->   "%or_ln113_16 = or i1 %tmp_210, i1 %xor_ln113_42" [top.cpp:113]   --->   Operation 508 'or' 'or_ln113_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_51)   --->   "%xor_ln113_43 = xor i1 %tmp_205, i1 1" [top.cpp:113]   --->   Operation 509 'xor' 'xor_ln113_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_51 = and i1 %or_ln113_16, i1 %xor_ln113_43" [top.cpp:113]   --->   Operation 510 'and' 'and_ln113_51' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_52 = and i1 %tmp_210, i1 %select_ln113_41" [top.cpp:113]   --->   Operation 511 'and' 'and_ln113_52' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_17)   --->   "%or_ln113_72 = or i1 %and_ln113_50, i1 %and_ln113_52" [top.cpp:113]   --->   Operation 512 'or' 'or_ln113_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_17)   --->   "%xor_ln113_44 = xor i1 %or_ln113_72, i1 1" [top.cpp:113]   --->   Operation 513 'xor' 'xor_ln113_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_17)   --->   "%and_ln113_53 = and i1 %tmp_205, i1 %xor_ln113_44" [top.cpp:113]   --->   Operation 514 'and' 'and_ln113_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_43)   --->   "%select_ln113_42 = select i1 %and_ln113_51, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 515 'select' 'select_ln113_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_17 = or i1 %and_ln113_51, i1 %and_ln113_53" [top.cpp:113]   --->   Operation 516 'or' 'or_ln113_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_43 = select i1 %or_ln113_17, i24 %select_ln113_42, i24 %add_ln113_8" [top.cpp:113]   --->   Operation 517 'select' 'select_ln113_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 518 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:113]   --->   Operation 518 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln113_18 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:113]   --->   Operation 519 'sext' 'sext_ln113_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.43ns)   --->   "%select_ln113_49 = select i1 %icmp_ln113_96, i24 %scale_41_reload_read, i24 %scale_9_reload_read" [top.cpp:113]   --->   Operation 520 'select' 'select_ln113_49' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln113_19 = sext i24 %select_ln113_49" [top.cpp:113]   --->   Operation 521 'sext' 'sext_ln113_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (3.38ns)   --->   "%mul_ln113_9 = mul i48 %sext_ln113_19, i48 %sext_ln113_18" [top.cpp:113]   --->   Operation 522 'mul' 'mul_ln113_9' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_9, i32 47" [top.cpp:113]   --->   Operation 523 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_9, i32 16, i32 39" [top.cpp:113]   --->   Operation 524 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_9, i32 15" [top.cpp:113]   --->   Operation 525 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_54)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_9, i32 39" [top.cpp:113]   --->   Operation 526 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i1 %tmp_213" [top.cpp:113]   --->   Operation 527 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (1.10ns)   --->   "%add_ln113_9 = add i24 %trunc_ln113_9, i24 %zext_ln113_9" [top.cpp:113]   --->   Operation 528 'add' 'add_ln113_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_9, i32 23" [top.cpp:113]   --->   Operation 529 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_54)   --->   "%xor_ln113_45 = xor i1 %tmp_217, i1 1" [top.cpp:113]   --->   Operation 530 'xor' 'xor_ln113_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_54 = and i1 %tmp_216, i1 %xor_ln113_45" [top.cpp:113]   --->   Operation 531 'and' 'and_ln113_54' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_58)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_9, i32 40" [top.cpp:113]   --->   Operation 532 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_9, i32 41" [top.cpp:113]   --->   Operation 533 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.89ns)   --->   "%icmp_ln113_27 = icmp_eq  i7 %tmp_51, i7 127" [top.cpp:113]   --->   Operation 534 'icmp' 'icmp_ln113_27' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_9, i32 40" [top.cpp:113]   --->   Operation 535 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.90ns)   --->   "%icmp_ln113_28 = icmp_eq  i8 %tmp_52, i8 255" [top.cpp:113]   --->   Operation 536 'icmp' 'icmp_ln113_28' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.90ns)   --->   "%icmp_ln113_29 = icmp_eq  i8 %tmp_52, i8 0" [top.cpp:113]   --->   Operation 537 'icmp' 'icmp_ln113_29' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_57)   --->   "%select_ln113_45 = select i1 %and_ln113_54, i1 %icmp_ln113_28, i1 %icmp_ln113_29" [top.cpp:113]   --->   Operation 538 'select' 'select_ln113_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_58)   --->   "%xor_ln113_46 = xor i1 %tmp_218, i1 1" [top.cpp:113]   --->   Operation 539 'xor' 'xor_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_58)   --->   "%and_ln113_55 = and i1 %icmp_ln113_27, i1 %xor_ln113_46" [top.cpp:113]   --->   Operation 540 'and' 'and_ln113_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_58)   --->   "%select_ln113_46 = select i1 %and_ln113_54, i1 %and_ln113_55, i1 %icmp_ln113_28" [top.cpp:113]   --->   Operation 541 'select' 'select_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_19)   --->   "%and_ln113_56 = and i1 %and_ln113_54, i1 %icmp_ln113_28" [top.cpp:113]   --->   Operation 542 'and' 'and_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_57)   --->   "%xor_ln113_47 = xor i1 %select_ln113_45, i1 1" [top.cpp:113]   --->   Operation 543 'xor' 'xor_ln113_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_57)   --->   "%or_ln113_18 = or i1 %tmp_217, i1 %xor_ln113_47" [top.cpp:113]   --->   Operation 544 'or' 'or_ln113_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_57)   --->   "%xor_ln113_48 = xor i1 %tmp_212, i1 1" [top.cpp:113]   --->   Operation 545 'xor' 'xor_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_57 = and i1 %or_ln113_18, i1 %xor_ln113_48" [top.cpp:113]   --->   Operation 546 'and' 'and_ln113_57' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_58 = and i1 %tmp_217, i1 %select_ln113_46" [top.cpp:113]   --->   Operation 547 'and' 'and_ln113_58' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_19)   --->   "%or_ln113_73 = or i1 %and_ln113_56, i1 %and_ln113_58" [top.cpp:113]   --->   Operation 548 'or' 'or_ln113_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_19)   --->   "%xor_ln113_49 = xor i1 %or_ln113_73, i1 1" [top.cpp:113]   --->   Operation 549 'xor' 'xor_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_19)   --->   "%and_ln113_59 = and i1 %tmp_212, i1 %xor_ln113_49" [top.cpp:113]   --->   Operation 550 'and' 'and_ln113_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_48)   --->   "%select_ln113_47 = select i1 %and_ln113_57, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 551 'select' 'select_ln113_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_19 = or i1 %and_ln113_57, i1 %and_ln113_59" [top.cpp:113]   --->   Operation 552 'or' 'or_ln113_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_48 = select i1 %or_ln113_19, i24 %select_ln113_47, i24 %add_ln113_9" [top.cpp:113]   --->   Operation 553 'select' 'select_ln113_48' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:113]   --->   Operation 554 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln113_20 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_121" [top.cpp:113]   --->   Operation 555 'sext' 'sext_ln113_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.43ns)   --->   "%select_ln113_54 = select i1 %icmp_ln113_96, i24 %scale_42_reload_read, i24 %scale_10_reload_read" [top.cpp:113]   --->   Operation 556 'select' 'select_ln113_54' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln113_21 = sext i24 %select_ln113_54" [top.cpp:113]   --->   Operation 557 'sext' 'sext_ln113_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (3.38ns)   --->   "%mul_ln113_10 = mul i48 %sext_ln113_21, i48 %sext_ln113_20" [top.cpp:113]   --->   Operation 558 'mul' 'mul_ln113_10' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_10, i32 47" [top.cpp:113]   --->   Operation 559 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_10, i32 16, i32 39" [top.cpp:113]   --->   Operation 560 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_10, i32 15" [top.cpp:113]   --->   Operation 561 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_60)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_10, i32 39" [top.cpp:113]   --->   Operation 562 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i1 %tmp_220" [top.cpp:113]   --->   Operation 563 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (1.10ns)   --->   "%add_ln113_10 = add i24 %trunc_ln113_s, i24 %zext_ln113_10" [top.cpp:113]   --->   Operation 564 'add' 'add_ln113_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_10, i32 23" [top.cpp:113]   --->   Operation 565 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_60)   --->   "%xor_ln113_50 = xor i1 %tmp_224, i1 1" [top.cpp:113]   --->   Operation 566 'xor' 'xor_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_60 = and i1 %tmp_223, i1 %xor_ln113_50" [top.cpp:113]   --->   Operation 567 'and' 'and_ln113_60' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_64)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_10, i32 40" [top.cpp:113]   --->   Operation 568 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_10, i32 41" [top.cpp:113]   --->   Operation 569 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.89ns)   --->   "%icmp_ln113_30 = icmp_eq  i7 %tmp_53, i7 127" [top.cpp:113]   --->   Operation 570 'icmp' 'icmp_ln113_30' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_10, i32 40" [top.cpp:113]   --->   Operation 571 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.90ns)   --->   "%icmp_ln113_31 = icmp_eq  i8 %tmp_54, i8 255" [top.cpp:113]   --->   Operation 572 'icmp' 'icmp_ln113_31' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.90ns)   --->   "%icmp_ln113_32 = icmp_eq  i8 %tmp_54, i8 0" [top.cpp:113]   --->   Operation 573 'icmp' 'icmp_ln113_32' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_63)   --->   "%select_ln113_50 = select i1 %and_ln113_60, i1 %icmp_ln113_31, i1 %icmp_ln113_32" [top.cpp:113]   --->   Operation 574 'select' 'select_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_64)   --->   "%xor_ln113_51 = xor i1 %tmp_225, i1 1" [top.cpp:113]   --->   Operation 575 'xor' 'xor_ln113_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_64)   --->   "%and_ln113_61 = and i1 %icmp_ln113_30, i1 %xor_ln113_51" [top.cpp:113]   --->   Operation 576 'and' 'and_ln113_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_64)   --->   "%select_ln113_51 = select i1 %and_ln113_60, i1 %and_ln113_61, i1 %icmp_ln113_31" [top.cpp:113]   --->   Operation 577 'select' 'select_ln113_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_21)   --->   "%and_ln113_62 = and i1 %and_ln113_60, i1 %icmp_ln113_31" [top.cpp:113]   --->   Operation 578 'and' 'and_ln113_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_63)   --->   "%xor_ln113_52 = xor i1 %select_ln113_50, i1 1" [top.cpp:113]   --->   Operation 579 'xor' 'xor_ln113_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_63)   --->   "%or_ln113_20 = or i1 %tmp_224, i1 %xor_ln113_52" [top.cpp:113]   --->   Operation 580 'or' 'or_ln113_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_63)   --->   "%xor_ln113_53 = xor i1 %tmp_219, i1 1" [top.cpp:113]   --->   Operation 581 'xor' 'xor_ln113_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_63 = and i1 %or_ln113_20, i1 %xor_ln113_53" [top.cpp:113]   --->   Operation 582 'and' 'and_ln113_63' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_64 = and i1 %tmp_224, i1 %select_ln113_51" [top.cpp:113]   --->   Operation 583 'and' 'and_ln113_64' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_21)   --->   "%or_ln113_74 = or i1 %and_ln113_62, i1 %and_ln113_64" [top.cpp:113]   --->   Operation 584 'or' 'or_ln113_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_21)   --->   "%xor_ln113_54 = xor i1 %or_ln113_74, i1 1" [top.cpp:113]   --->   Operation 585 'xor' 'xor_ln113_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_21)   --->   "%and_ln113_65 = and i1 %tmp_219, i1 %xor_ln113_54" [top.cpp:113]   --->   Operation 586 'and' 'and_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_53)   --->   "%select_ln113_52 = select i1 %and_ln113_63, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 587 'select' 'select_ln113_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_21 = or i1 %and_ln113_63, i1 %and_ln113_65" [top.cpp:113]   --->   Operation 588 'or' 'or_ln113_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_53 = select i1 %or_ln113_21, i24 %select_ln113_52, i24 %add_ln113_10" [top.cpp:113]   --->   Operation 589 'select' 'select_ln113_53' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 590 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_100" [top.cpp:113]   --->   Operation 590 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln113_22 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_122" [top.cpp:113]   --->   Operation 591 'sext' 'sext_ln113_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.43ns)   --->   "%select_ln113_59 = select i1 %icmp_ln113_96, i24 %scale_43_reload_read, i24 %scale_11_reload_read" [top.cpp:113]   --->   Operation 592 'select' 'select_ln113_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln113_23 = sext i24 %select_ln113_59" [top.cpp:113]   --->   Operation 593 'sext' 'sext_ln113_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (3.38ns)   --->   "%mul_ln113_11 = mul i48 %sext_ln113_23, i48 %sext_ln113_22" [top.cpp:113]   --->   Operation 594 'mul' 'mul_ln113_11' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_11, i32 47" [top.cpp:113]   --->   Operation 595 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_11, i32 16, i32 39" [top.cpp:113]   --->   Operation 596 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_11, i32 15" [top.cpp:113]   --->   Operation 597 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_66)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_11, i32 39" [top.cpp:113]   --->   Operation 598 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln113_11 = zext i1 %tmp_227" [top.cpp:113]   --->   Operation 599 'zext' 'zext_ln113_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (1.10ns)   --->   "%add_ln113_11 = add i24 %trunc_ln113_10, i24 %zext_ln113_11" [top.cpp:113]   --->   Operation 600 'add' 'add_ln113_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_11, i32 23" [top.cpp:113]   --->   Operation 601 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_66)   --->   "%xor_ln113_55 = xor i1 %tmp_231, i1 1" [top.cpp:113]   --->   Operation 602 'xor' 'xor_ln113_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_66 = and i1 %tmp_230, i1 %xor_ln113_55" [top.cpp:113]   --->   Operation 603 'and' 'and_ln113_66' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_70)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_11, i32 40" [top.cpp:113]   --->   Operation 604 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_11, i32 41" [top.cpp:113]   --->   Operation 605 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.89ns)   --->   "%icmp_ln113_33 = icmp_eq  i7 %tmp_55, i7 127" [top.cpp:113]   --->   Operation 606 'icmp' 'icmp_ln113_33' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_11, i32 40" [top.cpp:113]   --->   Operation 607 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.90ns)   --->   "%icmp_ln113_34 = icmp_eq  i8 %tmp_56, i8 255" [top.cpp:113]   --->   Operation 608 'icmp' 'icmp_ln113_34' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.90ns)   --->   "%icmp_ln113_35 = icmp_eq  i8 %tmp_56, i8 0" [top.cpp:113]   --->   Operation 609 'icmp' 'icmp_ln113_35' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_69)   --->   "%select_ln113_55 = select i1 %and_ln113_66, i1 %icmp_ln113_34, i1 %icmp_ln113_35" [top.cpp:113]   --->   Operation 610 'select' 'select_ln113_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_70)   --->   "%xor_ln113_56 = xor i1 %tmp_232, i1 1" [top.cpp:113]   --->   Operation 611 'xor' 'xor_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_70)   --->   "%and_ln113_67 = and i1 %icmp_ln113_33, i1 %xor_ln113_56" [top.cpp:113]   --->   Operation 612 'and' 'and_ln113_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_70)   --->   "%select_ln113_56 = select i1 %and_ln113_66, i1 %and_ln113_67, i1 %icmp_ln113_34" [top.cpp:113]   --->   Operation 613 'select' 'select_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_23)   --->   "%and_ln113_68 = and i1 %and_ln113_66, i1 %icmp_ln113_34" [top.cpp:113]   --->   Operation 614 'and' 'and_ln113_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_69)   --->   "%xor_ln113_57 = xor i1 %select_ln113_55, i1 1" [top.cpp:113]   --->   Operation 615 'xor' 'xor_ln113_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_69)   --->   "%or_ln113_22 = or i1 %tmp_231, i1 %xor_ln113_57" [top.cpp:113]   --->   Operation 616 'or' 'or_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_69)   --->   "%xor_ln113_58 = xor i1 %tmp_226, i1 1" [top.cpp:113]   --->   Operation 617 'xor' 'xor_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_69 = and i1 %or_ln113_22, i1 %xor_ln113_58" [top.cpp:113]   --->   Operation 618 'and' 'and_ln113_69' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_70 = and i1 %tmp_231, i1 %select_ln113_56" [top.cpp:113]   --->   Operation 619 'and' 'and_ln113_70' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_23)   --->   "%or_ln113_75 = or i1 %and_ln113_68, i1 %and_ln113_70" [top.cpp:113]   --->   Operation 620 'or' 'or_ln113_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_23)   --->   "%xor_ln113_59 = xor i1 %or_ln113_75, i1 1" [top.cpp:113]   --->   Operation 621 'xor' 'xor_ln113_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_23)   --->   "%and_ln113_71 = and i1 %tmp_226, i1 %xor_ln113_59" [top.cpp:113]   --->   Operation 622 'and' 'and_ln113_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_58)   --->   "%select_ln113_57 = select i1 %and_ln113_69, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 623 'select' 'select_ln113_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_23 = or i1 %and_ln113_69, i1 %and_ln113_71" [top.cpp:113]   --->   Operation 624 'or' 'or_ln113_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_58 = select i1 %or_ln113_23, i24 %select_ln113_57, i24 %add_ln113_11" [top.cpp:113]   --->   Operation 625 'select' 'select_ln113_58' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_101" [top.cpp:113]   --->   Operation 626 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln113_24 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_123" [top.cpp:113]   --->   Operation 627 'sext' 'sext_ln113_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.43ns)   --->   "%select_ln113_64 = select i1 %icmp_ln113_96, i24 %scale_44_reload_read, i24 %scale_12_reload_read" [top.cpp:113]   --->   Operation 628 'select' 'select_ln113_64' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln113_25 = sext i24 %select_ln113_64" [top.cpp:113]   --->   Operation 629 'sext' 'sext_ln113_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (3.38ns)   --->   "%mul_ln113_12 = mul i48 %sext_ln113_25, i48 %sext_ln113_24" [top.cpp:113]   --->   Operation 630 'mul' 'mul_ln113_12' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_12, i32 47" [top.cpp:113]   --->   Operation 631 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_12, i32 16, i32 39" [top.cpp:113]   --->   Operation 632 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_12, i32 15" [top.cpp:113]   --->   Operation 633 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_72)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_12, i32 39" [top.cpp:113]   --->   Operation 634 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln113_12 = zext i1 %tmp_234" [top.cpp:113]   --->   Operation 635 'zext' 'zext_ln113_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (1.10ns)   --->   "%add_ln113_12 = add i24 %trunc_ln113_11, i24 %zext_ln113_12" [top.cpp:113]   --->   Operation 636 'add' 'add_ln113_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_12, i32 23" [top.cpp:113]   --->   Operation 637 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_72)   --->   "%xor_ln113_60 = xor i1 %tmp_238, i1 1" [top.cpp:113]   --->   Operation 638 'xor' 'xor_ln113_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_72 = and i1 %tmp_237, i1 %xor_ln113_60" [top.cpp:113]   --->   Operation 639 'and' 'and_ln113_72' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_76)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_12, i32 40" [top.cpp:113]   --->   Operation 640 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_12, i32 41" [top.cpp:113]   --->   Operation 641 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.89ns)   --->   "%icmp_ln113_36 = icmp_eq  i7 %tmp_57, i7 127" [top.cpp:113]   --->   Operation 642 'icmp' 'icmp_ln113_36' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_12, i32 40" [top.cpp:113]   --->   Operation 643 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.90ns)   --->   "%icmp_ln113_37 = icmp_eq  i8 %tmp_58, i8 255" [top.cpp:113]   --->   Operation 644 'icmp' 'icmp_ln113_37' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.90ns)   --->   "%icmp_ln113_38 = icmp_eq  i8 %tmp_58, i8 0" [top.cpp:113]   --->   Operation 645 'icmp' 'icmp_ln113_38' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_75)   --->   "%select_ln113_60 = select i1 %and_ln113_72, i1 %icmp_ln113_37, i1 %icmp_ln113_38" [top.cpp:113]   --->   Operation 646 'select' 'select_ln113_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_76)   --->   "%xor_ln113_61 = xor i1 %tmp_239, i1 1" [top.cpp:113]   --->   Operation 647 'xor' 'xor_ln113_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_76)   --->   "%and_ln113_73 = and i1 %icmp_ln113_36, i1 %xor_ln113_61" [top.cpp:113]   --->   Operation 648 'and' 'and_ln113_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_76)   --->   "%select_ln113_61 = select i1 %and_ln113_72, i1 %and_ln113_73, i1 %icmp_ln113_37" [top.cpp:113]   --->   Operation 649 'select' 'select_ln113_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_25)   --->   "%and_ln113_74 = and i1 %and_ln113_72, i1 %icmp_ln113_37" [top.cpp:113]   --->   Operation 650 'and' 'and_ln113_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_75)   --->   "%xor_ln113_62 = xor i1 %select_ln113_60, i1 1" [top.cpp:113]   --->   Operation 651 'xor' 'xor_ln113_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_75)   --->   "%or_ln113_24 = or i1 %tmp_238, i1 %xor_ln113_62" [top.cpp:113]   --->   Operation 652 'or' 'or_ln113_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_75)   --->   "%xor_ln113_63 = xor i1 %tmp_233, i1 1" [top.cpp:113]   --->   Operation 653 'xor' 'xor_ln113_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_75 = and i1 %or_ln113_24, i1 %xor_ln113_63" [top.cpp:113]   --->   Operation 654 'and' 'and_ln113_75' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_76 = and i1 %tmp_238, i1 %select_ln113_61" [top.cpp:113]   --->   Operation 655 'and' 'and_ln113_76' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_25)   --->   "%or_ln113_76 = or i1 %and_ln113_74, i1 %and_ln113_76" [top.cpp:113]   --->   Operation 656 'or' 'or_ln113_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_25)   --->   "%xor_ln113_64 = xor i1 %or_ln113_76, i1 1" [top.cpp:113]   --->   Operation 657 'xor' 'xor_ln113_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_25)   --->   "%and_ln113_77 = and i1 %tmp_233, i1 %xor_ln113_64" [top.cpp:113]   --->   Operation 658 'and' 'and_ln113_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_63)   --->   "%select_ln113_62 = select i1 %and_ln113_75, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 659 'select' 'select_ln113_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_25 = or i1 %and_ln113_75, i1 %and_ln113_77" [top.cpp:113]   --->   Operation 660 'or' 'or_ln113_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_63 = select i1 %or_ln113_25, i24 %select_ln113_62, i24 %add_ln113_12" [top.cpp:113]   --->   Operation 661 'select' 'select_ln113_63' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 662 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_102" [top.cpp:113]   --->   Operation 662 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln113_26 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_124" [top.cpp:113]   --->   Operation 663 'sext' 'sext_ln113_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.43ns)   --->   "%select_ln113_69 = select i1 %icmp_ln113_96, i24 %scale_45_reload_read, i24 %scale_13_reload_read" [top.cpp:113]   --->   Operation 664 'select' 'select_ln113_69' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln113_27 = sext i24 %select_ln113_69" [top.cpp:113]   --->   Operation 665 'sext' 'sext_ln113_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (3.38ns)   --->   "%mul_ln113_13 = mul i48 %sext_ln113_27, i48 %sext_ln113_26" [top.cpp:113]   --->   Operation 666 'mul' 'mul_ln113_13' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_13, i32 47" [top.cpp:113]   --->   Operation 667 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_13, i32 16, i32 39" [top.cpp:113]   --->   Operation 668 'partselect' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_13, i32 15" [top.cpp:113]   --->   Operation 669 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_78)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_13, i32 39" [top.cpp:113]   --->   Operation 670 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln113_13 = zext i1 %tmp_241" [top.cpp:113]   --->   Operation 671 'zext' 'zext_ln113_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (1.10ns)   --->   "%add_ln113_13 = add i24 %trunc_ln113_12, i24 %zext_ln113_13" [top.cpp:113]   --->   Operation 672 'add' 'add_ln113_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_13, i32 23" [top.cpp:113]   --->   Operation 673 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_78)   --->   "%xor_ln113_65 = xor i1 %tmp_245, i1 1" [top.cpp:113]   --->   Operation 674 'xor' 'xor_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_78 = and i1 %tmp_244, i1 %xor_ln113_65" [top.cpp:113]   --->   Operation 675 'and' 'and_ln113_78' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_82)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_13, i32 40" [top.cpp:113]   --->   Operation 676 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_13, i32 41" [top.cpp:113]   --->   Operation 677 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.89ns)   --->   "%icmp_ln113_39 = icmp_eq  i7 %tmp_59, i7 127" [top.cpp:113]   --->   Operation 678 'icmp' 'icmp_ln113_39' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_13, i32 40" [top.cpp:113]   --->   Operation 679 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.90ns)   --->   "%icmp_ln113_40 = icmp_eq  i8 %tmp_60, i8 255" [top.cpp:113]   --->   Operation 680 'icmp' 'icmp_ln113_40' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.90ns)   --->   "%icmp_ln113_41 = icmp_eq  i8 %tmp_60, i8 0" [top.cpp:113]   --->   Operation 681 'icmp' 'icmp_ln113_41' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_81)   --->   "%select_ln113_65 = select i1 %and_ln113_78, i1 %icmp_ln113_40, i1 %icmp_ln113_41" [top.cpp:113]   --->   Operation 682 'select' 'select_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_82)   --->   "%xor_ln113_66 = xor i1 %tmp_246, i1 1" [top.cpp:113]   --->   Operation 683 'xor' 'xor_ln113_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_82)   --->   "%and_ln113_79 = and i1 %icmp_ln113_39, i1 %xor_ln113_66" [top.cpp:113]   --->   Operation 684 'and' 'and_ln113_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_82)   --->   "%select_ln113_66 = select i1 %and_ln113_78, i1 %and_ln113_79, i1 %icmp_ln113_40" [top.cpp:113]   --->   Operation 685 'select' 'select_ln113_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_27)   --->   "%and_ln113_80 = and i1 %and_ln113_78, i1 %icmp_ln113_40" [top.cpp:113]   --->   Operation 686 'and' 'and_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_81)   --->   "%xor_ln113_67 = xor i1 %select_ln113_65, i1 1" [top.cpp:113]   --->   Operation 687 'xor' 'xor_ln113_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_81)   --->   "%or_ln113_26 = or i1 %tmp_245, i1 %xor_ln113_67" [top.cpp:113]   --->   Operation 688 'or' 'or_ln113_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_81)   --->   "%xor_ln113_68 = xor i1 %tmp_240, i1 1" [top.cpp:113]   --->   Operation 689 'xor' 'xor_ln113_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_81 = and i1 %or_ln113_26, i1 %xor_ln113_68" [top.cpp:113]   --->   Operation 690 'and' 'and_ln113_81' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_82 = and i1 %tmp_245, i1 %select_ln113_66" [top.cpp:113]   --->   Operation 691 'and' 'and_ln113_82' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_27)   --->   "%or_ln113_77 = or i1 %and_ln113_80, i1 %and_ln113_82" [top.cpp:113]   --->   Operation 692 'or' 'or_ln113_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_27)   --->   "%xor_ln113_69 = xor i1 %or_ln113_77, i1 1" [top.cpp:113]   --->   Operation 693 'xor' 'xor_ln113_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_27)   --->   "%and_ln113_83 = and i1 %tmp_240, i1 %xor_ln113_69" [top.cpp:113]   --->   Operation 694 'and' 'and_ln113_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_68)   --->   "%select_ln113_67 = select i1 %and_ln113_81, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 695 'select' 'select_ln113_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_27 = or i1 %and_ln113_81, i1 %and_ln113_83" [top.cpp:113]   --->   Operation 696 'or' 'or_ln113_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_68 = select i1 %or_ln113_27, i24 %select_ln113_67, i24 %add_ln113_13" [top.cpp:113]   --->   Operation 697 'select' 'select_ln113_68' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 698 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_103" [top.cpp:113]   --->   Operation 698 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln113_28 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_125" [top.cpp:113]   --->   Operation 699 'sext' 'sext_ln113_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.43ns)   --->   "%select_ln113_74 = select i1 %icmp_ln113_96, i24 %scale_46_reload_read, i24 %scale_14_reload_read" [top.cpp:113]   --->   Operation 700 'select' 'select_ln113_74' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln113_29 = sext i24 %select_ln113_74" [top.cpp:113]   --->   Operation 701 'sext' 'sext_ln113_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (3.38ns)   --->   "%mul_ln113_14 = mul i48 %sext_ln113_29, i48 %sext_ln113_28" [top.cpp:113]   --->   Operation 702 'mul' 'mul_ln113_14' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_14, i32 47" [top.cpp:113]   --->   Operation 703 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_14, i32 16, i32 39" [top.cpp:113]   --->   Operation 704 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_14, i32 15" [top.cpp:113]   --->   Operation 705 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_84)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_14, i32 39" [top.cpp:113]   --->   Operation 706 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln113_14 = zext i1 %tmp_248" [top.cpp:113]   --->   Operation 707 'zext' 'zext_ln113_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (1.10ns)   --->   "%add_ln113_14 = add i24 %trunc_ln113_13, i24 %zext_ln113_14" [top.cpp:113]   --->   Operation 708 'add' 'add_ln113_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_14, i32 23" [top.cpp:113]   --->   Operation 709 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_84)   --->   "%xor_ln113_70 = xor i1 %tmp_252, i1 1" [top.cpp:113]   --->   Operation 710 'xor' 'xor_ln113_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_84 = and i1 %tmp_251, i1 %xor_ln113_70" [top.cpp:113]   --->   Operation 711 'and' 'and_ln113_84' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_88)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_14, i32 40" [top.cpp:113]   --->   Operation 712 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_14, i32 41" [top.cpp:113]   --->   Operation 713 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.89ns)   --->   "%icmp_ln113_42 = icmp_eq  i7 %tmp_61, i7 127" [top.cpp:113]   --->   Operation 714 'icmp' 'icmp_ln113_42' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_14, i32 40" [top.cpp:113]   --->   Operation 715 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.90ns)   --->   "%icmp_ln113_43 = icmp_eq  i8 %tmp_62, i8 255" [top.cpp:113]   --->   Operation 716 'icmp' 'icmp_ln113_43' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.90ns)   --->   "%icmp_ln113_44 = icmp_eq  i8 %tmp_62, i8 0" [top.cpp:113]   --->   Operation 717 'icmp' 'icmp_ln113_44' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_87)   --->   "%select_ln113_70 = select i1 %and_ln113_84, i1 %icmp_ln113_43, i1 %icmp_ln113_44" [top.cpp:113]   --->   Operation 718 'select' 'select_ln113_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_88)   --->   "%xor_ln113_71 = xor i1 %tmp_253, i1 1" [top.cpp:113]   --->   Operation 719 'xor' 'xor_ln113_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_88)   --->   "%and_ln113_85 = and i1 %icmp_ln113_42, i1 %xor_ln113_71" [top.cpp:113]   --->   Operation 720 'and' 'and_ln113_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_88)   --->   "%select_ln113_71 = select i1 %and_ln113_84, i1 %and_ln113_85, i1 %icmp_ln113_43" [top.cpp:113]   --->   Operation 721 'select' 'select_ln113_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_29)   --->   "%and_ln113_86 = and i1 %and_ln113_84, i1 %icmp_ln113_43" [top.cpp:113]   --->   Operation 722 'and' 'and_ln113_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_87)   --->   "%xor_ln113_72 = xor i1 %select_ln113_70, i1 1" [top.cpp:113]   --->   Operation 723 'xor' 'xor_ln113_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_87)   --->   "%or_ln113_28 = or i1 %tmp_252, i1 %xor_ln113_72" [top.cpp:113]   --->   Operation 724 'or' 'or_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_87)   --->   "%xor_ln113_73 = xor i1 %tmp_247, i1 1" [top.cpp:113]   --->   Operation 725 'xor' 'xor_ln113_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_87 = and i1 %or_ln113_28, i1 %xor_ln113_73" [top.cpp:113]   --->   Operation 726 'and' 'and_ln113_87' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_88 = and i1 %tmp_252, i1 %select_ln113_71" [top.cpp:113]   --->   Operation 727 'and' 'and_ln113_88' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_29)   --->   "%or_ln113_78 = or i1 %and_ln113_86, i1 %and_ln113_88" [top.cpp:113]   --->   Operation 728 'or' 'or_ln113_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_29)   --->   "%xor_ln113_74 = xor i1 %or_ln113_78, i1 1" [top.cpp:113]   --->   Operation 729 'xor' 'xor_ln113_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_29)   --->   "%and_ln113_89 = and i1 %tmp_247, i1 %xor_ln113_74" [top.cpp:113]   --->   Operation 730 'and' 'and_ln113_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_73)   --->   "%select_ln113_72 = select i1 %and_ln113_87, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 731 'select' 'select_ln113_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_29 = or i1 %and_ln113_87, i1 %and_ln113_89" [top.cpp:113]   --->   Operation 732 'or' 'or_ln113_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_73 = select i1 %or_ln113_29, i24 %select_ln113_72, i24 %add_ln113_14" [top.cpp:113]   --->   Operation 733 'select' 'select_ln113_73' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 734 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_104" [top.cpp:113]   --->   Operation 734 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln113_30 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_126" [top.cpp:113]   --->   Operation 735 'sext' 'sext_ln113_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.43ns)   --->   "%select_ln113_79 = select i1 %icmp_ln113_96, i24 %scale_47_reload_read, i24 %scale_15_reload_read" [top.cpp:113]   --->   Operation 736 'select' 'select_ln113_79' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln113_31 = sext i24 %select_ln113_79" [top.cpp:113]   --->   Operation 737 'sext' 'sext_ln113_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (3.38ns)   --->   "%mul_ln113_15 = mul i48 %sext_ln113_31, i48 %sext_ln113_30" [top.cpp:113]   --->   Operation 738 'mul' 'mul_ln113_15' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_15, i32 47" [top.cpp:113]   --->   Operation 739 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_15, i32 16, i32 39" [top.cpp:113]   --->   Operation 740 'partselect' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_15, i32 15" [top.cpp:113]   --->   Operation 741 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_90)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_15, i32 39" [top.cpp:113]   --->   Operation 742 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln113_15 = zext i1 %tmp_255" [top.cpp:113]   --->   Operation 743 'zext' 'zext_ln113_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (1.10ns)   --->   "%add_ln113_15 = add i24 %trunc_ln113_14, i24 %zext_ln113_15" [top.cpp:113]   --->   Operation 744 'add' 'add_ln113_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_15, i32 23" [top.cpp:113]   --->   Operation 745 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_90)   --->   "%xor_ln113_75 = xor i1 %tmp_259, i1 1" [top.cpp:113]   --->   Operation 746 'xor' 'xor_ln113_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_90 = and i1 %tmp_258, i1 %xor_ln113_75" [top.cpp:113]   --->   Operation 747 'and' 'and_ln113_90' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_94)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_15, i32 40" [top.cpp:113]   --->   Operation 748 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_15, i32 41" [top.cpp:113]   --->   Operation 749 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.89ns)   --->   "%icmp_ln113_45 = icmp_eq  i7 %tmp_63, i7 127" [top.cpp:113]   --->   Operation 750 'icmp' 'icmp_ln113_45' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_15, i32 40" [top.cpp:113]   --->   Operation 751 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.90ns)   --->   "%icmp_ln113_46 = icmp_eq  i8 %tmp_64, i8 255" [top.cpp:113]   --->   Operation 752 'icmp' 'icmp_ln113_46' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.90ns)   --->   "%icmp_ln113_47 = icmp_eq  i8 %tmp_64, i8 0" [top.cpp:113]   --->   Operation 753 'icmp' 'icmp_ln113_47' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_93)   --->   "%select_ln113_75 = select i1 %and_ln113_90, i1 %icmp_ln113_46, i1 %icmp_ln113_47" [top.cpp:113]   --->   Operation 754 'select' 'select_ln113_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_94)   --->   "%xor_ln113_76 = xor i1 %tmp_260, i1 1" [top.cpp:113]   --->   Operation 755 'xor' 'xor_ln113_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_94)   --->   "%and_ln113_91 = and i1 %icmp_ln113_45, i1 %xor_ln113_76" [top.cpp:113]   --->   Operation 756 'and' 'and_ln113_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_94)   --->   "%select_ln113_76 = select i1 %and_ln113_90, i1 %and_ln113_91, i1 %icmp_ln113_46" [top.cpp:113]   --->   Operation 757 'select' 'select_ln113_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_31)   --->   "%and_ln113_92 = and i1 %and_ln113_90, i1 %icmp_ln113_46" [top.cpp:113]   --->   Operation 758 'and' 'and_ln113_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_93)   --->   "%xor_ln113_77 = xor i1 %select_ln113_75, i1 1" [top.cpp:113]   --->   Operation 759 'xor' 'xor_ln113_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_93)   --->   "%or_ln113_30 = or i1 %tmp_259, i1 %xor_ln113_77" [top.cpp:113]   --->   Operation 760 'or' 'or_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_93)   --->   "%xor_ln113_78 = xor i1 %tmp_254, i1 1" [top.cpp:113]   --->   Operation 761 'xor' 'xor_ln113_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_93 = and i1 %or_ln113_30, i1 %xor_ln113_78" [top.cpp:113]   --->   Operation 762 'and' 'and_ln113_93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_94 = and i1 %tmp_259, i1 %select_ln113_76" [top.cpp:113]   --->   Operation 763 'and' 'and_ln113_94' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_31)   --->   "%or_ln113_79 = or i1 %and_ln113_92, i1 %and_ln113_94" [top.cpp:113]   --->   Operation 764 'or' 'or_ln113_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_31)   --->   "%xor_ln113_79 = xor i1 %or_ln113_79, i1 1" [top.cpp:113]   --->   Operation 765 'xor' 'xor_ln113_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_31)   --->   "%and_ln113_95 = and i1 %tmp_254, i1 %xor_ln113_79" [top.cpp:113]   --->   Operation 766 'and' 'and_ln113_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_78)   --->   "%select_ln113_77 = select i1 %and_ln113_93, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 767 'select' 'select_ln113_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_31 = or i1 %and_ln113_93, i1 %and_ln113_95" [top.cpp:113]   --->   Operation 768 'or' 'or_ln113_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_78 = select i1 %or_ln113_31, i24 %select_ln113_77, i24 %add_ln113_15" [top.cpp:113]   --->   Operation 769 'select' 'select_ln113_78' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_105" [top.cpp:113]   --->   Operation 770 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln113_32 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_127" [top.cpp:113]   --->   Operation 771 'sext' 'sext_ln113_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.43ns)   --->   "%select_ln113_84 = select i1 %icmp_ln113_96, i24 %scale_48_reload_read, i24 %scale_16_reload_read" [top.cpp:113]   --->   Operation 772 'select' 'select_ln113_84' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln113_33 = sext i24 %select_ln113_84" [top.cpp:113]   --->   Operation 773 'sext' 'sext_ln113_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (3.38ns)   --->   "%mul_ln113_16 = mul i48 %sext_ln113_33, i48 %sext_ln113_32" [top.cpp:113]   --->   Operation 774 'mul' 'mul_ln113_16' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_16, i32 47" [top.cpp:113]   --->   Operation 775 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_16, i32 16, i32 39" [top.cpp:113]   --->   Operation 776 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_16, i32 15" [top.cpp:113]   --->   Operation 777 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_96)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_16, i32 39" [top.cpp:113]   --->   Operation 778 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln113_16 = zext i1 %tmp_262" [top.cpp:113]   --->   Operation 779 'zext' 'zext_ln113_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (1.10ns)   --->   "%add_ln113_16 = add i24 %trunc_ln113_15, i24 %zext_ln113_16" [top.cpp:113]   --->   Operation 780 'add' 'add_ln113_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_16, i32 23" [top.cpp:113]   --->   Operation 781 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_96)   --->   "%xor_ln113_80 = xor i1 %tmp_266, i1 1" [top.cpp:113]   --->   Operation 782 'xor' 'xor_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_96 = and i1 %tmp_265, i1 %xor_ln113_80" [top.cpp:113]   --->   Operation 783 'and' 'and_ln113_96' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_100)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_16, i32 40" [top.cpp:113]   --->   Operation 784 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_16, i32 41" [top.cpp:113]   --->   Operation 785 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.89ns)   --->   "%icmp_ln113_48 = icmp_eq  i7 %tmp_65, i7 127" [top.cpp:113]   --->   Operation 786 'icmp' 'icmp_ln113_48' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_16, i32 40" [top.cpp:113]   --->   Operation 787 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.90ns)   --->   "%icmp_ln113_49 = icmp_eq  i8 %tmp_66, i8 255" [top.cpp:113]   --->   Operation 788 'icmp' 'icmp_ln113_49' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.90ns)   --->   "%icmp_ln113_50 = icmp_eq  i8 %tmp_66, i8 0" [top.cpp:113]   --->   Operation 789 'icmp' 'icmp_ln113_50' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_99)   --->   "%select_ln113_80 = select i1 %and_ln113_96, i1 %icmp_ln113_49, i1 %icmp_ln113_50" [top.cpp:113]   --->   Operation 790 'select' 'select_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_100)   --->   "%xor_ln113_81 = xor i1 %tmp_267, i1 1" [top.cpp:113]   --->   Operation 791 'xor' 'xor_ln113_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_100)   --->   "%and_ln113_97 = and i1 %icmp_ln113_48, i1 %xor_ln113_81" [top.cpp:113]   --->   Operation 792 'and' 'and_ln113_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_100)   --->   "%select_ln113_81 = select i1 %and_ln113_96, i1 %and_ln113_97, i1 %icmp_ln113_49" [top.cpp:113]   --->   Operation 793 'select' 'select_ln113_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_33)   --->   "%and_ln113_98 = and i1 %and_ln113_96, i1 %icmp_ln113_49" [top.cpp:113]   --->   Operation 794 'and' 'and_ln113_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_99)   --->   "%xor_ln113_82 = xor i1 %select_ln113_80, i1 1" [top.cpp:113]   --->   Operation 795 'xor' 'xor_ln113_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_99)   --->   "%or_ln113_32 = or i1 %tmp_266, i1 %xor_ln113_82" [top.cpp:113]   --->   Operation 796 'or' 'or_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_99)   --->   "%xor_ln113_83 = xor i1 %tmp_261, i1 1" [top.cpp:113]   --->   Operation 797 'xor' 'xor_ln113_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_99 = and i1 %or_ln113_32, i1 %xor_ln113_83" [top.cpp:113]   --->   Operation 798 'and' 'and_ln113_99' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_100 = and i1 %tmp_266, i1 %select_ln113_81" [top.cpp:113]   --->   Operation 799 'and' 'and_ln113_100' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_33)   --->   "%or_ln113_80 = or i1 %and_ln113_98, i1 %and_ln113_100" [top.cpp:113]   --->   Operation 800 'or' 'or_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_33)   --->   "%xor_ln113_84 = xor i1 %or_ln113_80, i1 1" [top.cpp:113]   --->   Operation 801 'xor' 'xor_ln113_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_33)   --->   "%and_ln113_101 = and i1 %tmp_261, i1 %xor_ln113_84" [top.cpp:113]   --->   Operation 802 'and' 'and_ln113_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_83)   --->   "%select_ln113_82 = select i1 %and_ln113_99, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 803 'select' 'select_ln113_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_33 = or i1 %and_ln113_99, i1 %and_ln113_101" [top.cpp:113]   --->   Operation 804 'or' 'or_ln113_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_83 = select i1 %or_ln113_33, i24 %select_ln113_82, i24 %add_ln113_16" [top.cpp:113]   --->   Operation 805 'select' 'select_ln113_83' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 806 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_106" [top.cpp:113]   --->   Operation 806 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln113_34 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_128" [top.cpp:113]   --->   Operation 807 'sext' 'sext_ln113_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.43ns)   --->   "%select_ln113_89 = select i1 %icmp_ln113_96, i24 %scale_49_reload_read, i24 %scale_17_reload_read" [top.cpp:113]   --->   Operation 808 'select' 'select_ln113_89' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln113_35 = sext i24 %select_ln113_89" [top.cpp:113]   --->   Operation 809 'sext' 'sext_ln113_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (3.38ns)   --->   "%mul_ln113_17 = mul i48 %sext_ln113_35, i48 %sext_ln113_34" [top.cpp:113]   --->   Operation 810 'mul' 'mul_ln113_17' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_17, i32 47" [top.cpp:113]   --->   Operation 811 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_17, i32 16, i32 39" [top.cpp:113]   --->   Operation 812 'partselect' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_17, i32 15" [top.cpp:113]   --->   Operation 813 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_102)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_17, i32 39" [top.cpp:113]   --->   Operation 814 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln113_17 = zext i1 %tmp_269" [top.cpp:113]   --->   Operation 815 'zext' 'zext_ln113_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (1.10ns)   --->   "%add_ln113_17 = add i24 %trunc_ln113_16, i24 %zext_ln113_17" [top.cpp:113]   --->   Operation 816 'add' 'add_ln113_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_17, i32 23" [top.cpp:113]   --->   Operation 817 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_102)   --->   "%xor_ln113_85 = xor i1 %tmp_273, i1 1" [top.cpp:113]   --->   Operation 818 'xor' 'xor_ln113_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_102 = and i1 %tmp_272, i1 %xor_ln113_85" [top.cpp:113]   --->   Operation 819 'and' 'and_ln113_102' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_106)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_17, i32 40" [top.cpp:113]   --->   Operation 820 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_17, i32 41" [top.cpp:113]   --->   Operation 821 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.89ns)   --->   "%icmp_ln113_51 = icmp_eq  i7 %tmp_67, i7 127" [top.cpp:113]   --->   Operation 822 'icmp' 'icmp_ln113_51' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_17, i32 40" [top.cpp:113]   --->   Operation 823 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.90ns)   --->   "%icmp_ln113_52 = icmp_eq  i8 %tmp_68, i8 255" [top.cpp:113]   --->   Operation 824 'icmp' 'icmp_ln113_52' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.90ns)   --->   "%icmp_ln113_53 = icmp_eq  i8 %tmp_68, i8 0" [top.cpp:113]   --->   Operation 825 'icmp' 'icmp_ln113_53' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_105)   --->   "%select_ln113_85 = select i1 %and_ln113_102, i1 %icmp_ln113_52, i1 %icmp_ln113_53" [top.cpp:113]   --->   Operation 826 'select' 'select_ln113_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_106)   --->   "%xor_ln113_86 = xor i1 %tmp_274, i1 1" [top.cpp:113]   --->   Operation 827 'xor' 'xor_ln113_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_106)   --->   "%and_ln113_103 = and i1 %icmp_ln113_51, i1 %xor_ln113_86" [top.cpp:113]   --->   Operation 828 'and' 'and_ln113_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_106)   --->   "%select_ln113_86 = select i1 %and_ln113_102, i1 %and_ln113_103, i1 %icmp_ln113_52" [top.cpp:113]   --->   Operation 829 'select' 'select_ln113_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_35)   --->   "%and_ln113_104 = and i1 %and_ln113_102, i1 %icmp_ln113_52" [top.cpp:113]   --->   Operation 830 'and' 'and_ln113_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_105)   --->   "%xor_ln113_87 = xor i1 %select_ln113_85, i1 1" [top.cpp:113]   --->   Operation 831 'xor' 'xor_ln113_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_105)   --->   "%or_ln113_34 = or i1 %tmp_273, i1 %xor_ln113_87" [top.cpp:113]   --->   Operation 832 'or' 'or_ln113_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_105)   --->   "%xor_ln113_88 = xor i1 %tmp_268, i1 1" [top.cpp:113]   --->   Operation 833 'xor' 'xor_ln113_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_105 = and i1 %or_ln113_34, i1 %xor_ln113_88" [top.cpp:113]   --->   Operation 834 'and' 'and_ln113_105' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_106 = and i1 %tmp_273, i1 %select_ln113_86" [top.cpp:113]   --->   Operation 835 'and' 'and_ln113_106' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_35)   --->   "%or_ln113_81 = or i1 %and_ln113_104, i1 %and_ln113_106" [top.cpp:113]   --->   Operation 836 'or' 'or_ln113_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_35)   --->   "%xor_ln113_89 = xor i1 %or_ln113_81, i1 1" [top.cpp:113]   --->   Operation 837 'xor' 'xor_ln113_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_35)   --->   "%and_ln113_107 = and i1 %tmp_268, i1 %xor_ln113_89" [top.cpp:113]   --->   Operation 838 'and' 'and_ln113_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_88)   --->   "%select_ln113_87 = select i1 %and_ln113_105, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 839 'select' 'select_ln113_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_35 = or i1 %and_ln113_105, i1 %and_ln113_107" [top.cpp:113]   --->   Operation 840 'or' 'or_ln113_35' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_88 = select i1 %or_ln113_35, i24 %select_ln113_87, i24 %add_ln113_17" [top.cpp:113]   --->   Operation 841 'select' 'select_ln113_88' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 842 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_107" [top.cpp:113]   --->   Operation 842 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln113_36 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_129" [top.cpp:113]   --->   Operation 843 'sext' 'sext_ln113_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.43ns)   --->   "%select_ln113_94 = select i1 %icmp_ln113_96, i24 %scale_50_reload_read, i24 %scale_18_reload_read" [top.cpp:113]   --->   Operation 844 'select' 'select_ln113_94' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln113_37 = sext i24 %select_ln113_94" [top.cpp:113]   --->   Operation 845 'sext' 'sext_ln113_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (3.38ns)   --->   "%mul_ln113_18 = mul i48 %sext_ln113_37, i48 %sext_ln113_36" [top.cpp:113]   --->   Operation 846 'mul' 'mul_ln113_18' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_18, i32 47" [top.cpp:113]   --->   Operation 847 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_18, i32 16, i32 39" [top.cpp:113]   --->   Operation 848 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_18, i32 15" [top.cpp:113]   --->   Operation 849 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_108)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_18, i32 39" [top.cpp:113]   --->   Operation 850 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln113_18 = zext i1 %tmp_276" [top.cpp:113]   --->   Operation 851 'zext' 'zext_ln113_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (1.10ns)   --->   "%add_ln113_18 = add i24 %trunc_ln113_17, i24 %zext_ln113_18" [top.cpp:113]   --->   Operation 852 'add' 'add_ln113_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_18, i32 23" [top.cpp:113]   --->   Operation 853 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_108)   --->   "%xor_ln113_90 = xor i1 %tmp_280, i1 1" [top.cpp:113]   --->   Operation 854 'xor' 'xor_ln113_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_108 = and i1 %tmp_279, i1 %xor_ln113_90" [top.cpp:113]   --->   Operation 855 'and' 'and_ln113_108' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_112)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_18, i32 40" [top.cpp:113]   --->   Operation 856 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_18, i32 41" [top.cpp:113]   --->   Operation 857 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.89ns)   --->   "%icmp_ln113_54 = icmp_eq  i7 %tmp_69, i7 127" [top.cpp:113]   --->   Operation 858 'icmp' 'icmp_ln113_54' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_18, i32 40" [top.cpp:113]   --->   Operation 859 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.90ns)   --->   "%icmp_ln113_55 = icmp_eq  i8 %tmp_70, i8 255" [top.cpp:113]   --->   Operation 860 'icmp' 'icmp_ln113_55' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.90ns)   --->   "%icmp_ln113_56 = icmp_eq  i8 %tmp_70, i8 0" [top.cpp:113]   --->   Operation 861 'icmp' 'icmp_ln113_56' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_111)   --->   "%select_ln113_90 = select i1 %and_ln113_108, i1 %icmp_ln113_55, i1 %icmp_ln113_56" [top.cpp:113]   --->   Operation 862 'select' 'select_ln113_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_112)   --->   "%xor_ln113_91 = xor i1 %tmp_281, i1 1" [top.cpp:113]   --->   Operation 863 'xor' 'xor_ln113_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_112)   --->   "%and_ln113_109 = and i1 %icmp_ln113_54, i1 %xor_ln113_91" [top.cpp:113]   --->   Operation 864 'and' 'and_ln113_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_112)   --->   "%select_ln113_91 = select i1 %and_ln113_108, i1 %and_ln113_109, i1 %icmp_ln113_55" [top.cpp:113]   --->   Operation 865 'select' 'select_ln113_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_37)   --->   "%and_ln113_110 = and i1 %and_ln113_108, i1 %icmp_ln113_55" [top.cpp:113]   --->   Operation 866 'and' 'and_ln113_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_111)   --->   "%xor_ln113_92 = xor i1 %select_ln113_90, i1 1" [top.cpp:113]   --->   Operation 867 'xor' 'xor_ln113_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_111)   --->   "%or_ln113_36 = or i1 %tmp_280, i1 %xor_ln113_92" [top.cpp:113]   --->   Operation 868 'or' 'or_ln113_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_111)   --->   "%xor_ln113_93 = xor i1 %tmp_275, i1 1" [top.cpp:113]   --->   Operation 869 'xor' 'xor_ln113_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_111 = and i1 %or_ln113_36, i1 %xor_ln113_93" [top.cpp:113]   --->   Operation 870 'and' 'and_ln113_111' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_112 = and i1 %tmp_280, i1 %select_ln113_91" [top.cpp:113]   --->   Operation 871 'and' 'and_ln113_112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_37)   --->   "%or_ln113_82 = or i1 %and_ln113_110, i1 %and_ln113_112" [top.cpp:113]   --->   Operation 872 'or' 'or_ln113_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_37)   --->   "%xor_ln113_94 = xor i1 %or_ln113_82, i1 1" [top.cpp:113]   --->   Operation 873 'xor' 'xor_ln113_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_37)   --->   "%and_ln113_113 = and i1 %tmp_275, i1 %xor_ln113_94" [top.cpp:113]   --->   Operation 874 'and' 'and_ln113_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_93)   --->   "%select_ln113_92 = select i1 %and_ln113_111, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 875 'select' 'select_ln113_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_37 = or i1 %and_ln113_111, i1 %and_ln113_113" [top.cpp:113]   --->   Operation 876 'or' 'or_ln113_37' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_93 = select i1 %or_ln113_37, i24 %select_ln113_92, i24 %add_ln113_18" [top.cpp:113]   --->   Operation 877 'select' 'select_ln113_93' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 878 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_108" [top.cpp:113]   --->   Operation 878 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln113_38 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_130" [top.cpp:113]   --->   Operation 879 'sext' 'sext_ln113_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.43ns)   --->   "%select_ln113_99 = select i1 %icmp_ln113_96, i24 %scale_51_reload_read, i24 %scale_19_reload_read" [top.cpp:113]   --->   Operation 880 'select' 'select_ln113_99' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln113_39 = sext i24 %select_ln113_99" [top.cpp:113]   --->   Operation 881 'sext' 'sext_ln113_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (3.38ns)   --->   "%mul_ln113_19 = mul i48 %sext_ln113_39, i48 %sext_ln113_38" [top.cpp:113]   --->   Operation 882 'mul' 'mul_ln113_19' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_19, i32 47" [top.cpp:113]   --->   Operation 883 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_19, i32 16, i32 39" [top.cpp:113]   --->   Operation 884 'partselect' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_19, i32 15" [top.cpp:113]   --->   Operation 885 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_114)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_19, i32 39" [top.cpp:113]   --->   Operation 886 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln113_19 = zext i1 %tmp_283" [top.cpp:113]   --->   Operation 887 'zext' 'zext_ln113_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (1.10ns)   --->   "%add_ln113_19 = add i24 %trunc_ln113_18, i24 %zext_ln113_19" [top.cpp:113]   --->   Operation 888 'add' 'add_ln113_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_19, i32 23" [top.cpp:113]   --->   Operation 889 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_114)   --->   "%xor_ln113_95 = xor i1 %tmp_287, i1 1" [top.cpp:113]   --->   Operation 890 'xor' 'xor_ln113_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_114 = and i1 %tmp_286, i1 %xor_ln113_95" [top.cpp:113]   --->   Operation 891 'and' 'and_ln113_114' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_118)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_19, i32 40" [top.cpp:113]   --->   Operation 892 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_19, i32 41" [top.cpp:113]   --->   Operation 893 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.89ns)   --->   "%icmp_ln113_57 = icmp_eq  i7 %tmp_71, i7 127" [top.cpp:113]   --->   Operation 894 'icmp' 'icmp_ln113_57' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_19, i32 40" [top.cpp:113]   --->   Operation 895 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.90ns)   --->   "%icmp_ln113_58 = icmp_eq  i8 %tmp_72, i8 255" [top.cpp:113]   --->   Operation 896 'icmp' 'icmp_ln113_58' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.90ns)   --->   "%icmp_ln113_59 = icmp_eq  i8 %tmp_72, i8 0" [top.cpp:113]   --->   Operation 897 'icmp' 'icmp_ln113_59' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_117)   --->   "%select_ln113_95 = select i1 %and_ln113_114, i1 %icmp_ln113_58, i1 %icmp_ln113_59" [top.cpp:113]   --->   Operation 898 'select' 'select_ln113_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_118)   --->   "%xor_ln113_96 = xor i1 %tmp_288, i1 1" [top.cpp:113]   --->   Operation 899 'xor' 'xor_ln113_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_118)   --->   "%and_ln113_115 = and i1 %icmp_ln113_57, i1 %xor_ln113_96" [top.cpp:113]   --->   Operation 900 'and' 'and_ln113_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_118)   --->   "%select_ln113_96 = select i1 %and_ln113_114, i1 %and_ln113_115, i1 %icmp_ln113_58" [top.cpp:113]   --->   Operation 901 'select' 'select_ln113_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_39)   --->   "%and_ln113_116 = and i1 %and_ln113_114, i1 %icmp_ln113_58" [top.cpp:113]   --->   Operation 902 'and' 'and_ln113_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_117)   --->   "%xor_ln113_97 = xor i1 %select_ln113_95, i1 1" [top.cpp:113]   --->   Operation 903 'xor' 'xor_ln113_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_117)   --->   "%or_ln113_38 = or i1 %tmp_287, i1 %xor_ln113_97" [top.cpp:113]   --->   Operation 904 'or' 'or_ln113_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_117)   --->   "%xor_ln113_98 = xor i1 %tmp_282, i1 1" [top.cpp:113]   --->   Operation 905 'xor' 'xor_ln113_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_117 = and i1 %or_ln113_38, i1 %xor_ln113_98" [top.cpp:113]   --->   Operation 906 'and' 'and_ln113_117' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_118 = and i1 %tmp_287, i1 %select_ln113_96" [top.cpp:113]   --->   Operation 907 'and' 'and_ln113_118' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_39)   --->   "%or_ln113_83 = or i1 %and_ln113_116, i1 %and_ln113_118" [top.cpp:113]   --->   Operation 908 'or' 'or_ln113_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_39)   --->   "%xor_ln113_99 = xor i1 %or_ln113_83, i1 1" [top.cpp:113]   --->   Operation 909 'xor' 'xor_ln113_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_39)   --->   "%and_ln113_119 = and i1 %tmp_282, i1 %xor_ln113_99" [top.cpp:113]   --->   Operation 910 'and' 'and_ln113_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_98)   --->   "%select_ln113_97 = select i1 %and_ln113_117, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 911 'select' 'select_ln113_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_39 = or i1 %and_ln113_117, i1 %and_ln113_119" [top.cpp:113]   --->   Operation 912 'or' 'or_ln113_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_98 = select i1 %or_ln113_39, i24 %select_ln113_97, i24 %add_ln113_19" [top.cpp:113]   --->   Operation 913 'select' 'select_ln113_98' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_109" [top.cpp:113]   --->   Operation 914 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln113_40 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_131" [top.cpp:113]   --->   Operation 915 'sext' 'sext_ln113_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.43ns)   --->   "%select_ln113_104 = select i1 %icmp_ln113_96, i24 %scale_52_reload_read, i24 %scale_20_reload_read" [top.cpp:113]   --->   Operation 916 'select' 'select_ln113_104' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln113_41 = sext i24 %select_ln113_104" [top.cpp:113]   --->   Operation 917 'sext' 'sext_ln113_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (3.38ns)   --->   "%mul_ln113_20 = mul i48 %sext_ln113_41, i48 %sext_ln113_40" [top.cpp:113]   --->   Operation 918 'mul' 'mul_ln113_20' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_20, i32 47" [top.cpp:113]   --->   Operation 919 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln113_19 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_20, i32 16, i32 39" [top.cpp:113]   --->   Operation 920 'partselect' 'trunc_ln113_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_20, i32 15" [top.cpp:113]   --->   Operation 921 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_120)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_20, i32 39" [top.cpp:113]   --->   Operation 922 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln113_20 = zext i1 %tmp_290" [top.cpp:113]   --->   Operation 923 'zext' 'zext_ln113_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (1.10ns)   --->   "%add_ln113_20 = add i24 %trunc_ln113_19, i24 %zext_ln113_20" [top.cpp:113]   --->   Operation 924 'add' 'add_ln113_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_20, i32 23" [top.cpp:113]   --->   Operation 925 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_120)   --->   "%xor_ln113_100 = xor i1 %tmp_294, i1 1" [top.cpp:113]   --->   Operation 926 'xor' 'xor_ln113_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_120 = and i1 %tmp_293, i1 %xor_ln113_100" [top.cpp:113]   --->   Operation 927 'and' 'and_ln113_120' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_124)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_20, i32 40" [top.cpp:113]   --->   Operation 928 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_20, i32 41" [top.cpp:113]   --->   Operation 929 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.89ns)   --->   "%icmp_ln113_60 = icmp_eq  i7 %tmp_73, i7 127" [top.cpp:113]   --->   Operation 930 'icmp' 'icmp_ln113_60' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_20, i32 40" [top.cpp:113]   --->   Operation 931 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.90ns)   --->   "%icmp_ln113_61 = icmp_eq  i8 %tmp_74, i8 255" [top.cpp:113]   --->   Operation 932 'icmp' 'icmp_ln113_61' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.90ns)   --->   "%icmp_ln113_62 = icmp_eq  i8 %tmp_74, i8 0" [top.cpp:113]   --->   Operation 933 'icmp' 'icmp_ln113_62' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_123)   --->   "%select_ln113_100 = select i1 %and_ln113_120, i1 %icmp_ln113_61, i1 %icmp_ln113_62" [top.cpp:113]   --->   Operation 934 'select' 'select_ln113_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_124)   --->   "%xor_ln113_101 = xor i1 %tmp_295, i1 1" [top.cpp:113]   --->   Operation 935 'xor' 'xor_ln113_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_124)   --->   "%and_ln113_121 = and i1 %icmp_ln113_60, i1 %xor_ln113_101" [top.cpp:113]   --->   Operation 936 'and' 'and_ln113_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_124)   --->   "%select_ln113_101 = select i1 %and_ln113_120, i1 %and_ln113_121, i1 %icmp_ln113_61" [top.cpp:113]   --->   Operation 937 'select' 'select_ln113_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_41)   --->   "%and_ln113_122 = and i1 %and_ln113_120, i1 %icmp_ln113_61" [top.cpp:113]   --->   Operation 938 'and' 'and_ln113_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_123)   --->   "%xor_ln113_102 = xor i1 %select_ln113_100, i1 1" [top.cpp:113]   --->   Operation 939 'xor' 'xor_ln113_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_123)   --->   "%or_ln113_40 = or i1 %tmp_294, i1 %xor_ln113_102" [top.cpp:113]   --->   Operation 940 'or' 'or_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_123)   --->   "%xor_ln113_103 = xor i1 %tmp_289, i1 1" [top.cpp:113]   --->   Operation 941 'xor' 'xor_ln113_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_123 = and i1 %or_ln113_40, i1 %xor_ln113_103" [top.cpp:113]   --->   Operation 942 'and' 'and_ln113_123' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_124 = and i1 %tmp_294, i1 %select_ln113_101" [top.cpp:113]   --->   Operation 943 'and' 'and_ln113_124' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_41)   --->   "%or_ln113_84 = or i1 %and_ln113_122, i1 %and_ln113_124" [top.cpp:113]   --->   Operation 944 'or' 'or_ln113_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_41)   --->   "%xor_ln113_104 = xor i1 %or_ln113_84, i1 1" [top.cpp:113]   --->   Operation 945 'xor' 'xor_ln113_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_41)   --->   "%and_ln113_125 = and i1 %tmp_289, i1 %xor_ln113_104" [top.cpp:113]   --->   Operation 946 'and' 'and_ln113_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_103)   --->   "%select_ln113_102 = select i1 %and_ln113_123, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 947 'select' 'select_ln113_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_41 = or i1 %and_ln113_123, i1 %and_ln113_125" [top.cpp:113]   --->   Operation 948 'or' 'or_ln113_41' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_103 = select i1 %or_ln113_41, i24 %select_ln113_102, i24 %add_ln113_20" [top.cpp:113]   --->   Operation 949 'select' 'select_ln113_103' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 950 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_110" [top.cpp:113]   --->   Operation 950 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln113_42 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_132" [top.cpp:113]   --->   Operation 951 'sext' 'sext_ln113_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.43ns)   --->   "%select_ln113_109 = select i1 %icmp_ln113_96, i24 %scale_53_reload_read, i24 %scale_21_reload_read" [top.cpp:113]   --->   Operation 952 'select' 'select_ln113_109' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln113_43 = sext i24 %select_ln113_109" [top.cpp:113]   --->   Operation 953 'sext' 'sext_ln113_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (3.38ns)   --->   "%mul_ln113_21 = mul i48 %sext_ln113_43, i48 %sext_ln113_42" [top.cpp:113]   --->   Operation 954 'mul' 'mul_ln113_21' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_21, i32 47" [top.cpp:113]   --->   Operation 955 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln113_20 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_21, i32 16, i32 39" [top.cpp:113]   --->   Operation 956 'partselect' 'trunc_ln113_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_21, i32 15" [top.cpp:113]   --->   Operation 957 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_126)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_21, i32 39" [top.cpp:113]   --->   Operation 958 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln113_21 = zext i1 %tmp_297" [top.cpp:113]   --->   Operation 959 'zext' 'zext_ln113_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (1.10ns)   --->   "%add_ln113_21 = add i24 %trunc_ln113_20, i24 %zext_ln113_21" [top.cpp:113]   --->   Operation 960 'add' 'add_ln113_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_21, i32 23" [top.cpp:113]   --->   Operation 961 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_126)   --->   "%xor_ln113_105 = xor i1 %tmp_301, i1 1" [top.cpp:113]   --->   Operation 962 'xor' 'xor_ln113_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_126 = and i1 %tmp_300, i1 %xor_ln113_105" [top.cpp:113]   --->   Operation 963 'and' 'and_ln113_126' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_130)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_21, i32 40" [top.cpp:113]   --->   Operation 964 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_21, i32 41" [top.cpp:113]   --->   Operation 965 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.89ns)   --->   "%icmp_ln113_63 = icmp_eq  i7 %tmp_75, i7 127" [top.cpp:113]   --->   Operation 966 'icmp' 'icmp_ln113_63' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_21, i32 40" [top.cpp:113]   --->   Operation 967 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.90ns)   --->   "%icmp_ln113_64 = icmp_eq  i8 %tmp_76, i8 255" [top.cpp:113]   --->   Operation 968 'icmp' 'icmp_ln113_64' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.90ns)   --->   "%icmp_ln113_65 = icmp_eq  i8 %tmp_76, i8 0" [top.cpp:113]   --->   Operation 969 'icmp' 'icmp_ln113_65' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_129)   --->   "%select_ln113_105 = select i1 %and_ln113_126, i1 %icmp_ln113_64, i1 %icmp_ln113_65" [top.cpp:113]   --->   Operation 970 'select' 'select_ln113_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_130)   --->   "%xor_ln113_106 = xor i1 %tmp_302, i1 1" [top.cpp:113]   --->   Operation 971 'xor' 'xor_ln113_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_130)   --->   "%and_ln113_127 = and i1 %icmp_ln113_63, i1 %xor_ln113_106" [top.cpp:113]   --->   Operation 972 'and' 'and_ln113_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_130)   --->   "%select_ln113_106 = select i1 %and_ln113_126, i1 %and_ln113_127, i1 %icmp_ln113_64" [top.cpp:113]   --->   Operation 973 'select' 'select_ln113_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_43)   --->   "%and_ln113_128 = and i1 %and_ln113_126, i1 %icmp_ln113_64" [top.cpp:113]   --->   Operation 974 'and' 'and_ln113_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_129)   --->   "%xor_ln113_107 = xor i1 %select_ln113_105, i1 1" [top.cpp:113]   --->   Operation 975 'xor' 'xor_ln113_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_129)   --->   "%or_ln113_42 = or i1 %tmp_301, i1 %xor_ln113_107" [top.cpp:113]   --->   Operation 976 'or' 'or_ln113_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_129)   --->   "%xor_ln113_108 = xor i1 %tmp_296, i1 1" [top.cpp:113]   --->   Operation 977 'xor' 'xor_ln113_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_129 = and i1 %or_ln113_42, i1 %xor_ln113_108" [top.cpp:113]   --->   Operation 978 'and' 'and_ln113_129' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_130 = and i1 %tmp_301, i1 %select_ln113_106" [top.cpp:113]   --->   Operation 979 'and' 'and_ln113_130' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_43)   --->   "%or_ln113_85 = or i1 %and_ln113_128, i1 %and_ln113_130" [top.cpp:113]   --->   Operation 980 'or' 'or_ln113_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_43)   --->   "%xor_ln113_109 = xor i1 %or_ln113_85, i1 1" [top.cpp:113]   --->   Operation 981 'xor' 'xor_ln113_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_43)   --->   "%and_ln113_131 = and i1 %tmp_296, i1 %xor_ln113_109" [top.cpp:113]   --->   Operation 982 'and' 'and_ln113_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_108)   --->   "%select_ln113_107 = select i1 %and_ln113_129, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 983 'select' 'select_ln113_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_43 = or i1 %and_ln113_129, i1 %and_ln113_131" [top.cpp:113]   --->   Operation 984 'or' 'or_ln113_43' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_108 = select i1 %or_ln113_43, i24 %select_ln113_107, i24 %add_ln113_21" [top.cpp:113]   --->   Operation 985 'select' 'select_ln113_108' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 986 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_111" [top.cpp:113]   --->   Operation 986 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln113_44 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_133" [top.cpp:113]   --->   Operation 987 'sext' 'sext_ln113_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.43ns)   --->   "%select_ln113_114 = select i1 %icmp_ln113_96, i24 %scale_54_reload_read, i24 %scale_22_reload_read" [top.cpp:113]   --->   Operation 988 'select' 'select_ln113_114' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln113_45 = sext i24 %select_ln113_114" [top.cpp:113]   --->   Operation 989 'sext' 'sext_ln113_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (3.38ns)   --->   "%mul_ln113_22 = mul i48 %sext_ln113_45, i48 %sext_ln113_44" [top.cpp:113]   --->   Operation 990 'mul' 'mul_ln113_22' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_22, i32 47" [top.cpp:113]   --->   Operation 991 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln113_21 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_22, i32 16, i32 39" [top.cpp:113]   --->   Operation 992 'partselect' 'trunc_ln113_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_22, i32 15" [top.cpp:113]   --->   Operation 993 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_132)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_22, i32 39" [top.cpp:113]   --->   Operation 994 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln113_22 = zext i1 %tmp_304" [top.cpp:113]   --->   Operation 995 'zext' 'zext_ln113_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (1.10ns)   --->   "%add_ln113_22 = add i24 %trunc_ln113_21, i24 %zext_ln113_22" [top.cpp:113]   --->   Operation 996 'add' 'add_ln113_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_22, i32 23" [top.cpp:113]   --->   Operation 997 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_132)   --->   "%xor_ln113_110 = xor i1 %tmp_308, i1 1" [top.cpp:113]   --->   Operation 998 'xor' 'xor_ln113_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 999 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_132 = and i1 %tmp_307, i1 %xor_ln113_110" [top.cpp:113]   --->   Operation 999 'and' 'and_ln113_132' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_136)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_22, i32 40" [top.cpp:113]   --->   Operation 1000 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_22, i32 41" [top.cpp:113]   --->   Operation 1001 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.89ns)   --->   "%icmp_ln113_66 = icmp_eq  i7 %tmp_77, i7 127" [top.cpp:113]   --->   Operation 1002 'icmp' 'icmp_ln113_66' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_22, i32 40" [top.cpp:113]   --->   Operation 1003 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.90ns)   --->   "%icmp_ln113_67 = icmp_eq  i8 %tmp_78, i8 255" [top.cpp:113]   --->   Operation 1004 'icmp' 'icmp_ln113_67' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.90ns)   --->   "%icmp_ln113_68 = icmp_eq  i8 %tmp_78, i8 0" [top.cpp:113]   --->   Operation 1005 'icmp' 'icmp_ln113_68' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_135)   --->   "%select_ln113_110 = select i1 %and_ln113_132, i1 %icmp_ln113_67, i1 %icmp_ln113_68" [top.cpp:113]   --->   Operation 1006 'select' 'select_ln113_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_136)   --->   "%xor_ln113_111 = xor i1 %tmp_309, i1 1" [top.cpp:113]   --->   Operation 1007 'xor' 'xor_ln113_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_136)   --->   "%and_ln113_133 = and i1 %icmp_ln113_66, i1 %xor_ln113_111" [top.cpp:113]   --->   Operation 1008 'and' 'and_ln113_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_136)   --->   "%select_ln113_111 = select i1 %and_ln113_132, i1 %and_ln113_133, i1 %icmp_ln113_67" [top.cpp:113]   --->   Operation 1009 'select' 'select_ln113_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_45)   --->   "%and_ln113_134 = and i1 %and_ln113_132, i1 %icmp_ln113_67" [top.cpp:113]   --->   Operation 1010 'and' 'and_ln113_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_135)   --->   "%xor_ln113_112 = xor i1 %select_ln113_110, i1 1" [top.cpp:113]   --->   Operation 1011 'xor' 'xor_ln113_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_135)   --->   "%or_ln113_44 = or i1 %tmp_308, i1 %xor_ln113_112" [top.cpp:113]   --->   Operation 1012 'or' 'or_ln113_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_135)   --->   "%xor_ln113_113 = xor i1 %tmp_303, i1 1" [top.cpp:113]   --->   Operation 1013 'xor' 'xor_ln113_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_135 = and i1 %or_ln113_44, i1 %xor_ln113_113" [top.cpp:113]   --->   Operation 1014 'and' 'and_ln113_135' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_136 = and i1 %tmp_308, i1 %select_ln113_111" [top.cpp:113]   --->   Operation 1015 'and' 'and_ln113_136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_45)   --->   "%or_ln113_86 = or i1 %and_ln113_134, i1 %and_ln113_136" [top.cpp:113]   --->   Operation 1016 'or' 'or_ln113_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_45)   --->   "%xor_ln113_114 = xor i1 %or_ln113_86, i1 1" [top.cpp:113]   --->   Operation 1017 'xor' 'xor_ln113_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_45)   --->   "%and_ln113_137 = and i1 %tmp_303, i1 %xor_ln113_114" [top.cpp:113]   --->   Operation 1018 'and' 'and_ln113_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_113)   --->   "%select_ln113_112 = select i1 %and_ln113_135, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1019 'select' 'select_ln113_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_45 = or i1 %and_ln113_135, i1 %and_ln113_137" [top.cpp:113]   --->   Operation 1020 'or' 'or_ln113_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_113 = select i1 %or_ln113_45, i24 %select_ln113_112, i24 %add_ln113_22" [top.cpp:113]   --->   Operation 1021 'select' 'select_ln113_113' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1022 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_112" [top.cpp:113]   --->   Operation 1022 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln113_46 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_134" [top.cpp:113]   --->   Operation 1023 'sext' 'sext_ln113_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.43ns)   --->   "%select_ln113_119 = select i1 %icmp_ln113_96, i24 %scale_55_reload_read, i24 %scale_23_reload_read" [top.cpp:113]   --->   Operation 1024 'select' 'select_ln113_119' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln113_47 = sext i24 %select_ln113_119" [top.cpp:113]   --->   Operation 1025 'sext' 'sext_ln113_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (3.38ns)   --->   "%mul_ln113_23 = mul i48 %sext_ln113_47, i48 %sext_ln113_46" [top.cpp:113]   --->   Operation 1026 'mul' 'mul_ln113_23' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_23, i32 47" [top.cpp:113]   --->   Operation 1027 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln113_22 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_23, i32 16, i32 39" [top.cpp:113]   --->   Operation 1028 'partselect' 'trunc_ln113_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_23, i32 15" [top.cpp:113]   --->   Operation 1029 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_138)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_23, i32 39" [top.cpp:113]   --->   Operation 1030 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln113_23 = zext i1 %tmp_311" [top.cpp:113]   --->   Operation 1031 'zext' 'zext_ln113_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (1.10ns)   --->   "%add_ln113_23 = add i24 %trunc_ln113_22, i24 %zext_ln113_23" [top.cpp:113]   --->   Operation 1032 'add' 'add_ln113_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_23, i32 23" [top.cpp:113]   --->   Operation 1033 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_138)   --->   "%xor_ln113_115 = xor i1 %tmp_315, i1 1" [top.cpp:113]   --->   Operation 1034 'xor' 'xor_ln113_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_138 = and i1 %tmp_314, i1 %xor_ln113_115" [top.cpp:113]   --->   Operation 1035 'and' 'and_ln113_138' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_142)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_23, i32 40" [top.cpp:113]   --->   Operation 1036 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_23, i32 41" [top.cpp:113]   --->   Operation 1037 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.89ns)   --->   "%icmp_ln113_69 = icmp_eq  i7 %tmp_79, i7 127" [top.cpp:113]   --->   Operation 1038 'icmp' 'icmp_ln113_69' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_23, i32 40" [top.cpp:113]   --->   Operation 1039 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.90ns)   --->   "%icmp_ln113_70 = icmp_eq  i8 %tmp_80, i8 255" [top.cpp:113]   --->   Operation 1040 'icmp' 'icmp_ln113_70' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.90ns)   --->   "%icmp_ln113_71 = icmp_eq  i8 %tmp_80, i8 0" [top.cpp:113]   --->   Operation 1041 'icmp' 'icmp_ln113_71' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_141)   --->   "%select_ln113_115 = select i1 %and_ln113_138, i1 %icmp_ln113_70, i1 %icmp_ln113_71" [top.cpp:113]   --->   Operation 1042 'select' 'select_ln113_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_142)   --->   "%xor_ln113_116 = xor i1 %tmp_316, i1 1" [top.cpp:113]   --->   Operation 1043 'xor' 'xor_ln113_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_142)   --->   "%and_ln113_139 = and i1 %icmp_ln113_69, i1 %xor_ln113_116" [top.cpp:113]   --->   Operation 1044 'and' 'and_ln113_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_142)   --->   "%select_ln113_116 = select i1 %and_ln113_138, i1 %and_ln113_139, i1 %icmp_ln113_70" [top.cpp:113]   --->   Operation 1045 'select' 'select_ln113_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_47)   --->   "%and_ln113_140 = and i1 %and_ln113_138, i1 %icmp_ln113_70" [top.cpp:113]   --->   Operation 1046 'and' 'and_ln113_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_141)   --->   "%xor_ln113_117 = xor i1 %select_ln113_115, i1 1" [top.cpp:113]   --->   Operation 1047 'xor' 'xor_ln113_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_141)   --->   "%or_ln113_46 = or i1 %tmp_315, i1 %xor_ln113_117" [top.cpp:113]   --->   Operation 1048 'or' 'or_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_141)   --->   "%xor_ln113_118 = xor i1 %tmp_310, i1 1" [top.cpp:113]   --->   Operation 1049 'xor' 'xor_ln113_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_141 = and i1 %or_ln113_46, i1 %xor_ln113_118" [top.cpp:113]   --->   Operation 1050 'and' 'and_ln113_141' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_142 = and i1 %tmp_315, i1 %select_ln113_116" [top.cpp:113]   --->   Operation 1051 'and' 'and_ln113_142' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_47)   --->   "%or_ln113_87 = or i1 %and_ln113_140, i1 %and_ln113_142" [top.cpp:113]   --->   Operation 1052 'or' 'or_ln113_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_47)   --->   "%xor_ln113_119 = xor i1 %or_ln113_87, i1 1" [top.cpp:113]   --->   Operation 1053 'xor' 'xor_ln113_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_47)   --->   "%and_ln113_143 = and i1 %tmp_310, i1 %xor_ln113_119" [top.cpp:113]   --->   Operation 1054 'and' 'and_ln113_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_118)   --->   "%select_ln113_117 = select i1 %and_ln113_141, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1055 'select' 'select_ln113_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_47 = or i1 %and_ln113_141, i1 %and_ln113_143" [top.cpp:113]   --->   Operation 1056 'or' 'or_ln113_47' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_118 = select i1 %or_ln113_47, i24 %select_ln113_117, i24 %add_ln113_23" [top.cpp:113]   --->   Operation 1057 'select' 'select_ln113_118' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1058 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_113" [top.cpp:113]   --->   Operation 1058 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln113_48 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_135" [top.cpp:113]   --->   Operation 1059 'sext' 'sext_ln113_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.43ns)   --->   "%select_ln113_124 = select i1 %icmp_ln113_96, i24 %scale_56_reload_read, i24 %scale_24_reload_read" [top.cpp:113]   --->   Operation 1060 'select' 'select_ln113_124' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln113_49 = sext i24 %select_ln113_124" [top.cpp:113]   --->   Operation 1061 'sext' 'sext_ln113_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (3.38ns)   --->   "%mul_ln113_24 = mul i48 %sext_ln113_49, i48 %sext_ln113_48" [top.cpp:113]   --->   Operation 1062 'mul' 'mul_ln113_24' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_24, i32 47" [top.cpp:113]   --->   Operation 1063 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln113_23 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_24, i32 16, i32 39" [top.cpp:113]   --->   Operation 1064 'partselect' 'trunc_ln113_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_24, i32 15" [top.cpp:113]   --->   Operation 1065 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_144)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_24, i32 39" [top.cpp:113]   --->   Operation 1066 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln113_24 = zext i1 %tmp_318" [top.cpp:113]   --->   Operation 1067 'zext' 'zext_ln113_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (1.10ns)   --->   "%add_ln113_24 = add i24 %trunc_ln113_23, i24 %zext_ln113_24" [top.cpp:113]   --->   Operation 1068 'add' 'add_ln113_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_24, i32 23" [top.cpp:113]   --->   Operation 1069 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_144)   --->   "%xor_ln113_120 = xor i1 %tmp_322, i1 1" [top.cpp:113]   --->   Operation 1070 'xor' 'xor_ln113_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_144 = and i1 %tmp_321, i1 %xor_ln113_120" [top.cpp:113]   --->   Operation 1071 'and' 'and_ln113_144' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_148)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_24, i32 40" [top.cpp:113]   --->   Operation 1072 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_24, i32 41" [top.cpp:113]   --->   Operation 1073 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1074 [1/1] (0.89ns)   --->   "%icmp_ln113_72 = icmp_eq  i7 %tmp_81, i7 127" [top.cpp:113]   --->   Operation 1074 'icmp' 'icmp_ln113_72' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_24, i32 40" [top.cpp:113]   --->   Operation 1075 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.90ns)   --->   "%icmp_ln113_73 = icmp_eq  i8 %tmp_82, i8 255" [top.cpp:113]   --->   Operation 1076 'icmp' 'icmp_ln113_73' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (0.90ns)   --->   "%icmp_ln113_74 = icmp_eq  i8 %tmp_82, i8 0" [top.cpp:113]   --->   Operation 1077 'icmp' 'icmp_ln113_74' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_147)   --->   "%select_ln113_120 = select i1 %and_ln113_144, i1 %icmp_ln113_73, i1 %icmp_ln113_74" [top.cpp:113]   --->   Operation 1078 'select' 'select_ln113_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_148)   --->   "%xor_ln113_121 = xor i1 %tmp_323, i1 1" [top.cpp:113]   --->   Operation 1079 'xor' 'xor_ln113_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_148)   --->   "%and_ln113_145 = and i1 %icmp_ln113_72, i1 %xor_ln113_121" [top.cpp:113]   --->   Operation 1080 'and' 'and_ln113_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_148)   --->   "%select_ln113_121 = select i1 %and_ln113_144, i1 %and_ln113_145, i1 %icmp_ln113_73" [top.cpp:113]   --->   Operation 1081 'select' 'select_ln113_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_49)   --->   "%and_ln113_146 = and i1 %and_ln113_144, i1 %icmp_ln113_73" [top.cpp:113]   --->   Operation 1082 'and' 'and_ln113_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_147)   --->   "%xor_ln113_122 = xor i1 %select_ln113_120, i1 1" [top.cpp:113]   --->   Operation 1083 'xor' 'xor_ln113_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_147)   --->   "%or_ln113_48 = or i1 %tmp_322, i1 %xor_ln113_122" [top.cpp:113]   --->   Operation 1084 'or' 'or_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_147)   --->   "%xor_ln113_123 = xor i1 %tmp_317, i1 1" [top.cpp:113]   --->   Operation 1085 'xor' 'xor_ln113_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_147 = and i1 %or_ln113_48, i1 %xor_ln113_123" [top.cpp:113]   --->   Operation 1086 'and' 'and_ln113_147' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_148 = and i1 %tmp_322, i1 %select_ln113_121" [top.cpp:113]   --->   Operation 1087 'and' 'and_ln113_148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_49)   --->   "%or_ln113_88 = or i1 %and_ln113_146, i1 %and_ln113_148" [top.cpp:113]   --->   Operation 1088 'or' 'or_ln113_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_49)   --->   "%xor_ln113_124 = xor i1 %or_ln113_88, i1 1" [top.cpp:113]   --->   Operation 1089 'xor' 'xor_ln113_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_49)   --->   "%and_ln113_149 = and i1 %tmp_317, i1 %xor_ln113_124" [top.cpp:113]   --->   Operation 1090 'and' 'and_ln113_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_123)   --->   "%select_ln113_122 = select i1 %and_ln113_147, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1091 'select' 'select_ln113_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_49 = or i1 %and_ln113_147, i1 %and_ln113_149" [top.cpp:113]   --->   Operation 1092 'or' 'or_ln113_49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_123 = select i1 %or_ln113_49, i24 %select_ln113_122, i24 %add_ln113_24" [top.cpp:113]   --->   Operation 1093 'select' 'select_ln113_123' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1094 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_114" [top.cpp:113]   --->   Operation 1094 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln113_50 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_136" [top.cpp:113]   --->   Operation 1095 'sext' 'sext_ln113_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.43ns)   --->   "%select_ln113_129 = select i1 %icmp_ln113_96, i24 %scale_57_reload_read, i24 %scale_25_reload_read" [top.cpp:113]   --->   Operation 1096 'select' 'select_ln113_129' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln113_51 = sext i24 %select_ln113_129" [top.cpp:113]   --->   Operation 1097 'sext' 'sext_ln113_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (3.38ns)   --->   "%mul_ln113_25 = mul i48 %sext_ln113_51, i48 %sext_ln113_50" [top.cpp:113]   --->   Operation 1098 'mul' 'mul_ln113_25' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_25, i32 47" [top.cpp:113]   --->   Operation 1099 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln113_24 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_25, i32 16, i32 39" [top.cpp:113]   --->   Operation 1100 'partselect' 'trunc_ln113_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_25, i32 15" [top.cpp:113]   --->   Operation 1101 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_150)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_25, i32 39" [top.cpp:113]   --->   Operation 1102 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln113_25 = zext i1 %tmp_325" [top.cpp:113]   --->   Operation 1103 'zext' 'zext_ln113_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (1.10ns)   --->   "%add_ln113_25 = add i24 %trunc_ln113_24, i24 %zext_ln113_25" [top.cpp:113]   --->   Operation 1104 'add' 'add_ln113_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_25, i32 23" [top.cpp:113]   --->   Operation 1105 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_150)   --->   "%xor_ln113_125 = xor i1 %tmp_329, i1 1" [top.cpp:113]   --->   Operation 1106 'xor' 'xor_ln113_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_150 = and i1 %tmp_328, i1 %xor_ln113_125" [top.cpp:113]   --->   Operation 1107 'and' 'and_ln113_150' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_154)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_25, i32 40" [top.cpp:113]   --->   Operation 1108 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_25, i32 41" [top.cpp:113]   --->   Operation 1109 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.89ns)   --->   "%icmp_ln113_75 = icmp_eq  i7 %tmp_83, i7 127" [top.cpp:113]   --->   Operation 1110 'icmp' 'icmp_ln113_75' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_25, i32 40" [top.cpp:113]   --->   Operation 1111 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.90ns)   --->   "%icmp_ln113_76 = icmp_eq  i8 %tmp_84, i8 255" [top.cpp:113]   --->   Operation 1112 'icmp' 'icmp_ln113_76' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.90ns)   --->   "%icmp_ln113_77 = icmp_eq  i8 %tmp_84, i8 0" [top.cpp:113]   --->   Operation 1113 'icmp' 'icmp_ln113_77' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_153)   --->   "%select_ln113_125 = select i1 %and_ln113_150, i1 %icmp_ln113_76, i1 %icmp_ln113_77" [top.cpp:113]   --->   Operation 1114 'select' 'select_ln113_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_154)   --->   "%xor_ln113_126 = xor i1 %tmp_330, i1 1" [top.cpp:113]   --->   Operation 1115 'xor' 'xor_ln113_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_154)   --->   "%and_ln113_151 = and i1 %icmp_ln113_75, i1 %xor_ln113_126" [top.cpp:113]   --->   Operation 1116 'and' 'and_ln113_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_154)   --->   "%select_ln113_126 = select i1 %and_ln113_150, i1 %and_ln113_151, i1 %icmp_ln113_76" [top.cpp:113]   --->   Operation 1117 'select' 'select_ln113_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_51)   --->   "%and_ln113_152 = and i1 %and_ln113_150, i1 %icmp_ln113_76" [top.cpp:113]   --->   Operation 1118 'and' 'and_ln113_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_153)   --->   "%xor_ln113_127 = xor i1 %select_ln113_125, i1 1" [top.cpp:113]   --->   Operation 1119 'xor' 'xor_ln113_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_153)   --->   "%or_ln113_50 = or i1 %tmp_329, i1 %xor_ln113_127" [top.cpp:113]   --->   Operation 1120 'or' 'or_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_153)   --->   "%xor_ln113_128 = xor i1 %tmp_324, i1 1" [top.cpp:113]   --->   Operation 1121 'xor' 'xor_ln113_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_153 = and i1 %or_ln113_50, i1 %xor_ln113_128" [top.cpp:113]   --->   Operation 1122 'and' 'and_ln113_153' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_154 = and i1 %tmp_329, i1 %select_ln113_126" [top.cpp:113]   --->   Operation 1123 'and' 'and_ln113_154' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_51)   --->   "%or_ln113_89 = or i1 %and_ln113_152, i1 %and_ln113_154" [top.cpp:113]   --->   Operation 1124 'or' 'or_ln113_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_51)   --->   "%xor_ln113_129 = xor i1 %or_ln113_89, i1 1" [top.cpp:113]   --->   Operation 1125 'xor' 'xor_ln113_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_51)   --->   "%and_ln113_155 = and i1 %tmp_324, i1 %xor_ln113_129" [top.cpp:113]   --->   Operation 1126 'and' 'and_ln113_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_128)   --->   "%select_ln113_127 = select i1 %and_ln113_153, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1127 'select' 'select_ln113_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_51 = or i1 %and_ln113_153, i1 %and_ln113_155" [top.cpp:113]   --->   Operation 1128 'or' 'or_ln113_51' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_128 = select i1 %or_ln113_51, i24 %select_ln113_127, i24 %add_ln113_25" [top.cpp:113]   --->   Operation 1129 'select' 'select_ln113_128' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1130 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_115" [top.cpp:113]   --->   Operation 1130 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln113_52 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_137" [top.cpp:113]   --->   Operation 1131 'sext' 'sext_ln113_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.43ns)   --->   "%select_ln113_134 = select i1 %icmp_ln113_96, i24 %scale_58_reload_read, i24 %scale_26_reload_read" [top.cpp:113]   --->   Operation 1132 'select' 'select_ln113_134' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln113_53 = sext i24 %select_ln113_134" [top.cpp:113]   --->   Operation 1133 'sext' 'sext_ln113_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (3.38ns)   --->   "%mul_ln113_26 = mul i48 %sext_ln113_53, i48 %sext_ln113_52" [top.cpp:113]   --->   Operation 1134 'mul' 'mul_ln113_26' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_26, i32 47" [top.cpp:113]   --->   Operation 1135 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln113_25 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_26, i32 16, i32 39" [top.cpp:113]   --->   Operation 1136 'partselect' 'trunc_ln113_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_26, i32 15" [top.cpp:113]   --->   Operation 1137 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_156)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_26, i32 39" [top.cpp:113]   --->   Operation 1138 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln113_26 = zext i1 %tmp_332" [top.cpp:113]   --->   Operation 1139 'zext' 'zext_ln113_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (1.10ns)   --->   "%add_ln113_26 = add i24 %trunc_ln113_25, i24 %zext_ln113_26" [top.cpp:113]   --->   Operation 1140 'add' 'add_ln113_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_26, i32 23" [top.cpp:113]   --->   Operation 1141 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_156)   --->   "%xor_ln113_130 = xor i1 %tmp_334, i1 1" [top.cpp:113]   --->   Operation 1142 'xor' 'xor_ln113_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_156 = and i1 %tmp_333, i1 %xor_ln113_130" [top.cpp:113]   --->   Operation 1143 'and' 'and_ln113_156' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_160)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_26, i32 40" [top.cpp:113]   --->   Operation 1144 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_26, i32 41" [top.cpp:113]   --->   Operation 1145 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.89ns)   --->   "%icmp_ln113_78 = icmp_eq  i7 %tmp_85, i7 127" [top.cpp:113]   --->   Operation 1146 'icmp' 'icmp_ln113_78' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_26, i32 40" [top.cpp:113]   --->   Operation 1147 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.90ns)   --->   "%icmp_ln113_79 = icmp_eq  i8 %tmp_86, i8 255" [top.cpp:113]   --->   Operation 1148 'icmp' 'icmp_ln113_79' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.90ns)   --->   "%icmp_ln113_80 = icmp_eq  i8 %tmp_86, i8 0" [top.cpp:113]   --->   Operation 1149 'icmp' 'icmp_ln113_80' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_159)   --->   "%select_ln113_130 = select i1 %and_ln113_156, i1 %icmp_ln113_79, i1 %icmp_ln113_80" [top.cpp:113]   --->   Operation 1150 'select' 'select_ln113_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_160)   --->   "%xor_ln113_131 = xor i1 %tmp_335, i1 1" [top.cpp:113]   --->   Operation 1151 'xor' 'xor_ln113_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_160)   --->   "%and_ln113_157 = and i1 %icmp_ln113_78, i1 %xor_ln113_131" [top.cpp:113]   --->   Operation 1152 'and' 'and_ln113_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_160)   --->   "%select_ln113_131 = select i1 %and_ln113_156, i1 %and_ln113_157, i1 %icmp_ln113_79" [top.cpp:113]   --->   Operation 1153 'select' 'select_ln113_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_53)   --->   "%and_ln113_158 = and i1 %and_ln113_156, i1 %icmp_ln113_79" [top.cpp:113]   --->   Operation 1154 'and' 'and_ln113_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_159)   --->   "%xor_ln113_132 = xor i1 %select_ln113_130, i1 1" [top.cpp:113]   --->   Operation 1155 'xor' 'xor_ln113_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_159)   --->   "%or_ln113_52 = or i1 %tmp_334, i1 %xor_ln113_132" [top.cpp:113]   --->   Operation 1156 'or' 'or_ln113_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_159)   --->   "%xor_ln113_133 = xor i1 %tmp_331, i1 1" [top.cpp:113]   --->   Operation 1157 'xor' 'xor_ln113_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1158 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_159 = and i1 %or_ln113_52, i1 %xor_ln113_133" [top.cpp:113]   --->   Operation 1158 'and' 'and_ln113_159' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_160 = and i1 %tmp_334, i1 %select_ln113_131" [top.cpp:113]   --->   Operation 1159 'and' 'and_ln113_160' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_53)   --->   "%or_ln113_90 = or i1 %and_ln113_158, i1 %and_ln113_160" [top.cpp:113]   --->   Operation 1160 'or' 'or_ln113_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_53)   --->   "%xor_ln113_134 = xor i1 %or_ln113_90, i1 1" [top.cpp:113]   --->   Operation 1161 'xor' 'xor_ln113_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_53)   --->   "%and_ln113_161 = and i1 %tmp_331, i1 %xor_ln113_134" [top.cpp:113]   --->   Operation 1162 'and' 'and_ln113_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_133)   --->   "%select_ln113_132 = select i1 %and_ln113_159, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1163 'select' 'select_ln113_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_53 = or i1 %and_ln113_159, i1 %and_ln113_161" [top.cpp:113]   --->   Operation 1164 'or' 'or_ln113_53' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1165 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_133 = select i1 %or_ln113_53, i24 %select_ln113_132, i24 %add_ln113_26" [top.cpp:113]   --->   Operation 1165 'select' 'select_ln113_133' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1166 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_116" [top.cpp:113]   --->   Operation 1166 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln113_54 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_138" [top.cpp:113]   --->   Operation 1167 'sext' 'sext_ln113_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.43ns)   --->   "%select_ln113_139 = select i1 %icmp_ln113_96, i24 %scale_59_reload_read, i24 %scale_27_reload_read" [top.cpp:113]   --->   Operation 1168 'select' 'select_ln113_139' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln113_55 = sext i24 %select_ln113_139" [top.cpp:113]   --->   Operation 1169 'sext' 'sext_ln113_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (3.38ns)   --->   "%mul_ln113_27 = mul i48 %sext_ln113_55, i48 %sext_ln113_54" [top.cpp:113]   --->   Operation 1170 'mul' 'mul_ln113_27' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_27, i32 47" [top.cpp:113]   --->   Operation 1171 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln113_26 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_27, i32 16, i32 39" [top.cpp:113]   --->   Operation 1172 'partselect' 'trunc_ln113_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_27, i32 15" [top.cpp:113]   --->   Operation 1173 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_162)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_27, i32 39" [top.cpp:113]   --->   Operation 1174 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln113_27 = zext i1 %tmp_337" [top.cpp:113]   --->   Operation 1175 'zext' 'zext_ln113_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (1.10ns)   --->   "%add_ln113_27 = add i24 %trunc_ln113_26, i24 %zext_ln113_27" [top.cpp:113]   --->   Operation 1176 'add' 'add_ln113_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_27, i32 23" [top.cpp:113]   --->   Operation 1177 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_162)   --->   "%xor_ln113_135 = xor i1 %tmp_339, i1 1" [top.cpp:113]   --->   Operation 1178 'xor' 'xor_ln113_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_162 = and i1 %tmp_338, i1 %xor_ln113_135" [top.cpp:113]   --->   Operation 1179 'and' 'and_ln113_162' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_166)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_27, i32 40" [top.cpp:113]   --->   Operation 1180 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_27, i32 41" [top.cpp:113]   --->   Operation 1181 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.89ns)   --->   "%icmp_ln113_81 = icmp_eq  i7 %tmp_87, i7 127" [top.cpp:113]   --->   Operation 1182 'icmp' 'icmp_ln113_81' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_27, i32 40" [top.cpp:113]   --->   Operation 1183 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.90ns)   --->   "%icmp_ln113_82 = icmp_eq  i8 %tmp_88, i8 255" [top.cpp:113]   --->   Operation 1184 'icmp' 'icmp_ln113_82' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.90ns)   --->   "%icmp_ln113_83 = icmp_eq  i8 %tmp_88, i8 0" [top.cpp:113]   --->   Operation 1185 'icmp' 'icmp_ln113_83' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_165)   --->   "%select_ln113_135 = select i1 %and_ln113_162, i1 %icmp_ln113_82, i1 %icmp_ln113_83" [top.cpp:113]   --->   Operation 1186 'select' 'select_ln113_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_166)   --->   "%xor_ln113_136 = xor i1 %tmp_340, i1 1" [top.cpp:113]   --->   Operation 1187 'xor' 'xor_ln113_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_166)   --->   "%and_ln113_163 = and i1 %icmp_ln113_81, i1 %xor_ln113_136" [top.cpp:113]   --->   Operation 1188 'and' 'and_ln113_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_166)   --->   "%select_ln113_136 = select i1 %and_ln113_162, i1 %and_ln113_163, i1 %icmp_ln113_82" [top.cpp:113]   --->   Operation 1189 'select' 'select_ln113_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_55)   --->   "%and_ln113_164 = and i1 %and_ln113_162, i1 %icmp_ln113_82" [top.cpp:113]   --->   Operation 1190 'and' 'and_ln113_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_165)   --->   "%xor_ln113_137 = xor i1 %select_ln113_135, i1 1" [top.cpp:113]   --->   Operation 1191 'xor' 'xor_ln113_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_165)   --->   "%or_ln113_54 = or i1 %tmp_339, i1 %xor_ln113_137" [top.cpp:113]   --->   Operation 1192 'or' 'or_ln113_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_165)   --->   "%xor_ln113_138 = xor i1 %tmp_336, i1 1" [top.cpp:113]   --->   Operation 1193 'xor' 'xor_ln113_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1194 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_165 = and i1 %or_ln113_54, i1 %xor_ln113_138" [top.cpp:113]   --->   Operation 1194 'and' 'and_ln113_165' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1195 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_166 = and i1 %tmp_339, i1 %select_ln113_136" [top.cpp:113]   --->   Operation 1195 'and' 'and_ln113_166' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_55)   --->   "%or_ln113_91 = or i1 %and_ln113_164, i1 %and_ln113_166" [top.cpp:113]   --->   Operation 1196 'or' 'or_ln113_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_55)   --->   "%xor_ln113_139 = xor i1 %or_ln113_91, i1 1" [top.cpp:113]   --->   Operation 1197 'xor' 'xor_ln113_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_55)   --->   "%and_ln113_167 = and i1 %tmp_336, i1 %xor_ln113_139" [top.cpp:113]   --->   Operation 1198 'and' 'and_ln113_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_138)   --->   "%select_ln113_137 = select i1 %and_ln113_165, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1199 'select' 'select_ln113_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1200 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_55 = or i1 %and_ln113_165, i1 %and_ln113_167" [top.cpp:113]   --->   Operation 1200 'or' 'or_ln113_55' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_138 = select i1 %or_ln113_55, i24 %select_ln113_137, i24 %add_ln113_27" [top.cpp:113]   --->   Operation 1201 'select' 'select_ln113_138' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1202 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_117" [top.cpp:113]   --->   Operation 1202 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln113_56 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_139" [top.cpp:113]   --->   Operation 1203 'sext' 'sext_ln113_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.43ns)   --->   "%select_ln113_144 = select i1 %icmp_ln113_96, i24 %scale_60_reload_read, i24 %scale_28_reload_read" [top.cpp:113]   --->   Operation 1204 'select' 'select_ln113_144' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln113_57 = sext i24 %select_ln113_144" [top.cpp:113]   --->   Operation 1205 'sext' 'sext_ln113_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (3.38ns)   --->   "%mul_ln113_28 = mul i48 %sext_ln113_57, i48 %sext_ln113_56" [top.cpp:113]   --->   Operation 1206 'mul' 'mul_ln113_28' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_28, i32 47" [top.cpp:113]   --->   Operation 1207 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln113_27 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_28, i32 16, i32 39" [top.cpp:113]   --->   Operation 1208 'partselect' 'trunc_ln113_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_28, i32 15" [top.cpp:113]   --->   Operation 1209 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_168)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_28, i32 39" [top.cpp:113]   --->   Operation 1210 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln113_28 = zext i1 %tmp_342" [top.cpp:113]   --->   Operation 1211 'zext' 'zext_ln113_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (1.10ns)   --->   "%add_ln113_28 = add i24 %trunc_ln113_27, i24 %zext_ln113_28" [top.cpp:113]   --->   Operation 1212 'add' 'add_ln113_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_28, i32 23" [top.cpp:113]   --->   Operation 1213 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_168)   --->   "%xor_ln113_140 = xor i1 %tmp_344, i1 1" [top.cpp:113]   --->   Operation 1214 'xor' 'xor_ln113_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1215 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_168 = and i1 %tmp_343, i1 %xor_ln113_140" [top.cpp:113]   --->   Operation 1215 'and' 'and_ln113_168' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_172)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_28, i32 40" [top.cpp:113]   --->   Operation 1216 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_28, i32 41" [top.cpp:113]   --->   Operation 1217 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.89ns)   --->   "%icmp_ln113_84 = icmp_eq  i7 %tmp_89, i7 127" [top.cpp:113]   --->   Operation 1218 'icmp' 'icmp_ln113_84' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_28, i32 40" [top.cpp:113]   --->   Operation 1219 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.90ns)   --->   "%icmp_ln113_85 = icmp_eq  i8 %tmp_90, i8 255" [top.cpp:113]   --->   Operation 1220 'icmp' 'icmp_ln113_85' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1221 [1/1] (0.90ns)   --->   "%icmp_ln113_86 = icmp_eq  i8 %tmp_90, i8 0" [top.cpp:113]   --->   Operation 1221 'icmp' 'icmp_ln113_86' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_171)   --->   "%select_ln113_140 = select i1 %and_ln113_168, i1 %icmp_ln113_85, i1 %icmp_ln113_86" [top.cpp:113]   --->   Operation 1222 'select' 'select_ln113_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_172)   --->   "%xor_ln113_141 = xor i1 %tmp_345, i1 1" [top.cpp:113]   --->   Operation 1223 'xor' 'xor_ln113_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_172)   --->   "%and_ln113_169 = and i1 %icmp_ln113_84, i1 %xor_ln113_141" [top.cpp:113]   --->   Operation 1224 'and' 'and_ln113_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_172)   --->   "%select_ln113_141 = select i1 %and_ln113_168, i1 %and_ln113_169, i1 %icmp_ln113_85" [top.cpp:113]   --->   Operation 1225 'select' 'select_ln113_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_57)   --->   "%and_ln113_170 = and i1 %and_ln113_168, i1 %icmp_ln113_85" [top.cpp:113]   --->   Operation 1226 'and' 'and_ln113_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_171)   --->   "%xor_ln113_142 = xor i1 %select_ln113_140, i1 1" [top.cpp:113]   --->   Operation 1227 'xor' 'xor_ln113_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_171)   --->   "%or_ln113_56 = or i1 %tmp_344, i1 %xor_ln113_142" [top.cpp:113]   --->   Operation 1228 'or' 'or_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_171)   --->   "%xor_ln113_143 = xor i1 %tmp_341, i1 1" [top.cpp:113]   --->   Operation 1229 'xor' 'xor_ln113_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1230 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_171 = and i1 %or_ln113_56, i1 %xor_ln113_143" [top.cpp:113]   --->   Operation 1230 'and' 'and_ln113_171' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1231 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_172 = and i1 %tmp_344, i1 %select_ln113_141" [top.cpp:113]   --->   Operation 1231 'and' 'and_ln113_172' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_57)   --->   "%or_ln113_92 = or i1 %and_ln113_170, i1 %and_ln113_172" [top.cpp:113]   --->   Operation 1232 'or' 'or_ln113_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_57)   --->   "%xor_ln113_144 = xor i1 %or_ln113_92, i1 1" [top.cpp:113]   --->   Operation 1233 'xor' 'xor_ln113_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_57)   --->   "%and_ln113_173 = and i1 %tmp_341, i1 %xor_ln113_144" [top.cpp:113]   --->   Operation 1234 'and' 'and_ln113_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_143)   --->   "%select_ln113_142 = select i1 %and_ln113_171, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1235 'select' 'select_ln113_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_57 = or i1 %and_ln113_171, i1 %and_ln113_173" [top.cpp:113]   --->   Operation 1236 'or' 'or_ln113_57' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_143 = select i1 %or_ln113_57, i24 %select_ln113_142, i24 %add_ln113_28" [top.cpp:113]   --->   Operation 1237 'select' 'select_ln113_143' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1238 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_118" [top.cpp:113]   --->   Operation 1238 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln113_58 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_140" [top.cpp:113]   --->   Operation 1239 'sext' 'sext_ln113_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.43ns)   --->   "%select_ln113_149 = select i1 %icmp_ln113_96, i24 %scale_61_reload_read, i24 %scale_29_reload_read" [top.cpp:113]   --->   Operation 1240 'select' 'select_ln113_149' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln113_59 = sext i24 %select_ln113_149" [top.cpp:113]   --->   Operation 1241 'sext' 'sext_ln113_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (3.38ns)   --->   "%mul_ln113_29 = mul i48 %sext_ln113_59, i48 %sext_ln113_58" [top.cpp:113]   --->   Operation 1242 'mul' 'mul_ln113_29' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_29, i32 47" [top.cpp:113]   --->   Operation 1243 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%trunc_ln113_28 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_29, i32 16, i32 39" [top.cpp:113]   --->   Operation 1244 'partselect' 'trunc_ln113_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_29, i32 15" [top.cpp:113]   --->   Operation 1245 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_174)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_29, i32 39" [top.cpp:113]   --->   Operation 1246 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln113_29 = zext i1 %tmp_347" [top.cpp:113]   --->   Operation 1247 'zext' 'zext_ln113_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (1.10ns)   --->   "%add_ln113_29 = add i24 %trunc_ln113_28, i24 %zext_ln113_29" [top.cpp:113]   --->   Operation 1248 'add' 'add_ln113_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_29, i32 23" [top.cpp:113]   --->   Operation 1249 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_174)   --->   "%xor_ln113_145 = xor i1 %tmp_349, i1 1" [top.cpp:113]   --->   Operation 1250 'xor' 'xor_ln113_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_174 = and i1 %tmp_348, i1 %xor_ln113_145" [top.cpp:113]   --->   Operation 1251 'and' 'and_ln113_174' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_178)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_29, i32 40" [top.cpp:113]   --->   Operation 1252 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_29, i32 41" [top.cpp:113]   --->   Operation 1253 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.89ns)   --->   "%icmp_ln113_87 = icmp_eq  i7 %tmp_91, i7 127" [top.cpp:113]   --->   Operation 1254 'icmp' 'icmp_ln113_87' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_29, i32 40" [top.cpp:113]   --->   Operation 1255 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.90ns)   --->   "%icmp_ln113_88 = icmp_eq  i8 %tmp_92, i8 255" [top.cpp:113]   --->   Operation 1256 'icmp' 'icmp_ln113_88' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1257 [1/1] (0.90ns)   --->   "%icmp_ln113_89 = icmp_eq  i8 %tmp_92, i8 0" [top.cpp:113]   --->   Operation 1257 'icmp' 'icmp_ln113_89' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_177)   --->   "%select_ln113_145 = select i1 %and_ln113_174, i1 %icmp_ln113_88, i1 %icmp_ln113_89" [top.cpp:113]   --->   Operation 1258 'select' 'select_ln113_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_178)   --->   "%xor_ln113_146 = xor i1 %tmp_350, i1 1" [top.cpp:113]   --->   Operation 1259 'xor' 'xor_ln113_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_178)   --->   "%and_ln113_175 = and i1 %icmp_ln113_87, i1 %xor_ln113_146" [top.cpp:113]   --->   Operation 1260 'and' 'and_ln113_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_178)   --->   "%select_ln113_146 = select i1 %and_ln113_174, i1 %and_ln113_175, i1 %icmp_ln113_88" [top.cpp:113]   --->   Operation 1261 'select' 'select_ln113_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_59)   --->   "%and_ln113_176 = and i1 %and_ln113_174, i1 %icmp_ln113_88" [top.cpp:113]   --->   Operation 1262 'and' 'and_ln113_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_177)   --->   "%xor_ln113_147 = xor i1 %select_ln113_145, i1 1" [top.cpp:113]   --->   Operation 1263 'xor' 'xor_ln113_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_177)   --->   "%or_ln113_58 = or i1 %tmp_349, i1 %xor_ln113_147" [top.cpp:113]   --->   Operation 1264 'or' 'or_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_177)   --->   "%xor_ln113_148 = xor i1 %tmp_346, i1 1" [top.cpp:113]   --->   Operation 1265 'xor' 'xor_ln113_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1266 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_177 = and i1 %or_ln113_58, i1 %xor_ln113_148" [top.cpp:113]   --->   Operation 1266 'and' 'and_ln113_177' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_178 = and i1 %tmp_349, i1 %select_ln113_146" [top.cpp:113]   --->   Operation 1267 'and' 'and_ln113_178' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_59)   --->   "%or_ln113_93 = or i1 %and_ln113_176, i1 %and_ln113_178" [top.cpp:113]   --->   Operation 1268 'or' 'or_ln113_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_59)   --->   "%xor_ln113_149 = xor i1 %or_ln113_93, i1 1" [top.cpp:113]   --->   Operation 1269 'xor' 'xor_ln113_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_59)   --->   "%and_ln113_179 = and i1 %tmp_346, i1 %xor_ln113_149" [top.cpp:113]   --->   Operation 1270 'and' 'and_ln113_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_148)   --->   "%select_ln113_147 = select i1 %and_ln113_177, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1271 'select' 'select_ln113_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1272 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_59 = or i1 %and_ln113_177, i1 %and_ln113_179" [top.cpp:113]   --->   Operation 1272 'or' 'or_ln113_59' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_148 = select i1 %or_ln113_59, i24 %select_ln113_147, i24 %add_ln113_29" [top.cpp:113]   --->   Operation 1273 'select' 'select_ln113_148' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1274 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_119" [top.cpp:113]   --->   Operation 1274 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln113_60 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_141" [top.cpp:113]   --->   Operation 1275 'sext' 'sext_ln113_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.43ns)   --->   "%select_ln113_154 = select i1 %icmp_ln113_96, i24 %scale_62_reload_read, i24 %scale_30_reload_read" [top.cpp:113]   --->   Operation 1276 'select' 'select_ln113_154' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln113_61 = sext i24 %select_ln113_154" [top.cpp:113]   --->   Operation 1277 'sext' 'sext_ln113_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (3.38ns)   --->   "%mul_ln113_30 = mul i48 %sext_ln113_61, i48 %sext_ln113_60" [top.cpp:113]   --->   Operation 1278 'mul' 'mul_ln113_30' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_30, i32 47" [top.cpp:113]   --->   Operation 1279 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln113_29 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_30, i32 16, i32 39" [top.cpp:113]   --->   Operation 1280 'partselect' 'trunc_ln113_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_30, i32 15" [top.cpp:113]   --->   Operation 1281 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_180)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_30, i32 39" [top.cpp:113]   --->   Operation 1282 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln113_30 = zext i1 %tmp_352" [top.cpp:113]   --->   Operation 1283 'zext' 'zext_ln113_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (1.10ns)   --->   "%add_ln113_30 = add i24 %trunc_ln113_29, i24 %zext_ln113_30" [top.cpp:113]   --->   Operation 1284 'add' 'add_ln113_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_30, i32 23" [top.cpp:113]   --->   Operation 1285 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_180)   --->   "%xor_ln113_150 = xor i1 %tmp_354, i1 1" [top.cpp:113]   --->   Operation 1286 'xor' 'xor_ln113_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_180 = and i1 %tmp_353, i1 %xor_ln113_150" [top.cpp:113]   --->   Operation 1287 'and' 'and_ln113_180' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_184)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_30, i32 40" [top.cpp:113]   --->   Operation 1288 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_30, i32 41" [top.cpp:113]   --->   Operation 1289 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (0.89ns)   --->   "%icmp_ln113_90 = icmp_eq  i7 %tmp_93, i7 127" [top.cpp:113]   --->   Operation 1290 'icmp' 'icmp_ln113_90' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_30, i32 40" [top.cpp:113]   --->   Operation 1291 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.90ns)   --->   "%icmp_ln113_91 = icmp_eq  i8 %tmp_94, i8 255" [top.cpp:113]   --->   Operation 1292 'icmp' 'icmp_ln113_91' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (0.90ns)   --->   "%icmp_ln113_92 = icmp_eq  i8 %tmp_94, i8 0" [top.cpp:113]   --->   Operation 1293 'icmp' 'icmp_ln113_92' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_183)   --->   "%select_ln113_150 = select i1 %and_ln113_180, i1 %icmp_ln113_91, i1 %icmp_ln113_92" [top.cpp:113]   --->   Operation 1294 'select' 'select_ln113_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_184)   --->   "%xor_ln113_151 = xor i1 %tmp_355, i1 1" [top.cpp:113]   --->   Operation 1295 'xor' 'xor_ln113_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_184)   --->   "%and_ln113_181 = and i1 %icmp_ln113_90, i1 %xor_ln113_151" [top.cpp:113]   --->   Operation 1296 'and' 'and_ln113_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_184)   --->   "%select_ln113_151 = select i1 %and_ln113_180, i1 %and_ln113_181, i1 %icmp_ln113_91" [top.cpp:113]   --->   Operation 1297 'select' 'select_ln113_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_61)   --->   "%and_ln113_182 = and i1 %and_ln113_180, i1 %icmp_ln113_91" [top.cpp:113]   --->   Operation 1298 'and' 'and_ln113_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_183)   --->   "%xor_ln113_152 = xor i1 %select_ln113_150, i1 1" [top.cpp:113]   --->   Operation 1299 'xor' 'xor_ln113_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_183)   --->   "%or_ln113_60 = or i1 %tmp_354, i1 %xor_ln113_152" [top.cpp:113]   --->   Operation 1300 'or' 'or_ln113_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_183)   --->   "%xor_ln113_153 = xor i1 %tmp_351, i1 1" [top.cpp:113]   --->   Operation 1301 'xor' 'xor_ln113_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1302 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_183 = and i1 %or_ln113_60, i1 %xor_ln113_153" [top.cpp:113]   --->   Operation 1302 'and' 'and_ln113_183' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1303 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_184 = and i1 %tmp_354, i1 %select_ln113_151" [top.cpp:113]   --->   Operation 1303 'and' 'and_ln113_184' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_61)   --->   "%or_ln113_94 = or i1 %and_ln113_182, i1 %and_ln113_184" [top.cpp:113]   --->   Operation 1304 'or' 'or_ln113_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_61)   --->   "%xor_ln113_154 = xor i1 %or_ln113_94, i1 1" [top.cpp:113]   --->   Operation 1305 'xor' 'xor_ln113_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_61)   --->   "%and_ln113_185 = and i1 %tmp_351, i1 %xor_ln113_154" [top.cpp:113]   --->   Operation 1306 'and' 'and_ln113_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_153)   --->   "%select_ln113_152 = select i1 %and_ln113_183, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1307 'select' 'select_ln113_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_61 = or i1 %and_ln113_183, i1 %and_ln113_185" [top.cpp:113]   --->   Operation 1308 'or' 'or_ln113_61' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_153 = select i1 %or_ln113_61, i24 %select_ln113_152, i24 %add_ln113_30" [top.cpp:113]   --->   Operation 1309 'select' 'select_ln113_153' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1310 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142 = load i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_120" [top.cpp:113]   --->   Operation 1310 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln113_62 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_142" [top.cpp:113]   --->   Operation 1311 'sext' 'sext_ln113_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (0.43ns)   --->   "%select_ln113_159 = select i1 %icmp_ln113_96, i24 %scale_63_reload_read, i24 %scale_31_reload_read" [top.cpp:113]   --->   Operation 1312 'select' 'select_ln113_159' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln113_63 = sext i24 %select_ln113_159" [top.cpp:113]   --->   Operation 1313 'sext' 'sext_ln113_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (3.38ns)   --->   "%mul_ln113_31 = mul i48 %sext_ln113_63, i48 %sext_ln113_62" [top.cpp:113]   --->   Operation 1314 'mul' 'mul_ln113_31' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_31, i32 47" [top.cpp:113]   --->   Operation 1315 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln113_30 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln113_31, i32 16, i32 39" [top.cpp:113]   --->   Operation 1316 'partselect' 'trunc_ln113_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_31, i32 15" [top.cpp:113]   --->   Operation 1317 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_186)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_31, i32 39" [top.cpp:113]   --->   Operation 1318 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln113_31 = zext i1 %tmp_357" [top.cpp:113]   --->   Operation 1319 'zext' 'zext_ln113_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (1.10ns)   --->   "%add_ln113_31 = add i24 %trunc_ln113_30, i24 %zext_ln113_31" [top.cpp:113]   --->   Operation 1320 'add' 'add_ln113_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln113_31, i32 23" [top.cpp:113]   --->   Operation 1321 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_186)   --->   "%xor_ln113_155 = xor i1 %tmp_359, i1 1" [top.cpp:113]   --->   Operation 1322 'xor' 'xor_ln113_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1323 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_186 = and i1 %tmp_358, i1 %xor_ln113_155" [top.cpp:113]   --->   Operation 1323 'and' 'and_ln113_186' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_190)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln113_31, i32 40" [top.cpp:113]   --->   Operation 1324 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln113_31, i32 41" [top.cpp:113]   --->   Operation 1325 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1326 [1/1] (0.89ns)   --->   "%icmp_ln113_93 = icmp_eq  i7 %tmp_95, i7 127" [top.cpp:113]   --->   Operation 1326 'icmp' 'icmp_ln113_93' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln113_31, i32 40" [top.cpp:113]   --->   Operation 1327 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.90ns)   --->   "%icmp_ln113_94 = icmp_eq  i8 %tmp_96, i8 255" [top.cpp:113]   --->   Operation 1328 'icmp' 'icmp_ln113_94' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.90ns)   --->   "%icmp_ln113_95 = icmp_eq  i8 %tmp_96, i8 0" [top.cpp:113]   --->   Operation 1329 'icmp' 'icmp_ln113_95' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_189)   --->   "%select_ln113_155 = select i1 %and_ln113_186, i1 %icmp_ln113_94, i1 %icmp_ln113_95" [top.cpp:113]   --->   Operation 1330 'select' 'select_ln113_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_190)   --->   "%xor_ln113_156 = xor i1 %tmp_360, i1 1" [top.cpp:113]   --->   Operation 1331 'xor' 'xor_ln113_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_190)   --->   "%and_ln113_187 = and i1 %icmp_ln113_93, i1 %xor_ln113_156" [top.cpp:113]   --->   Operation 1332 'and' 'and_ln113_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_190)   --->   "%select_ln113_156 = select i1 %and_ln113_186, i1 %and_ln113_187, i1 %icmp_ln113_94" [top.cpp:113]   --->   Operation 1333 'select' 'select_ln113_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_63)   --->   "%and_ln113_188 = and i1 %and_ln113_186, i1 %icmp_ln113_94" [top.cpp:113]   --->   Operation 1334 'and' 'and_ln113_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_189)   --->   "%xor_ln113_157 = xor i1 %select_ln113_155, i1 1" [top.cpp:113]   --->   Operation 1335 'xor' 'xor_ln113_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_189)   --->   "%or_ln113_62 = or i1 %tmp_359, i1 %xor_ln113_157" [top.cpp:113]   --->   Operation 1336 'or' 'or_ln113_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_189)   --->   "%xor_ln113_158 = xor i1 %tmp_356, i1 1" [top.cpp:113]   --->   Operation 1337 'xor' 'xor_ln113_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_189 = and i1 %or_ln113_62, i1 %xor_ln113_158" [top.cpp:113]   --->   Operation 1338 'and' 'and_ln113_189' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113_190 = and i1 %tmp_359, i1 %select_ln113_156" [top.cpp:113]   --->   Operation 1339 'and' 'and_ln113_190' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_63)   --->   "%or_ln113_95 = or i1 %and_ln113_188, i1 %and_ln113_190" [top.cpp:113]   --->   Operation 1340 'or' 'or_ln113_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_63)   --->   "%xor_ln113_159 = xor i1 %or_ln113_95, i1 1" [top.cpp:113]   --->   Operation 1341 'xor' 'xor_ln113_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node or_ln113_63)   --->   "%and_ln113_191 = and i1 %tmp_356, i1 %xor_ln113_159" [top.cpp:113]   --->   Operation 1342 'and' 'and_ln113_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_158)   --->   "%select_ln113_157 = select i1 %and_ln113_189, i24 8388607, i24 8388608" [top.cpp:113]   --->   Operation 1343 'select' 'select_ln113_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1344 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln113_63 = or i1 %and_ln113_189, i1 %and_ln113_191" [top.cpp:113]   --->   Operation 1344 'or' 'or_ln113_63' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln113_158 = select i1 %or_ln113_63, i24 %select_ln113_157, i24 %add_ln113_31" [top.cpp:113]   --->   Operation 1345 'select' 'select_ln113_158' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 1414 'ret' 'ret_ln0' <Predicate = (icmp_ln105)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 1346 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_105_10_VITIS_LOOP_107_11_str"   --->   Operation 1346 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 1347 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [top.cpp:109]   --->   Operation 1348 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1349 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1350 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1351 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1352 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1353 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1354 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1355 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1356 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1357 'getelementptr' 'C_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1358 'getelementptr' 'C_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i24 %C_10, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1359 'getelementptr' 'C_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i24 %C_11, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1360 'getelementptr' 'C_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i24 %C_12, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1361 'getelementptr' 'C_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i24 %C_13, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1362 'getelementptr' 'C_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i24 %C_14, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1363 'getelementptr' 'C_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i24 %C_15, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1364 'getelementptr' 'C_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%C_16_addr = getelementptr i24 %C_16, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1365 'getelementptr' 'C_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.00ns)   --->   "%C_17_addr = getelementptr i24 %C_17, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1366 'getelementptr' 'C_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns)   --->   "%C_18_addr = getelementptr i24 %C_18, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1367 'getelementptr' 'C_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (0.00ns)   --->   "%C_19_addr = getelementptr i24 %C_19, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1368 'getelementptr' 'C_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1369 [1/1] (0.00ns)   --->   "%C_20_addr = getelementptr i24 %C_20, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1369 'getelementptr' 'C_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (0.00ns)   --->   "%C_21_addr = getelementptr i24 %C_21, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1370 'getelementptr' 'C_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns)   --->   "%C_22_addr = getelementptr i24 %C_22, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1371 'getelementptr' 'C_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (0.00ns)   --->   "%C_23_addr = getelementptr i24 %C_23, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1372 'getelementptr' 'C_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%C_24_addr = getelementptr i24 %C_24, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1373 'getelementptr' 'C_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.00ns)   --->   "%C_25_addr = getelementptr i24 %C_25, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1374 'getelementptr' 'C_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (0.00ns)   --->   "%C_26_addr = getelementptr i24 %C_26, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1375 'getelementptr' 'C_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%C_27_addr = getelementptr i24 %C_27, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1376 'getelementptr' 'C_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%C_28_addr = getelementptr i24 %C_28, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1377 'getelementptr' 'C_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns)   --->   "%C_29_addr = getelementptr i24 %C_29, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1378 'getelementptr' 'C_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.00ns)   --->   "%C_30_addr = getelementptr i24 %C_30, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1379 'getelementptr' 'C_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (0.00ns)   --->   "%C_31_addr = getelementptr i24 %C_31, i64 0, i64 %zext_ln113_32" [top.cpp:113]   --->   Operation 1380 'getelementptr' 'C_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1381 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_3, i9 %C_0_addr" [top.cpp:113]   --->   Operation 1381 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1382 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_8, i9 %C_1_addr" [top.cpp:113]   --->   Operation 1382 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1383 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_13, i9 %C_2_addr" [top.cpp:113]   --->   Operation 1383 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1384 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_18, i9 %C_3_addr" [top.cpp:113]   --->   Operation 1384 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1385 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_23, i9 %C_4_addr" [top.cpp:113]   --->   Operation 1385 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1386 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_28, i9 %C_5_addr" [top.cpp:113]   --->   Operation 1386 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1387 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_33, i9 %C_6_addr" [top.cpp:113]   --->   Operation 1387 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1388 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_38, i9 %C_7_addr" [top.cpp:113]   --->   Operation 1388 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1389 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_43, i9 %C_8_addr" [top.cpp:113]   --->   Operation 1389 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1390 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_48, i9 %C_9_addr" [top.cpp:113]   --->   Operation 1390 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1391 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_53, i9 %C_10_addr" [top.cpp:113]   --->   Operation 1391 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1392 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_58, i9 %C_11_addr" [top.cpp:113]   --->   Operation 1392 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1393 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_63, i9 %C_12_addr" [top.cpp:113]   --->   Operation 1393 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1394 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_68, i9 %C_13_addr" [top.cpp:113]   --->   Operation 1394 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1395 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_73, i9 %C_14_addr" [top.cpp:113]   --->   Operation 1395 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1396 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_78, i9 %C_15_addr" [top.cpp:113]   --->   Operation 1396 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1397 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_83, i9 %C_16_addr" [top.cpp:113]   --->   Operation 1397 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1398 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_88, i9 %C_17_addr" [top.cpp:113]   --->   Operation 1398 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1399 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_93, i9 %C_18_addr" [top.cpp:113]   --->   Operation 1399 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1400 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_98, i9 %C_19_addr" [top.cpp:113]   --->   Operation 1400 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1401 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_103, i9 %C_20_addr" [top.cpp:113]   --->   Operation 1401 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1402 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_108, i9 %C_21_addr" [top.cpp:113]   --->   Operation 1402 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1403 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_113, i9 %C_22_addr" [top.cpp:113]   --->   Operation 1403 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1404 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_118, i9 %C_23_addr" [top.cpp:113]   --->   Operation 1404 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1405 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_123, i9 %C_24_addr" [top.cpp:113]   --->   Operation 1405 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1406 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_128, i9 %C_25_addr" [top.cpp:113]   --->   Operation 1406 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1407 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_133, i9 %C_26_addr" [top.cpp:113]   --->   Operation 1407 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1408 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_138, i9 %C_27_addr" [top.cpp:113]   --->   Operation 1408 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1409 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_143, i9 %C_28_addr" [top.cpp:113]   --->   Operation 1409 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1410 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_148, i9 %C_29_addr" [top.cpp:113]   --->   Operation 1410 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1411 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_153, i9 %C_30_addr" [top.cpp:113]   --->   Operation 1411 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1412 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln113 = store i24 %select_ln113_158, i9 %C_31_addr" [top.cpp:113]   --->   Operation 1412 'store' 'store_ln113' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 1413 [1/1] (0.00ns)   --->   "%br_ln107 = br void %VITIS_LOOP_110_12" [top.cpp:107]   --->   Operation 1413 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln105', top.cpp:105) of constant 0 on local variable 'i', top.cpp:105 [229]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:105) on local variable 'i', top.cpp:105 [239]  (0.000 ns)
	'add' operation 9 bit ('add_ln105', top.cpp:105) [241]  (0.921 ns)
	'select' operation 9 bit ('select_ln105_1', top.cpp:105) [247]  (0.458 ns)
	'getelementptr' operation 9 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr', top.cpp:113) [275]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:113) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [317]  (1.352 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:113) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [317]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln113', top.cpp:113) [322]  (3.387 ns)
	'add' operation 24 bit ('add_ln113', top.cpp:113) [328]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln113', top.cpp:113) [330]  (0.000 ns)
	'and' operation 1 bit ('and_ln113', top.cpp:113) [331]  (0.331 ns)
	'select' operation 1 bit ('select_ln113', top.cpp:113) [338]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln113_2', top.cpp:113) [343]  (0.000 ns)
	'or' operation 1 bit ('or_ln113', top.cpp:113) [344]  (0.000 ns)
	'and' operation 1 bit ('and_ln113_3', top.cpp:113) [346]  (0.331 ns)
	'or' operation 1 bit ('or_ln113_1', top.cpp:113) [352]  (0.331 ns)
	'select' operation 24 bit ('select_ln113_3', top.cpp:113) [353]  (0.435 ns)

 <State 3>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('C_0_addr', top.cpp:113) [285]  (0.000 ns)
	'store' operation 0 bit ('store_ln113', top.cpp:113) of variable 'select_ln113_3', top.cpp:113 on array 'C_0' [354]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
