Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  4 14:01:15 2024
| Host         : LAPTOP-SPD6746K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file neuron_timing_summary_routed.rpt -pb neuron_timing_summary_routed.pb -rpx neuron_timing_summary_routed.rpx -warn_on_violation
| Design       : neuron
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.853      -29.400                     60                  237        0.146        0.000                      0                  237        0.116        0.000                       0                    70  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -0.853      -29.400                     60                  237        0.146        0.000                      0                  237        0.116        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           60  Failing Endpoints,  Worst Slack       -0.853ns,  Total Violation      -29.400ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 2.087ns (45.203%)  route 2.530ns (54.797%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.655     4.985    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.518     5.503 r  sum_reg[17]/Q
                         net (fo=3, routed)           0.500     6.004    sum[17]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.584 r  comboAdd_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.584    comboAdd_i_41_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.698 r  comboAdd_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.698    comboAdd_i_40_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  comboAdd_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.812    comboAdd_i_39_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 r  comboAdd_i_35/O[1]
                         net (fo=3, routed)           0.490     7.636    p_2_in
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.303     7.939 r  comboAdd_i_38_replica/O
                         net (fo=27, routed)          0.974     8.913    comboAdd_i_38_n_0_repN
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     9.037 r  comboAdd_i_31/O
                         net (fo=2, routed)           0.566     9.602    p_1_in__0[3]
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.573     8.560    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.458     9.018    
                         clock uncertainty           -0.035     8.983    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[3])
                                                     -0.233     8.750    comboAdd
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 2.463ns (54.865%)  route 2.026ns (45.135%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.746     5.076    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.291 r  comboAdd/P[31]
                         net (fo=17, routed)          0.735     8.026    p_4_in
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.150 r  comboAdd_i_37_replica/O
                         net (fo=24, routed)          0.592     8.743    comboAdd_i_37_n_0_repN
    SLICE_X33Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.867 r  comboAdd_i_29_comp/O
                         net (fo=2, routed)           0.699     9.565    p_1_in__0[5]
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.573     8.560    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.516     9.076    
                         clock uncertainty           -0.035     9.041    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.233     8.808    comboAdd
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 2.463ns (53.755%)  route 2.119ns (46.245%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 8.471 - 4.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.746     5.076    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.291 r  comboAdd/P[31]
                         net (fo=17, routed)          0.798     8.089    p_4_in
    SLICE_X35Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.213 r  comboAdd_i_37/O
                         net (fo=3, routed)           0.682     8.895    comboAdd_i_37_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.019 r  comboAdd_i_6_comp/O
                         net (fo=2, routed)           0.639     9.658    p_1_in__0[28]
    SLICE_X34Y51         FDRE                                         r  sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     8.471    clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  sum_reg[28]/C
                         clock pessimism              0.491     8.961    
                         clock uncertainty           -0.035     8.926    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)       -0.013     8.913    sum_reg[28]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.741ns  (required time - arrival time)
  Source:                 sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 2.087ns (46.327%)  route 2.418ns (53.673%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.655     4.985    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.518     5.503 r  sum_reg[17]/Q
                         net (fo=3, routed)           0.500     6.004    sum[17]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.584 r  comboAdd_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.584    comboAdd_i_41_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.698 r  comboAdd_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.698    comboAdd_i_40_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  comboAdd_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.812    comboAdd_i_39_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 r  comboAdd_i_35/O[1]
                         net (fo=3, routed)           0.490     7.636    p_2_in
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.303     7.939 r  comboAdd_i_38_replica/O
                         net (fo=27, routed)          1.027     8.966    comboAdd_i_38_n_0_repN
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.124     9.090 r  comboAdd_i_34/O
                         net (fo=2, routed)           0.401     9.490    p_1_in__0[0]
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.573     8.560    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.458     9.018    
                         clock uncertainty           -0.035     8.983    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -0.233     8.750    comboAdd
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 -0.741    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 2.087ns (46.398%)  route 2.411ns (53.602%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.655     4.985    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.518     5.503 r  sum_reg[17]/Q
                         net (fo=3, routed)           0.500     6.004    sum[17]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.584 r  comboAdd_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.584    comboAdd_i_41_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.698 r  comboAdd_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.698    comboAdd_i_40_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  comboAdd_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.812    comboAdd_i_39_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 r  comboAdd_i_35/O[1]
                         net (fo=3, routed)           0.490     7.636    p_2_in
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.303     7.939 r  comboAdd_i_38_replica/O
                         net (fo=27, routed)          1.032     8.970    comboAdd_i_38_n_0_repN
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.094 r  comboAdd_i_11_comp/O
                         net (fo=2, routed)           0.389     9.484    p_1_in__0[23]
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.573     8.560    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.458     9.018    
                         clock uncertainty           -0.035     8.983    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.233     8.750    comboAdd
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 2.463ns (55.595%)  route 1.967ns (44.405%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.746     5.076    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.291 r  comboAdd/P[31]
                         net (fo=17, routed)          0.714     8.005    p_4_in
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.129 r  comboAdd_i_36_replica/O
                         net (fo=17, routed)          0.876     9.005    comboAdd_i_36_n_0_repN
    SLICE_X34Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.129 r  comboAdd_i_7/O
                         net (fo=2, routed)           0.378     9.506    p_1_in__0[27]
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.573     8.560    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.516     9.076    
                         clock uncertainty           -0.035     9.041    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -0.233     8.808    comboAdd
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                 -0.699    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 sum_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 2.005ns (44.030%)  route 2.549ns (55.970%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 8.470 - 4.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.656     4.986    clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sum_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  sum_reg[23]/Q
                         net (fo=2, routed)           0.582     6.024    sum[23]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  comboAdd_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.698    comboAdd_i_40_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  comboAdd_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.812    comboAdd_i_39_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 r  comboAdd_i_35/O[1]
                         net (fo=3, routed)           0.490     7.636    p_2_in
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.303     7.939 r  comboAdd_i_38_replica/O
                         net (fo=27, routed)          0.918     8.857    comboAdd_i_38_n_0_repN
    SLICE_X35Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.981 r  comboAdd_i_16_comp/O
                         net (fo=2, routed)           0.559     9.540    p_1_in__0[18]
    SLICE_X38Y51         FDRE                                         r  sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.483     8.470    clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  sum_reg[18]/C
                         clock pessimism              0.458     8.927    
                         clock uncertainty           -0.035     8.892    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.031     8.861    sum_reg[18]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 2.463ns (55.239%)  route 1.996ns (44.761%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 8.471 - 4.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.746     5.076    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.291 r  comboAdd/P[31]
                         net (fo=17, routed)          0.735     8.026    p_4_in
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.150 r  comboAdd_i_37_replica/O
                         net (fo=24, routed)          0.706     8.856    comboAdd_i_37_n_0_repN
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.980 r  comboAdd_i_28_comp/O
                         net (fo=2, routed)           0.555     9.535    p_1_in__0[6]
    SLICE_X35Y52         FDRE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     8.471    clk_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  sum_reg[6]/C
                         clock pessimism              0.491     8.961    
                         clock uncertainty           -0.035     8.926    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.062     8.864    sum_reg[6]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 comboAdd/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 2.463ns (55.965%)  route 1.938ns (44.035%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.746     5.076    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      2.215     7.291 r  comboAdd/P[31]
                         net (fo=17, routed)          0.735     8.026    p_4_in
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.150 r  comboAdd_i_37_replica/O
                         net (fo=24, routed)          0.686     8.837    comboAdd_i_37_n_0_repN
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.961 r  comboAdd_i_14/O
                         net (fo=2, routed)           0.516     9.477    p_1_in__0[20]
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.573     8.560    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.516     9.076    
                         clock uncertainty           -0.035     9.041    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -0.233     8.808    comboAdd
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            comboAdd/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 2.087ns (47.089%)  route 2.345ns (52.911%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.655     4.985    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.518     5.503 r  sum_reg[17]/Q
                         net (fo=3, routed)           0.500     6.004    sum[17]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.584 r  comboAdd_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.584    comboAdd_i_41_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.698 r  comboAdd_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.698    comboAdd_i_40_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  comboAdd_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.812    comboAdd_i_39_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 r  comboAdd_i_35/O[1]
                         net (fo=3, routed)           0.490     7.636    p_2_in
    SLICE_X34Y53         LUT3 (Prop_lut3_I1_O)        0.303     7.939 r  comboAdd_i_38_replica/O
                         net (fo=27, routed)          0.968     8.906    comboAdd_i_38_n_0_repN
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.030 r  comboAdd_i_18/O
                         net (fo=2, routed)           0.387     9.418    p_1_in__0[16]
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    U7                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     4.924 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.987 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.573     8.560    clk_IBUF_BUFG
    DSP48_X2Y20          DSP48E1                                      r  comboAdd/CLK
                         clock pessimism              0.458     9.018    
                         clock uncertainty           -0.035     8.983    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -0.233     8.750    comboAdd
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 -0.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ReLUinst.s1/out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.937%)  route 0.328ns (61.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.558     1.533    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sum_reg[17]/Q
                         net (fo=3, routed)           0.328     2.025    ReLUinst.s1/Q[5]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.070 r  ReLUinst.s1/out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.070    ReLUinst.s1/out[5]_i_1_n_0
    SLICE_X36Y49         FDSE                                         r  ReLUinst.s1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     2.052    ReLUinst.s1/clk
    SLICE_X36Y49         FDSE                                         r  ReLUinst.s1/out_reg[5]/C
                         clock pessimism             -0.249     1.803    
    SLICE_X36Y49         FDSE (Hold_fdse_C_D)         0.120     1.923    ReLUinst.s1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ReLUinst.s1/out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.207ns (36.826%)  route 0.355ns (63.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.534    clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  sum_reg[18]/Q
                         net (fo=2, routed)           0.355     2.053    ReLUinst.s1/Q[6]
    SLICE_X36Y49         LUT2 (Prop_lut2_I0_O)        0.043     2.096 r  ReLUinst.s1/out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.096    ReLUinst.s1/out[6]_i_1_n_0
    SLICE_X36Y49         FDSE                                         r  ReLUinst.s1/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     2.052    ReLUinst.s1/clk
    SLICE_X36Y49         FDSE                                         r  ReLUinst.s1/out_reg[6]/C
                         clock pessimism             -0.249     1.803    
    SLICE_X36Y49         FDSE (Hold_fdse_C_D)         0.131     1.934    ReLUinst.s1/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sum_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ReLUinst.s1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.577%)  route 0.333ns (61.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.536    clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  sum_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  sum_reg[27]/Q
                         net (fo=3, routed)           0.333     2.033    ReLUinst.s1/Q[15]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.078 r  ReLUinst.s1/out[15]_i_2/O
                         net (fo=1, routed)           0.000     2.078    ReLUinst.s1/out[15]_i_2_n_0
    SLICE_X35Y49         FDRE                                         r  ReLUinst.s1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     2.053    ReLUinst.s1/clk
    SLICE_X35Y49         FDRE                                         r  ReLUinst.s1/out_reg[15]/C
                         clock pessimism             -0.249     1.804    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.091     1.895    ReLUinst.s1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            outvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.536    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  sigValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sigValid_reg/Q
                         net (fo=2, routed)           0.113     1.790    sigValid
    SLICE_X33Y51         FDRE                                         r  outvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     2.052    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  outvalid_reg/C
                         clock pessimism             -0.516     1.536    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.070     1.606    outvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 muxValid_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muxValid_f_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.536    clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  muxValid_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  muxValid_d_reg/Q
                         net (fo=1, routed)           0.059     1.743    muxValid_d
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.098     1.841 r  muxValid_f_i_1/O
                         net (fo=1, routed)           0.000     1.841    muxValid_f0
    SLICE_X34Y52         FDRE                                         r  muxValid_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     2.052    clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  muxValid_f_reg/C
                         clock pessimism             -0.516     1.536    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.120     1.656    muxValid_f_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 r_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.560     1.535    clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  r_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  r_addr_reg[9]/Q
                         net (fo=4, routed)           0.086     1.769    r_addr_reg[9]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.098     1.867 r  r_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.867    p_0_in__0[10]
    SLICE_X32Y53         FDRE                                         r  r_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     2.051    clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  r_addr_reg[10]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.121     1.656    r_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sigValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            outvalid_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.536    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  sigValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sigValid_reg/Q
                         net (fo=2, routed)           0.173     1.850    sigValid
    SLICE_X33Y51         FDRE                                         r  outvalid_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     2.052    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  outvalid_reg_lopt_replica/C
                         clock pessimism             -0.516     1.536    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.066     1.602    outvalid_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.536    clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sum_reg[3]/Q
                         net (fo=1, routed)           0.158     1.835    sum[3]
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.880 r  comboAdd_i_31/O
                         net (fo=2, routed)           0.000     1.880    p_1_in__0[3]
    SLICE_X35Y50         FDRE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     2.052    clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sum_reg[3]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     1.628    sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ReLUinst.s1/out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.963%)  route 0.193ns (48.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.534    clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  sum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  sum_reg[19]/Q
                         net (fo=2, routed)           0.193     1.891    ReLUinst.s1/Q[7]
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.936 r  ReLUinst.s1/out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.936    ReLUinst.s1/out[7]_i_1_n_0
    SLICE_X36Y50         FDSE                                         r  ReLUinst.s1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     2.051    ReLUinst.s1/clk
    SLICE_X36Y50         FDSE                                         r  ReLUinst.s1/out_reg[7]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X36Y50         FDSE (Hold_fdse_C_D)         0.121     1.671    ReLUinst.s1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sum_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.560     1.535    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  sum_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sum_reg[16]/Q
                         net (fo=2, routed)           0.170     1.847    sum[16]
    SLICE_X35Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.892 r  comboAdd_i_18/O
                         net (fo=2, routed)           0.000     1.892    p_1_in__0[16]
    SLICE_X35Y54         FDRE                                         r  sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     2.051    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  sum_reg[16]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.091     1.626    sum_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         4.000       0.116      DSP48_X2Y21    mul_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X2Y20   r_addr_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y20    comboAdd/CLK
Min Period        n/a     FDSE/C              n/a            1.000         4.000       3.000      SLICE_X37Y54   ReLUinst.s1/out_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         4.000       3.000      SLICE_X33Y50   ReLUinst.s1/out_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         4.000       3.000      SLICE_X36Y50   ReLUinst.s1/out_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         4.000       3.000      SLICE_X36Y50   ReLUinst.s1/out_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         4.000       3.000      SLICE_X33Y50   ReLUinst.s1/out_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         4.000       3.000      SLICE_X33Y50   ReLUinst.s1/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y49   ReLUinst.s1/out_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X36Y49   ReLUinst.s1/out_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X36Y49   ReLUinst.s1/out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y48   sum_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X36Y50   ReLUinst.s1/out_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X36Y50   ReLUinst.s1/out_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X36Y50   ReLUinst.s1/out_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X36Y50   ReLUinst.s1/out_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y52   sum_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y52   sum_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X37Y54   ReLUinst.s1/out_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X33Y53   ReLUinst.s1/out_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X33Y53   ReLUinst.s1/out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y53   mult_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y53   r_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y53   r_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y53   r_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y53   sum_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y54   sum_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y53   sum_reg[15]/C



