
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105059                       # Number of seconds simulated
sim_ticks                                105059181000                       # Number of ticks simulated
final_tick                               105059181000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336100                       # Simulator instruction rate (inst/s)
host_op_rate                                   336100                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              139534550                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648048                       # Number of bytes of host memory used
host_seconds                                   752.93                       # Real time elapsed on the host
sim_insts                                   253058140                       # Number of instructions simulated
sim_ops                                     253058218                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 105059181000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           34176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           15808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             7                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  7                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             325302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             150468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                475770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        325302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           325302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks            4264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 4264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks            4264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            325302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            150468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               480034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         781                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        151                       # Number of write requests accepted
system.mem_ctrls.readBursts                       781                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      151                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  49472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  105059088000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   781                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  151                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.834171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.278237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.171526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     34.17%     34.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           58     29.15%     63.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     12.06%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      4.52%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.03%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.52%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.01%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.51%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      7.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          199                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.571429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.592968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.824809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     42.86%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2     28.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.142857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.090367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.463850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     57.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     14.29%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2     28.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     15369250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                29863000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19882.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38632.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      593                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      94                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  112724343.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1028160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   527505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3905580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 412380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              8128200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               206880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        19394820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3156480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25198167840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            25239844965                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.244067                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         105040635250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       304500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 104990064250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      8219500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      15973000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     42539750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 214020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6498000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               440640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        14788650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6709440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      25199635680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            25235487570                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.202592                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         105043715750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 104993879500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     17473250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      12378000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     32430250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 105059181000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                46021119                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25016031                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2765                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             45014238                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19007868                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.226346                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        10003565                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           10001839                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1726                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          739                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    105059181000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        210118363                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           40021533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      253086290                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    46021119                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           29009707                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     170057135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5686                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  40010842                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   651                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          210081548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.204705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.005247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 41028913     19.53%     19.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                122031154     58.09%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21013115     10.00%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15004452      7.14%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 11003914      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            210081548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.219025                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.204494                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 41021418                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 11949                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 169045528                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   541                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2112                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             19007565                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   738                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              253078472                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1507                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2112                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 41023737                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3902                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6991                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 169043642                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1164                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              253075735                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     75                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     10                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    914                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           176049638                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             304096114                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        304096091                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                23                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             176037469                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    12169                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                185                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            185                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       790                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             54014225                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            42008875                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               885                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              104                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  253070500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 359                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 253067118                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                36                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         7532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     210081548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.204614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.884331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            40039590     19.06%     19.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           109026257     51.90%     70.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            42008399     20.00%     90.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16005145      7.62%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3002157      1.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       210081548                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               153      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             155044540     61.27%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1000013      0.40%     61.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1000223      0.40%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             54013849     21.34%     83.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            42008323     16.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              253067118                       # Type of FU issued
system.cpu.iq.rate                           1.204403                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          716215786                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         253083480                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    253063734                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  34                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           13                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              253066948                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      17                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3000093                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2323                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1093                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2112                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3620                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   217                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           253070859                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1120                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              54014225                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             42008875                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                267                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   161                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            690                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1572                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2262                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             253064876                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              54013542                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2242                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     96021704                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 46015652                       # Number of branches executed
system.cpu.iew.exec_stores                   42008162                       # Number of stores executed
system.cpu.iew.exec_rate                     1.204392                       # Inst execution rate
system.cpu.iew.wb_sent                      253064084                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     253063747                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  99022667                       # num instructions producing a value
system.cpu.iew.wb_consumers                 113027049                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.204387                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.876097                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12644                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2034                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    210077227                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.204596                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.265268                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     74045681     35.25%     35.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     74017899     35.23%     70.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29004906     13.81%     84.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11004457      5.24%     89.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     22004284     10.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    210077227                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            253058140                       # Number of instructions committed
system.cpu.commit.committedOps              253058218                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       96019684                       # Number of memory references committed
system.cpu.commit.loads                      54011902                       # Number of loads committed
system.cpu.commit.membars                          78                       # Number of memory barriers committed
system.cpu.commit.branches                   46014213                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         12                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 252057608                       # Number of committed integer instructions.
system.cpu.commit.function_calls             21002779                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           78      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155038290     61.27%     61.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1000009      0.40%     61.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1000157      0.40%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        54011902     21.34%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       42007770     16.60%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         253058218                       # Class of committed instruction
system.cpu.commit.bw_lim_events              22004284                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    441142843                       # The number of ROB reads
system.cpu.rob.rob_writes                   506146071                       # The number of ROB writes
system.cpu.timesIdled                             358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           36815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   253058140                       # Number of Instructions Simulated
system.cpu.committedOps                     253058218                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.830317                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.830317                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.204360                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.204360                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                304082582                       # number of integer regfile reads
system.cpu.int_regfile_writes               176041668                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        12                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        1                       # number of floating regfile writes
system.cpu.misc_regfile_reads                       2                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 105059181000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           210.983614                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            93020423                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          376600.902834                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   210.983614                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.412077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.412077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.464844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         186042477                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        186042477                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 105059181000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     51012857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        51012857                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     42007156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42007156                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           77                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      93020013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         93020013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     93020013                       # number of overall hits
system.cpu.dcache.overall_hits::total        93020013                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           387                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          549                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            936                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          936                       # number of overall misses
system.cpu.dcache.overall_misses::total           936                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     25292000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25292000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     31661979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31661979                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       199500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       199500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     56953979                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     56953979                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     56953979                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     56953979                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     51013244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     51013244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     42007705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42007705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     93020949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     93020949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     93020949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     93020949                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65354.005168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65354.005168                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57672.092896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57672.092896                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60848.268162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60848.268162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60848.268162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60848.268162                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1721                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.171429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          427                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          690                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8933000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8933000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8868499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8868499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        81500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        81500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     17801499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17801499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     17801499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17801499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.011236                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011236                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72040.322581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72040.322581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72692.614754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72692.614754                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        81500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72363.817073                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72363.817073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72363.817073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72363.817073                       # average overall mshr miss latency
system.cpu.dcache.replacements                      9                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 105059181000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           342.963862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40010735                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               534                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74926.470037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   342.963862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.669851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.669851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          80022218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         80022218                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 105059181000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     40010201                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40010201                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      40010201                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40010201                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     40010201                       # number of overall hits
system.cpu.icache.overall_hits::total        40010201                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          641                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           641                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          641                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            641                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          641                       # number of overall misses
system.cpu.icache.overall_misses::total           641                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     42800498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42800498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     42800498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42800498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     42800498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42800498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     40010842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     40010842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     40010842                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     40010842                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     40010842                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     40010842                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66771.447738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66771.447738                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66771.447738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66771.447738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66771.447738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66771.447738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          541                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          144                       # number of writebacks
system.cpu.icache.writebacks::total               144                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          534                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          534                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36712998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36712998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36712998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36712998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36712998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36712998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68750.932584                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68750.932584                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68750.932584                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68750.932584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68750.932584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68750.932584                       # average overall mshr miss latency
system.cpu.icache.replacements                    144                       # number of replacements
system.membus.snoop_filter.tot_requests           934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 105059181000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                659                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::WritebackClean          144                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               122                       # Transaction distribution
system.membus.trans_dist::ReadExResp              122                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            534                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           125                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        43392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   59648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 781                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1692000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2831500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1315750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
