0.6
2016.4
Dec 14 2016
22:58:16
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1729576846,verilog,,,,blk_mem_gen_0,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v,1736738689,verilog,,,,value_att_round,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_tri_for_7_series_iq.v,1736914149,verilog,,,,dds_tri_for_7_series_iq,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v,1736910700,verilog,,,,dds_triangle_wave,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/triangle_16chl.v,1736913311,verilog,,,,triangle_16chl,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v,1736914079,verilog,,,,tb_top,,,,,,,,
