
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib
Imported 1 cell types from liberty file.

3. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib
Imported 1 cell types from liberty file.

4. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib
Imported 1 cell types from liberty file.

5. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib
Imported 1 cell types from liberty file.

6. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib
Imported 1 cell types from liberty file.

7. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib
Imported 1 cell types from liberty file.

8. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib
Imported 1 cell types from liberty file.

9. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib
Imported 1 cell types from liberty file.

10. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib
Imported 1 cell types from liberty file.

11. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib
Imported 1 cell types from liberty file.

12. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib
Imported 1 cell types from liberty file.

13. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib
Imported 1 cell types from liberty file.

14. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib
Imported 1 cell types from liberty file.

15. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib
Imported 1 cell types from liberty file.

16. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib
Imported 1 cell types from liberty file.

17. Executing Liberty frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

18. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/BlockRAM_1KB.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/BlockRAM_1KB.v' to AST representation.
Replacing existing blackbox module `\BlockRAM_1KB' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/BlockRAM_1KB.v:6.1-44.10.
Generating RTLIL representation for module `\BlockRAM_1KB'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/eFPGA_Config.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/eFPGA_Config.v' to AST representation.
Replacing existing blackbox module `\eFPGA_Config' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/eFPGA_Config.v:5.1-53.10.
Generating RTLIL representation for module `\eFPGA_Config'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/sky130_sram_1kbyte_1rw1r_32x256_8.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/sky130_sram_1kbyte_1rw1r_32x256_8.v' to AST representation.
Replacing existing blackbox module `\sky130_sram_1kbyte_1rw1r_32x256_8' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/BB/sky130_sram_1kbyte_1rw1r_32x256_8.v:10.1-49.10.
Generating RTLIL representation for module `\sky130_sram_1kbyte_1rw1r_32x256_8'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/DSP/DSP.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/DSP/DSP.v' to AST representation.
Replacing existing blackbox module `\DSP' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/DSP/DSP.v:6.1-95.10.
Generating RTLIL representation for module `\DSP'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/LUT4AB/LUT4AB.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/LUT4AB/LUT4AB.v' to AST representation.
Replacing existing blackbox module `\LUT4AB' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/LUT4AB/LUT4AB.v:6.1-73.10.
Generating RTLIL representation for module `\LUT4AB'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_DSP/N_term_DSP.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_DSP/N_term_DSP.v' to AST representation.
Replacing existing blackbox module `\N_term_DSP' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_DSP/N_term_DSP.v:6.1-36.10.
Generating RTLIL representation for module `\N_term_DSP'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_RAM_IO/N_term_RAM_IO.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_RAM_IO/N_term_RAM_IO.v' to AST representation.
Replacing existing blackbox module `\N_term_RAM_IO' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_RAM_IO/N_term_RAM_IO.v:7.1-35.10.
Generating RTLIL representation for module `\N_term_RAM_IO'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_single/N_term_single.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_single/N_term_single.v' to AST representation.
Replacing existing blackbox module `\N_term_single' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_single/N_term_single.v:6.1-37.10.
Generating RTLIL representation for module `\N_term_single'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_single2/N_term_single2.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_single2/N_term_single2.v' to AST representation.
Replacing existing blackbox module `\N_term_single2' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/N_term_single2/N_term_single2.v:6.1-36.10.
Generating RTLIL representation for module `\N_term_single2'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/RAM_IO/RAM_IO.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/RAM_IO/RAM_IO.v' to AST representation.
Replacing existing blackbox module `\RAM_IO' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/RAM_IO/RAM_IO.v:7.1-105.10.
Generating RTLIL representation for module `\RAM_IO'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/RegFile/RegFile.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/RegFile/RegFile.v' to AST representation.
Replacing existing blackbox module `\RegFile' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/RegFile/RegFile.v:6.1-71.10.
Generating RTLIL representation for module `\RegFile'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_DSP/S_term_DSP.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_DSP/S_term_DSP.v' to AST representation.
Replacing existing blackbox module `\S_term_DSP' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_DSP/S_term_DSP.v:6.1-36.10.
Generating RTLIL representation for module `\S_term_DSP'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_RAM_IO/S_term_RAM_IO.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_RAM_IO/S_term_RAM_IO.v' to AST representation.
Replacing existing blackbox module `\S_term_RAM_IO' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_RAM_IO/S_term_RAM_IO.v:6.1-34.10.
Generating RTLIL representation for module `\S_term_RAM_IO'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_single/S_term_single.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_single/S_term_single.v' to AST representation.
Replacing existing blackbox module `\S_term_single' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_single/S_term_single.v:6.1-37.10.
Generating RTLIL representation for module `\S_term_single'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_single2/S_term_single2.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_single2/S_term_single2.v' to AST representation.
Replacing existing blackbox module `\S_term_single2' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/S_term_single2/S_term_single2.v:6.1-36.10.
Generating RTLIL representation for module `\S_term_single2'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/W_IO/W_IO.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/W_IO/W_IO.v' to AST representation.
Replacing existing blackbox module `\W_IO' at /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Tile/W_IO/W_IO.v:6.1-52.10.
Generating RTLIL representation for module `\W_IO'.
Successfully finished Verilog frontend.
[INFO] Using SDC file '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

34. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v' to AST representation.
Storing AST representation for module `$abstract\Frame_Data_Reg'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v' to AST representation.
Storing AST representation for module `$abstract\Frame_Select'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/defines.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/defines.v' to AST representation.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/dummy_modules.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/dummy_modules.v' to AST representation.
Storing AST representation for module `$abstract\clk_buf'.
Storing AST representation for module `$abstract\break_comb_loop'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v' to AST representation.
Storing AST representation for module `$abstract\eFPGA'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v' to AST representation.
Storing AST representation for module `$abstract\eFPGA_top'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v' to AST representation.
Storing AST representation for module `$abstract\efpga_core'.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/models_pack.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/models_pack.v' to AST representation.
Storing AST representation for module `$abstract\LHQD1'.
Storing AST representation for module `$abstract\MUX4PTv4'.
Storing AST representation for module `$abstract\MUX16PTv2'.
Storing AST representation for module `$abstract\my_buf'.
Storing AST representation for module `$abstract\cus_mux41'.
Storing AST representation for module `$abstract\cus_mux41_buf'.
Storing AST representation for module `$abstract\cus_mux21'.
Storing AST representation for module `$abstract\cus_mux81'.
Storing AST representation for module `$abstract\cus_mux81_buf'.
Storing AST representation for module `$abstract\cus_mux161'.
Storing AST representation for module `$abstract\cus_mux161_buf'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/sky130_fd_sc_hd__inv.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/sky130_fd_sc_hd__inv.v' to AST representation.
Storing AST representation for module `$abstract\sky130_fd_sc_hd__inv'.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/user_defines.v
Parsing SystemVerilog input from `/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/user_defines.v' to AST representation.
Successfully finished Verilog frontend.

44. Executing HIERARCHY pass (managing design hierarchy).

45. Executing AST frontend in derive mode using pre-parsed AST for module `\efpga_core'.
Generating RTLIL representation for module `\efpga_core'.

45.1. Analyzing design hierarchy..
Top module:  \efpga_core

45.2. Executing AST frontend in derive mode using pre-parsed AST for module `\eFPGA_top'.
Generating RTLIL representation for module `\eFPGA_top'.

45.3. Analyzing design hierarchy..
Top module:  \efpga_core
Used module:     \eFPGA_top

45.4. Executing AST frontend in derive mode using pre-parsed AST for module `\eFPGA'.
Generating RTLIL representation for module `\eFPGA'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 9

45.5. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 9
Generating RTLIL representation for module `$paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 8

45.6. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 8
Generating RTLIL representation for module `$paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 7

45.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 7
Generating RTLIL representation for module `$paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 6

45.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 6
Generating RTLIL representation for module `$paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 5

45.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 5
Generating RTLIL representation for module `$paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 4

45.10. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 4
Generating RTLIL representation for module `$paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 3

45.11. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 3
Generating RTLIL representation for module `$paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 2

45.12. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 2
Generating RTLIL representation for module `$paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 1

45.13. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 1
Generating RTLIL representation for module `$paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 0

45.14. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Select'.
Parameter \MaxFramesPerCol = 20
Parameter \FrameSelectWidth = 5
Parameter \Col = 0
Generating RTLIL representation for module `$paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 14

45.15. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 14
Generating RTLIL representation for module `$paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 13

45.16. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 13
Generating RTLIL representation for module `$paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 12

45.17. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 12
Generating RTLIL representation for module `$paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 11

45.18. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 11
Generating RTLIL representation for module `$paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 10

45.19. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 10
Generating RTLIL representation for module `$paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 9

45.20. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 9
Generating RTLIL representation for module `$paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 8

45.21. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 8
Generating RTLIL representation for module `$paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 7

45.22. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 7
Generating RTLIL representation for module `$paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 6

45.23. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 6
Generating RTLIL representation for module `$paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 5

45.24. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 5
Generating RTLIL representation for module `$paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 4

45.25. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 4
Generating RTLIL representation for module `$paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 3

45.26. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 3
Generating RTLIL representation for module `$paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 2

45.27. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 2
Generating RTLIL representation for module `$paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 1

45.28. Executing AST frontend in derive mode using pre-parsed AST for module `\Frame_Data_Reg'.
Parameter \FrameBitsPerRow = 32
Parameter \RowSelectWidth = 5
Parameter \Row = 1
Generating RTLIL representation for module `$paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg'.

45.29. Analyzing design hierarchy..
Top module:  \efpga_core
Used module:     \eFPGA_top
Used module:         \eFPGA
Used module:         $paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select
Used module:         $paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select
Used module:         $paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select
Used module:         $paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select
Used module:         $paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select
Used module:         $paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select
Used module:         $paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select
Used module:         $paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select
Used module:         $paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select
Used module:         $paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select
Used module:         $paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg
Used module:         $paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg
Used module:         $paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg
Used module:         $paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg
Used module:         $paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg
Used module:         $paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg
Used module:         $paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg
Used module:         $paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg
Used module:         $paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg
Used module:         $paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg
Used module:         $paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg
Used module:         $paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg
Used module:         $paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg
Used module:         $paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg

45.30. Analyzing design hierarchy..
Top module:  \efpga_core
Used module:     \eFPGA_top
Used module:         \eFPGA
Used module:         $paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select
Used module:         $paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select
Used module:         $paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select
Used module:         $paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select
Used module:         $paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select
Used module:         $paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select
Used module:         $paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select
Used module:         $paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select
Used module:         $paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select
Used module:         $paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select
Used module:         $paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg
Used module:         $paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg
Used module:         $paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg
Used module:         $paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg
Used module:         $paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg
Used module:         $paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg
Used module:         $paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg
Used module:         $paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg
Used module:         $paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg
Used module:         $paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg
Used module:         $paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg
Used module:         $paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg
Used module:         $paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg
Used module:         $paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg
Removing unused module `$abstract\sky130_fd_sc_hd__inv'.
Removing unused module `$abstract\cus_mux161_buf'.
Removing unused module `$abstract\cus_mux161'.
Removing unused module `$abstract\cus_mux81_buf'.
Removing unused module `$abstract\cus_mux81'.
Removing unused module `$abstract\cus_mux21'.
Removing unused module `$abstract\cus_mux41_buf'.
Removing unused module `$abstract\cus_mux41'.
Removing unused module `$abstract\my_buf'.
Removing unused module `$abstract\MUX16PTv2'.
Removing unused module `$abstract\MUX4PTv4'.
Removing unused module `$abstract\LHQD1'.
Removing unused module `$abstract\efpga_core'.
Removing unused module `$abstract\eFPGA_top'.
Removing unused module `$abstract\eFPGA'.
Removing unused module `$abstract\break_comb_loop'.
Removing unused module `$abstract\clk_buf'.
Removing unused module `$abstract\Frame_Select'.
Removing unused module `$abstract\Frame_Data_Reg'.
Removed 19 unused modules.
Renaming module efpga_core to efpga_core.

46. Generating Graphviz representation of design.
Writing dot description to `/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/06-yosys-synthesis/hierarchy.dot'.
Dumping module efpga_core to page 1.

47. Executing TRIBUF pass.

48. Executing HIERARCHY pass (managing design hierarchy).

48.1. Analyzing design hierarchy..
Top module:  \efpga_core
Used module:     \eFPGA_top
Used module:         \eFPGA
Used module:         $paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select
Used module:         $paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select
Used module:         $paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select
Used module:         $paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select
Used module:         $paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select
Used module:         $paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select
Used module:         $paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select
Used module:         $paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select
Used module:         $paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select
Used module:         $paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select
Used module:         $paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg
Used module:         $paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg
Used module:         $paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg
Used module:         $paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg
Used module:         $paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg
Used module:         $paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg
Used module:         $paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg
Used module:         $paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg
Used module:         $paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg
Used module:         $paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg
Used module:         $paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg
Used module:         $paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg
Used module:         $paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg
Used module:         $paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg

48.2. Analyzing design hierarchy..
Top module:  \efpga_core
Used module:     \eFPGA_top
Used module:         \eFPGA
Used module:         $paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select
Used module:         $paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select
Used module:         $paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select
Used module:         $paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select
Used module:         $paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select
Used module:         $paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select
Used module:         $paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select
Used module:         $paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select
Used module:         $paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select
Used module:         $paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select
Used module:         $paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg
Used module:         $paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg
Used module:         $paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg
Used module:         $paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg
Used module:         $paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg
Used module:         $paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg
Used module:         $paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg
Used module:         $paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg
Used module:         $paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg
Used module:         $paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg
Used module:         $paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg
Used module:         $paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg
Used module:         $paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg
Used module:         $paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg
Removed 0 unused modules.

49. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

50. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$10 in module $paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$7 in module $paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$4 in module $paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$1 in module $paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$13 in module $paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$28 in module $paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$25 in module $paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$22 in module $paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$19 in module $paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select.
Marked 1 switch rules as full_case in process $proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$16 in module $paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select.
Removed a total of 0 dead cases.

51. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 10 assignments to connections.

52. Executing PROC_INIT pass (extract init attributes).

53. Executing PROC_ARST pass (detect async resets in processes).

54. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~24 debug messages>

55. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$10'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$7'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$4'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$1'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$13'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$57'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$55'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$53'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$51'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$49'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$47'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$45'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$43'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$41'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$39'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$37'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$35'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$33'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$31'.
     1/1: $0\FrameData_O[31:0]
Creating decoders for process `$paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$28'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$25'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$22'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$19'.
     1/1: $1\FrameStrobe_O[19:0]
Creating decoders for process `$paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$16'.
     1/1: $1\FrameStrobe_O[19:0]

56. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select.\FrameStrobe_O' from process `$paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$10'.
No latch inferred for signal `$paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select.\FrameStrobe_O' from process `$paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$7'.
No latch inferred for signal `$paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select.\FrameStrobe_O' from process `$paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$4'.
No latch inferred for signal `$paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select.\FrameStrobe_O' from process `$paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$1'.
No latch inferred for signal `$paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select.\FrameStrobe_O' from process `$paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$13'.
No latch inferred for signal `$paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select.\FrameStrobe_O' from process `$paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$28'.
No latch inferred for signal `$paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select.\FrameStrobe_O' from process `$paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$25'.
No latch inferred for signal `$paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select.\FrameStrobe_O' from process `$paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$22'.
No latch inferred for signal `$paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select.\FrameStrobe_O' from process `$paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$19'.
No latch inferred for signal `$paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select.\FrameStrobe_O' from process `$paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$16'.

57. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg.\FrameData_O' using process `$paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$57'.
  created $dff cell `$procdff$117' with positive edge clock.
Creating register for signal `$paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg.\FrameData_O' using process `$paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$55'.
  created $dff cell `$procdff$118' with positive edge clock.
Creating register for signal `$paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg.\FrameData_O' using process `$paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$53'.
  created $dff cell `$procdff$119' with positive edge clock.
Creating register for signal `$paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg.\FrameData_O' using process `$paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$51'.
  created $dff cell `$procdff$120' with positive edge clock.
Creating register for signal `$paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg.\FrameData_O' using process `$paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$49'.
  created $dff cell `$procdff$121' with positive edge clock.
Creating register for signal `$paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg.\FrameData_O' using process `$paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$47'.
  created $dff cell `$procdff$122' with positive edge clock.
Creating register for signal `$paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg.\FrameData_O' using process `$paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$45'.
  created $dff cell `$procdff$123' with positive edge clock.
Creating register for signal `$paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg.\FrameData_O' using process `$paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$43'.
  created $dff cell `$procdff$124' with positive edge clock.
Creating register for signal `$paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg.\FrameData_O' using process `$paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$41'.
  created $dff cell `$procdff$125' with positive edge clock.
Creating register for signal `$paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg.\FrameData_O' using process `$paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$39'.
  created $dff cell `$procdff$126' with positive edge clock.
Creating register for signal `$paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg.\FrameData_O' using process `$paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$37'.
  created $dff cell `$procdff$127' with positive edge clock.
Creating register for signal `$paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg.\FrameData_O' using process `$paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$35'.
  created $dff cell `$procdff$128' with positive edge clock.
Creating register for signal `$paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg.\FrameData_O' using process `$paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$33'.
  created $dff cell `$procdff$129' with positive edge clock.
Creating register for signal `$paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg.\FrameData_O' using process `$paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$31'.
  created $dff cell `$procdff$130' with positive edge clock.

58. Executing PROC_MEMWR pass (convert process memory writes to cells).

59. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$10'.
Removing empty process `$paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$10'.
Found and cleaned up 1 empty switch in `$paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$7'.
Removing empty process `$paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$7'.
Found and cleaned up 1 empty switch in `$paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$4'.
Removing empty process `$paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$4'.
Found and cleaned up 1 empty switch in `$paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$1'.
Removing empty process `$paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$1'.
Found and cleaned up 1 empty switch in `$paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$13'.
Removing empty process `$paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$13'.
Found and cleaned up 1 empty switch in `$paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$57'.
Removing empty process `$paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$57'.
Found and cleaned up 1 empty switch in `$paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$55'.
Removing empty process `$paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$55'.
Found and cleaned up 1 empty switch in `$paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$53'.
Removing empty process `$paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$53'.
Found and cleaned up 1 empty switch in `$paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$51'.
Removing empty process `$paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$51'.
Found and cleaned up 1 empty switch in `$paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$49'.
Removing empty process `$paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$49'.
Found and cleaned up 1 empty switch in `$paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$47'.
Removing empty process `$paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$47'.
Found and cleaned up 1 empty switch in `$paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$45'.
Removing empty process `$paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$45'.
Found and cleaned up 1 empty switch in `$paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$43'.
Removing empty process `$paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$43'.
Found and cleaned up 1 empty switch in `$paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$41'.
Removing empty process `$paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$41'.
Found and cleaned up 1 empty switch in `$paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$39'.
Removing empty process `$paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$39'.
Found and cleaned up 1 empty switch in `$paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$37'.
Removing empty process `$paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$37'.
Found and cleaned up 1 empty switch in `$paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$35'.
Removing empty process `$paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$35'.
Found and cleaned up 1 empty switch in `$paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$33'.
Removing empty process `$paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$33'.
Found and cleaned up 1 empty switch in `$paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$31'.
Removing empty process `$paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:15$31'.
Found and cleaned up 1 empty switch in `$paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$28'.
Removing empty process `$paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$28'.
Found and cleaned up 1 empty switch in `$paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$25'.
Removing empty process `$paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$25'.
Found and cleaned up 1 empty switch in `$paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$22'.
Removing empty process `$paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$22'.
Found and cleaned up 1 empty switch in `$paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$19'.
Removing empty process `$paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$19'.
Found and cleaned up 1 empty switch in `$paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$16'.
Removing empty process `$paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select.$proc$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:16$16'.
Cleaned up 24 empty switches.

60. Executing CHECK pass (checking for obvious problems).
Checking module efpga_core...
Checking module $paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select...
Checking module $paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select...
Checking module $paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select...
Checking module $paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select...
Checking module eFPGA...
Checking module eFPGA_top...
Checking module $paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select...
Checking module $paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg...
Checking module $paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg...
Checking module $paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg...
Checking module $paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg...
Checking module $paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg...
Checking module $paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg...
Checking module $paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg...
Checking module $paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg...
Checking module $paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg...
Checking module $paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg...
Checking module $paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg...
Checking module $paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg...
Checking module $paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg...
Checking module $paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg...
Checking module $paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select...
Checking module $paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select...
Checking module $paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select...
Checking module $paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select...
Checking module $paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select...
Found and reported 0 problems.

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.
Optimizing module $paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select.
Optimizing module $paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select.
Optimizing module $paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select.
Optimizing module $paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select.
Optimizing module eFPGA.
Optimizing module eFPGA_top.
Optimizing module $paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select.
Optimizing module $paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg.
Optimizing module $paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg.
Optimizing module $paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg.
Optimizing module $paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg.
Optimizing module $paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg.
Optimizing module $paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg.
Optimizing module $paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg.
Optimizing module $paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg.
Optimizing module $paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg.
Optimizing module $paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg.
Optimizing module $paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg.
Optimizing module $paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg.
Optimizing module $paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg.
Optimizing module $paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg.
Optimizing module $paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select.
<suppressed ~1 debug messages>
Optimizing module $paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select.
Optimizing module $paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select.
Optimizing module $paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select.
Optimizing module $paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select.

62. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$07a76cb8f206e816f1c6d5d478c16467ad9de809\Frame_Select.
Deleting now unused module $paramod$7070fbbcfebb2cda5ee2ef5af6601adf93d82ad1\Frame_Select.
Deleting now unused module $paramod$21bcffd8d849e9ce6b44d6f7e5f49dbf4675262b\Frame_Select.
Deleting now unused module $paramod$b2ecbc93265e0b38e6705929c427180b82d8ff71\Frame_Select.
Deleting now unused module eFPGA.
Deleting now unused module eFPGA_top.
Deleting now unused module $paramod$e8fd28e07f6b2cf0a01ced161b1208605273f67d\Frame_Select.
Deleting now unused module $paramod$7d768d404f653ef5dc83a6e5f3bb676f93aeeb73\Frame_Data_Reg.
Deleting now unused module $paramod$cc4f641948864a0c4207cf6701c72eb1ccbf3ce8\Frame_Data_Reg.
Deleting now unused module $paramod$59f0861204deb350b5447d5dc528684d06b74228\Frame_Data_Reg.
Deleting now unused module $paramod$e0eebe5b5dd0d8e0d405abf0dbb9ef0c721a803d\Frame_Data_Reg.
Deleting now unused module $paramod$2576d64690a67c1c7c2746eb6a939f61d025e4c0\Frame_Data_Reg.
Deleting now unused module $paramod$a1e712efb304de7885099cb23065439df895e92e\Frame_Data_Reg.
Deleting now unused module $paramod$0d1010a92b03bfa12167317a927789417f5b3b78\Frame_Data_Reg.
Deleting now unused module $paramod$a65579d6c961f7bd67d173535aad86cf0b58d65d\Frame_Data_Reg.
Deleting now unused module $paramod$7eab5ada9c1ea88f812d069a56251476ef25e097\Frame_Data_Reg.
Deleting now unused module $paramod$0d8e3e925ec799022aa3c11ff566b726dfcdc44f\Frame_Data_Reg.
Deleting now unused module $paramod$8a04d1adf8e8de3ad2e35a8d59763aebc64c7cb8\Frame_Data_Reg.
Deleting now unused module $paramod$da3220a5086fe353f32dfefde517c1db820e266a\Frame_Data_Reg.
Deleting now unused module $paramod$15854df134fa91b3e8a5b6b048c141d405ff5bdd\Frame_Data_Reg.
Deleting now unused module $paramod$cca5cab30566aefade7b9b07d513eb829d6dd636\Frame_Data_Reg.
Deleting now unused module $paramod$743c767e021754d8d83130b63b4b41a17bbe39e7\Frame_Select.
Deleting now unused module $paramod$141cb76be0898c01084159e2335f46b918d15cd3\Frame_Select.
Deleting now unused module $paramod$0d66c9fb5383fba3598980af4524c2666568063b\Frame_Select.
Deleting now unused module $paramod$ec1a7a34f97034bbedfea577ec005ac7f2972002\Frame_Select.
Deleting now unused module $paramod$a7777ea750bba6d0a09cda34c12ee574f2a3a0b4\Frame_Select.
<suppressed ~26 debug messages>

63. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..
Removed 0 unused cells and 202 unused wires.
<suppressed ~135 debug messages>

65. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \efpga_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \efpga_core.
Performed a total of 0 changes.

69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

70. Executing OPT_DFF pass (perform DFF optimizations).

71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

72. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

73. Executing FSM pass (extract and optimize FSM).

73.1. Executing FSM_DETECT pass (finding FSMs in design).

73.2. Executing FSM_EXTRACT pass (extracting FSM from design).

73.3. Executing FSM_OPT pass (simple optimizations of FSMs).

73.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

73.5. Executing FSM_OPT pass (simple optimizations of FSMs).

73.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

73.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

73.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

74. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

76. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \efpga_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

77. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \efpga_core.
Performed a total of 0 changes.

78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

79. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_9.$procdff$126 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_9.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_8.$procdff$125 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_8.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_7.$procdff$124 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_7.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_6.$procdff$123 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_6.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_5.$procdff$122 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_5.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_4.$procdff$121 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_4.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_3.$procdff$120 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_3.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_2.$procdff$119 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_2.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_13.$procdff$130 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_13.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_12.$procdff$129 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_12.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_11.$procdff$128 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_11.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_10.$procdff$127 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_10.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_1.$procdff$118 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_1.FrameData_O).
Adding EN signal on $flatten\eFPGA_top_i.\inst_Frame_Data_Reg_0.$procdff$117 ($dff) from module efpga_core (D = \eFPGA_top_i.LocalWriteData, Q = \eFPGA_top_i.inst_Frame_Data_Reg_0.FrameData_O).

80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..
Removed 14 unused cells and 14 unused wires.
<suppressed ~15 debug messages>

81. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

82. Rerunning OPT passes. (Maybe there is more to doâ€¦)

83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \efpga_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \efpga_core.
Performed a total of 0 changes.

85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

86. Executing OPT_DFF pass (perform DFF optimizations).

87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

88. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

89. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_9.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$2 ($eq).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_8.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$5 ($eq).
Removed top 2 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_7.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$8 ($eq).
Removed top 2 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_6.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$11 ($eq).
Removed top 2 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_5.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$14 ($eq).
Removed top 2 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_4.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$17 ($eq).
Removed top 3 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_3.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$20 ($eq).
Removed top 3 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_2.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$23 ($eq).
Removed top 4 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Select_1.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v:17$26 ($eq).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_13.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$32 ($eq).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_12.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$34 ($eq).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_11.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$36 ($eq).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_10.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$38 ($eq).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_9.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$40 ($eq).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_8.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$42 ($eq).
Removed top 1 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_7.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$44 ($eq).
Removed top 2 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_6.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$46 ($eq).
Removed top 2 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_5.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$48 ($eq).
Removed top 2 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_4.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$50 ($eq).
Removed top 2 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_3.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$52 ($eq).
Removed top 3 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_2.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$54 ($eq).
Removed top 3 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_1.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$56 ($eq).
Removed top 4 bits (of 5) from port B of cell efpga_core.$flatten\eFPGA_top_i.\inst_Frame_Data_Reg_0.$eq$/mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v:16$58 ($eq).

90. Executing PEEPOPT pass (run peephole optimizers).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

92. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module efpga_core:
  created 0 $alu and 0 $macc cells.

93. Executing SHARE pass (SAT-based resource sharing).

94. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

96. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \efpga_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

97. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \efpga_core.
Performed a total of 0 changes.

98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

99. Executing OPT_DFF pass (perform DFF optimizations).

100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

101. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

102. Executing MEMORY pass.

102.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

102.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

102.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

102.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

102.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

102.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

102.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

102.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

102.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

102.10. Executing MEMORY_COLLECT pass (generating $mem cells).

103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

104. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.
<suppressed ~30 debug messages>

105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

106. Executing OPT_DFF pass (perform DFF optimizations).

107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

108. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

109. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \efpga_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \efpga_core.
Performed a total of 0 changes.

113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

114. Executing OPT_SHARE pass.

115. Executing OPT_DFF pass (perform DFF optimizations).

116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

117. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

118. Executing TECHMAP pass (map to technology primitives).

118.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

118.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~131 debug messages>

119. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.
<suppressed ~563 debug messages>

120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
<suppressed ~204 debug messages>
Removed a total of 68 cells.

121. Executing OPT_DFF pass (perform DFF optimizations).

122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..
Removed 14 unused cells and 108 unused wires.
<suppressed ~15 debug messages>

123. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

125. Executing OPT_DFF pass (perform DFF optimizations).

126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

127. Executing ABC pass (technology mapping using ABC).

127.1. Extracting gate netlist of module `\efpga_core' to `<abc-temp-dir>/input.blif'..
Extracted 291 gates and 323 wires to a netlist network with 31 inputs and 214 outputs.

127.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

127.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:                OR cells:       62
ABC RESULTS:            ANDNOT cells:      200
ABC RESULTS:        internal signals:       78
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:      214
Removing temp directory.

128. Executing OPT pass (performing simple optimizations).

128.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

128.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

128.3. Executing OPT_DFF pass (perform DFF optimizations).

128.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..
Removed 0 unused cells and 318 unused wires.
<suppressed ~1 debug messages>

128.5. Finished fast OPT passes.

129. Executing HIERARCHY pass (managing design hierarchy).

129.1. Analyzing design hierarchy..
Top module:  \efpga_core

129.2. Analyzing design hierarchy..
Top module:  \efpga_core
Removed 0 unused modules.

130. Executing CHECK pass (checking for obvious problems).
Checking module efpga_core...
Found and reported 0 problems.

131. Printing statistics.

=== efpga_core ===

   Number of wires:               4144
   Number of wire bits:          38723
   Number of public wires:        4070
   Number of public wire bits:   38649
   Number of ports:                  8
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                907
     $_ANDNOT_                     200
     $_DFFE_PN_                    448
     $_NAND_                         3
     $_NOT_                          1
     $_ORNOT_                        8
     $_OR_                          62
     $scopeinfo                     26
     BlockRAM_1KB                    7
     DSP                             7
     LUT4AB                         84
     N_term_DSP                      1
     N_term_RAM_IO                   1
     N_term_single                   6
     N_term_single2                  1
     RAM_IO                         14
     RegFile                        14
     S_term_DSP                      1
     S_term_RAM_IO                   1
     S_term_single                   6
     S_term_single2                  1
     W_IO                           14
     eFPGA_Config                    1

132. Generating Graphviz representation of design.
Writing dot description to `/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module efpga_core to page 1.

133. Executing OPT pass (performing simple optimizations).

133.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

133.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

133.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \efpga_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

133.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \efpga_core.
Performed a total of 0 changes.

133.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\efpga_core'.
Removed a total of 0 cells.

133.6. Executing OPT_DFF pass (perform DFF optimizations).

133.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..

133.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module efpga_core.

133.9. Finished OPT passes. (There is nothing left to do.)

134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..
Removed 26 unused cells and 397 unused wires.
<suppressed ~423 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/8823379f666645e59af9ff97464c6a37.lib ",
   "modules": {
      "\\efpga_core": {
         "num_wires":         3747,
         "num_wire_bits":     34454,
         "num_pub_wires":     3673,
         "num_pub_wire_bits": 34380,
         "num_ports":         8,
         "num_port_bits":     89,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         881,
         "num_cells_by_type": {
            "$_ANDNOT_": 200,
            "$_DFFE_PN_": 448,
            "$_NAND_": 3,
            "$_NOT_": 1,
            "$_ORNOT_": 8,
            "$_OR_": 62,
            "BlockRAM_1KB": 7,
            "DSP": 7,
            "LUT4AB": 84,
            "N_term_DSP": 1,
            "N_term_RAM_IO": 1,
            "N_term_single": 6,
            "N_term_single2": 1,
            "RAM_IO": 14,
            "RegFile": 14,
            "S_term_DSP": 1,
            "S_term_RAM_IO": 1,
            "S_term_single": 6,
            "S_term_single2": 1,
            "W_IO": 14,
            "eFPGA_Config": 1
         }
      }
   },
      "design": {
         "num_wires":         3747,
         "num_wire_bits":     34454,
         "num_pub_wires":     3673,
         "num_pub_wire_bits": 34380,
         "num_ports":         8,
         "num_port_bits":     89,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         881,
         "num_cells_by_type": {
            "$_ANDNOT_": 200,
            "$_DFFE_PN_": 448,
            "$_NAND_": 3,
            "$_NOT_": 1,
            "$_ORNOT_": 8,
            "$_OR_": 62,
            "BlockRAM_1KB": 7,
            "DSP": 7,
            "LUT4AB": 84,
            "N_term_DSP": 1,
            "N_term_RAM_IO": 1,
            "N_term_single": 6,
            "N_term_single2": 1,
            "RAM_IO": 14,
            "RegFile": 14,
            "S_term_DSP": 1,
            "S_term_RAM_IO": 1,
            "S_term_single": 6,
            "S_term_single2": 1,
            "W_IO": 14,
            "eFPGA_Config": 1
         }
      }
}

135. Printing statistics.

=== efpga_core ===

   Number of wires:               3747
   Number of wire bits:          34454
   Number of public wires:        3673
   Number of public wire bits:   34380
   Number of ports:                  8
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                881
     $_ANDNOT_                     200
     $_DFFE_PN_                    448
     $_NAND_                         3
     $_NOT_                          1
     $_ORNOT_                        8
     $_OR_                          62
     BlockRAM_1KB                    7
     DSP                             7
     LUT4AB                         84
     N_term_DSP                      1
     N_term_RAM_IO                   1
     N_term_single                   6
     N_term_single2                  1
     RAM_IO                         14
     RegFile                        14
     S_term_DSP                      1
     S_term_RAM_IO                   1
     S_term_single                   6
     S_term_single2                  1
     W_IO                           14
     eFPGA_Config                    1

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_DFFE_PN_ is unknown!
   Area for cell type \S_term_single2 is unknown!
   Area for cell type \BlockRAM_1KB is unknown!
   Area for cell type \W_IO is unknown!
   Area for cell type \DSP is unknown!
   Area for cell type \LUT4AB is unknown!
   Area for cell type \N_term_DSP is unknown!
   Area for cell type \N_term_RAM_IO is unknown!
   Area for cell type \N_term_single is unknown!
   Area for cell type \N_term_single2 is unknown!
   Area for cell type \RAM_IO is unknown!
   Area for cell type \RegFile is unknown!
   Area for cell type \S_term_DSP is unknown!
   Area for cell type \S_term_RAM_IO is unknown!
   Area for cell type \S_term_single is unknown!
   Area for cell type \eFPGA_Config is unknown!

[INFO] Applying tri-state buffer mapping from '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

136. Executing TECHMAP pass (map to technology primitives).

136.1. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

136.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

137. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â€¦

138. Executing TECHMAP pass (map to technology primitives).

138.1. Executing Verilog-2005 frontend: /mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

138.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

139. Executing SIMPLEMAP pass (map simple cells to gate primitives).

140. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

140.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\efpga_core':
  mapped 448 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/8823379f666645e59af9ff97464c6a37.lib ",
   "modules": {
      "\\efpga_core": {
         "num_wires":         4195,
         "num_wire_bits":     34902,
         "num_pub_wires":     3673,
         "num_pub_wire_bits": 34380,
         "num_ports":         8,
         "num_port_bits":     89,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1329,
         "area":              9529.139200,
         "num_cells_by_type": {
            "$_ANDNOT_": 200,
            "$_MUX_": 448,
            "$_NAND_": 3,
            "$_NOT_": 1,
            "$_ORNOT_": 8,
            "$_OR_": 62,
            "BlockRAM_1KB": 7,
            "DSP": 7,
            "LUT4AB": 84,
            "N_term_DSP": 1,
            "N_term_RAM_IO": 1,
            "N_term_single": 6,
            "N_term_single2": 1,
            "RAM_IO": 14,
            "RegFile": 14,
            "S_term_DSP": 1,
            "S_term_RAM_IO": 1,
            "S_term_single": 6,
            "S_term_single2": 1,
            "W_IO": 14,
            "eFPGA_Config": 1,
            "sky130_fd_sc_hd__dfxtp_2": 448
         }
      }
   },
      "design": {
         "num_wires":         4195,
         "num_wire_bits":     34902,
         "num_pub_wires":     3673,
         "num_pub_wire_bits": 34380,
         "num_ports":         8,
         "num_port_bits":     89,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1329,
         "area":              9529.139200,
         "num_cells_by_type": {
            "$_ANDNOT_": 200,
            "$_MUX_": 448,
            "$_NAND_": 3,
            "$_NOT_": 1,
            "$_ORNOT_": 8,
            "$_OR_": 62,
            "BlockRAM_1KB": 7,
            "DSP": 7,
            "LUT4AB": 84,
            "N_term_DSP": 1,
            "N_term_RAM_IO": 1,
            "N_term_single": 6,
            "N_term_single2": 1,
            "RAM_IO": 14,
            "RegFile": 14,
            "S_term_DSP": 1,
            "S_term_RAM_IO": 1,
            "S_term_single": 6,
            "S_term_single2": 1,
            "W_IO": 14,
            "eFPGA_Config": 1,
            "sky130_fd_sc_hd__dfxtp_2": 448
         }
      }
}

141. Printing statistics.

=== efpga_core ===

   Number of wires:               4195
   Number of wire bits:          34902
   Number of public wires:        3673
   Number of public wire bits:   34380
   Number of ports:                  8
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1329
     $_ANDNOT_                     200
     $_MUX_                        448
     $_NAND_                         3
     $_NOT_                          1
     $_ORNOT_                        8
     $_OR_                          62
     BlockRAM_1KB                    7
     DSP                             7
     LUT4AB                         84
     N_term_DSP                      1
     N_term_RAM_IO                   1
     N_term_single                   6
     N_term_single2                  1
     RAM_IO                         14
     RegFile                        14
     S_term_DSP                      1
     S_term_RAM_IO                   1
     S_term_single                   6
     S_term_single2                  1
     W_IO                           14
     eFPGA_Config                    1
     sky130_fd_sc_hd__dfxtp_2      448

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type \S_term_single2 is unknown!
   Area for cell type \BlockRAM_1KB is unknown!
   Area for cell type \W_IO is unknown!
   Area for cell type \DSP is unknown!
   Area for cell type \LUT4AB is unknown!
   Area for cell type \N_term_DSP is unknown!
   Area for cell type \N_term_RAM_IO is unknown!
   Area for cell type \N_term_single is unknown!
   Area for cell type \N_term_single2 is unknown!
   Area for cell type \RAM_IO is unknown!
   Area for cell type \RegFile is unknown!
   Area for cell type \S_term_DSP is unknown!
   Area for cell type \S_term_RAM_IO is unknown!
   Area for cell type \S_term_single is unknown!
   Area for cell type \eFPGA_Config is unknown!

   Chip area for module '\efpga_core': 9529.139200
     of which used for sequential elements: 9529.139200 (100.00%)

[INFO] Using generated ABC script '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/06-yosys-synthesis/AREA_0.abc'â€¦

142. Executing ABC pass (technology mapping using ABC).

142.1. Extracting gate netlist of module `\efpga_core' to `/tmp/yosys-abc-F4rI1x/input.blif'..
Extracted 722 gates and 1233 wires to a netlist network with 511 inputs and 648 outputs.

142.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-F4rI1x/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-F4rI1x/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-F4rI1x/input.blif 
ABC: + read_lib -w /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/8823379f666645e59af9ff97464c6a37.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/8823379f666645e59af9ff97464c6a37.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    686 (  0.0 %)   Cap = 21.4 ff ( 16.6 %)   Area =     6840.31 ( 34.1 %)   Delay =  2148.47 ps  ( 53.4 %)               
ABC: Path  0 --       1 : 0    4 pi                      A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   6.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1376 : 3    4 sky130_fd_sc_hd__or3b_2 A =   8.76  Df = 515.9 -287.5 ps  S = 125.0 ps  Cin =  1.5 ff  Cout =  18.4 ff  Cmax = 269.2 ff  G = 1167  
ABC: Path  2 --    1378 : 2   32 sky130_fd_sc_hd__nor2_2 A =   6.26  Df =1449.7 -994.4 ps  S =1175.6 ps  Cin =  4.4 ff  Cout = 112.6 ff  Cmax = 141.9 ff  G = 2463  
ABC: Path  3 --    1379 : 3    1 sky130_fd_sc_hd__mux2_1 A =  11.26  Df =2148.5-1170.9 ps  S = 303.0 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 173.0 ff  G = 1465  
ABC: Start-point = pi0 (\eFPGA_top_i.RowSelect [0]).  End-point = po200 ($auto$rtlil.cc:2739:MuxGate$1691).
ABC: netlist                       : i/o =  511/  648  lat =    0  nd =   686  edge =   1834  area =6840.61  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-F4rI1x/output.blif 

142.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      200
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      448
ABC RESULTS:        internal signals:       74
ABC RESULTS:           input signals:      511
ABC RESULTS:          output signals:      648
Removing temp directory.

143. Executing SETUNDEF pass (replace undef values with defined constants).

144. Executing HILOMAP pass (mapping to constant drivers).

145. Executing SPLITNETS pass (splitting up multi-bit signals).

146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \efpga_core..
Removed 64 unused cells and 1361 unused wires.
<suppressed ~129 debug messages>

147. Executing INSBUF pass (insert buffer cells for connected wires).
Add efpga_core/$auto$insbuf.cc:97:execute$3471: \eFPGA_top_i.eFPGA_inst.Tile_X0Y14_B_T_top -> \io_oeb [0]
Add efpga_core/$auto$insbuf.cc:97:execute$3472: \eFPGA_top_i.eFPGA_inst.Tile_X0Y14_A_T_top -> \io_oeb [1]
Add efpga_core/$auto$insbuf.cc:97:execute$3473: \eFPGA_top_i.eFPGA_inst.Tile_X0Y13_B_T_top -> \io_oeb [2]
Add efpga_core/$auto$insbuf.cc:97:execute$3474: \eFPGA_top_i.eFPGA_inst.Tile_X0Y13_A_T_top -> \io_oeb [3]
Add efpga_core/$auto$insbuf.cc:97:execute$3475: \eFPGA_top_i.eFPGA_inst.Tile_X0Y12_B_T_top -> \io_oeb [4]
Add efpga_core/$auto$insbuf.cc:97:execute$3476: \eFPGA_top_i.eFPGA_inst.Tile_X0Y12_A_T_top -> \io_oeb [5]
Add efpga_core/$auto$insbuf.cc:97:execute$3477: \eFPGA_top_i.eFPGA_inst.Tile_X0Y11_B_T_top -> \io_oeb [6]
Add efpga_core/$auto$insbuf.cc:97:execute$3478: \eFPGA_top_i.eFPGA_inst.Tile_X0Y11_A_T_top -> \io_oeb [7]
Add efpga_core/$auto$insbuf.cc:97:execute$3479: \eFPGA_top_i.eFPGA_inst.Tile_X0Y10_B_T_top -> \io_oeb [8]
Add efpga_core/$auto$insbuf.cc:97:execute$3480: \eFPGA_top_i.eFPGA_inst.Tile_X0Y10_A_T_top -> \io_oeb [9]
Add efpga_core/$auto$insbuf.cc:97:execute$3481: \eFPGA_top_i.eFPGA_inst.Tile_X0Y9_B_T_top -> \io_oeb [10]
Add efpga_core/$auto$insbuf.cc:97:execute$3482: \eFPGA_top_i.eFPGA_inst.Tile_X0Y9_A_T_top -> \io_oeb [11]
Add efpga_core/$auto$insbuf.cc:97:execute$3483: \eFPGA_top_i.eFPGA_inst.Tile_X0Y8_B_T_top -> \io_oeb [12]
Add efpga_core/$auto$insbuf.cc:97:execute$3484: \eFPGA_top_i.eFPGA_inst.Tile_X0Y8_A_T_top -> \io_oeb [13]
Add efpga_core/$auto$insbuf.cc:97:execute$3485: \eFPGA_top_i.eFPGA_inst.Tile_X0Y7_B_T_top -> \io_oeb [14]
Add efpga_core/$auto$insbuf.cc:97:execute$3486: \eFPGA_top_i.eFPGA_inst.Tile_X0Y7_A_T_top -> \io_oeb [15]
Add efpga_core/$auto$insbuf.cc:97:execute$3487: \eFPGA_top_i.eFPGA_inst.Tile_X0Y6_B_T_top -> \io_oeb [16]
Add efpga_core/$auto$insbuf.cc:97:execute$3488: \eFPGA_top_i.eFPGA_inst.Tile_X0Y6_A_T_top -> \io_oeb [17]
Add efpga_core/$auto$insbuf.cc:97:execute$3489: \eFPGA_top_i.eFPGA_inst.Tile_X0Y5_B_T_top -> \io_oeb [18]
Add efpga_core/$auto$insbuf.cc:97:execute$3490: \eFPGA_top_i.eFPGA_inst.Tile_X0Y5_A_T_top -> \io_oeb [19]
Add efpga_core/$auto$insbuf.cc:97:execute$3491: \eFPGA_top_i.eFPGA_inst.Tile_X0Y4_B_T_top -> \io_oeb [20]
Add efpga_core/$auto$insbuf.cc:97:execute$3492: \eFPGA_top_i.eFPGA_inst.Tile_X0Y4_A_T_top -> \io_oeb [21]
Add efpga_core/$auto$insbuf.cc:97:execute$3493: \eFPGA_top_i.eFPGA_inst.Tile_X0Y3_B_T_top -> \io_oeb [22]
Add efpga_core/$auto$insbuf.cc:97:execute$3494: \eFPGA_top_i.eFPGA_inst.Tile_X0Y3_A_T_top -> \io_oeb [23]
Add efpga_core/$auto$insbuf.cc:97:execute$3495: \eFPGA_top_i.eFPGA_inst.Tile_X0Y2_B_T_top -> \io_oeb [24]
Add efpga_core/$auto$insbuf.cc:97:execute$3496: \eFPGA_top_i.eFPGA_inst.Tile_X0Y2_A_T_top -> \io_oeb [25]
Add efpga_core/$auto$insbuf.cc:97:execute$3497: \eFPGA_top_i.eFPGA_inst.Tile_X0Y1_B_T_top -> \io_oeb [26]
Add efpga_core/$auto$insbuf.cc:97:execute$3498: \eFPGA_top_i.eFPGA_inst.Tile_X0Y1_A_T_top -> \io_oeb [27]
Add efpga_core/$auto$insbuf.cc:97:execute$3499: \eFPGA_top_i.eFPGA_inst.Tile_X0Y14_B_I_top -> \io_out [0]
Add efpga_core/$auto$insbuf.cc:97:execute$3500: \eFPGA_top_i.eFPGA_inst.Tile_X0Y14_A_I_top -> \io_out [1]
Add efpga_core/$auto$insbuf.cc:97:execute$3501: \eFPGA_top_i.eFPGA_inst.Tile_X0Y13_B_I_top -> \io_out [2]
Add efpga_core/$auto$insbuf.cc:97:execute$3502: \eFPGA_top_i.eFPGA_inst.Tile_X0Y13_A_I_top -> \io_out [3]
Add efpga_core/$auto$insbuf.cc:97:execute$3503: \eFPGA_top_i.eFPGA_inst.Tile_X0Y12_B_I_top -> \io_out [4]
Add efpga_core/$auto$insbuf.cc:97:execute$3504: \eFPGA_top_i.eFPGA_inst.Tile_X0Y12_A_I_top -> \io_out [5]
Add efpga_core/$auto$insbuf.cc:97:execute$3505: \eFPGA_top_i.eFPGA_inst.Tile_X0Y11_B_I_top -> \io_out [6]
Add efpga_core/$auto$insbuf.cc:97:execute$3506: \eFPGA_top_i.eFPGA_inst.Tile_X0Y11_A_I_top -> \io_out [7]
Add efpga_core/$auto$insbuf.cc:97:execute$3507: \eFPGA_top_i.eFPGA_inst.Tile_X0Y10_B_I_top -> \io_out [8]
Add efpga_core/$auto$insbuf.cc:97:execute$3508: \eFPGA_top_i.eFPGA_inst.Tile_X0Y10_A_I_top -> \io_out [9]
Add efpga_core/$auto$insbuf.cc:97:execute$3509: \eFPGA_top_i.eFPGA_inst.Tile_X0Y9_B_I_top -> \io_out [10]
Add efpga_core/$auto$insbuf.cc:97:execute$3510: \eFPGA_top_i.eFPGA_inst.Tile_X0Y9_A_I_top -> \io_out [11]
Add efpga_core/$auto$insbuf.cc:97:execute$3511: \eFPGA_top_i.eFPGA_inst.Tile_X0Y8_B_I_top -> \io_out [12]
Add efpga_core/$auto$insbuf.cc:97:execute$3512: \eFPGA_top_i.eFPGA_inst.Tile_X0Y8_A_I_top -> \io_out [13]
Add efpga_core/$auto$insbuf.cc:97:execute$3513: \eFPGA_top_i.eFPGA_inst.Tile_X0Y7_B_I_top -> \io_out [14]
Add efpga_core/$auto$insbuf.cc:97:execute$3514: \eFPGA_top_i.eFPGA_inst.Tile_X0Y7_A_I_top -> \io_out [15]
Add efpga_core/$auto$insbuf.cc:97:execute$3515: \eFPGA_top_i.eFPGA_inst.Tile_X0Y6_B_I_top -> \io_out [16]
Add efpga_core/$auto$insbuf.cc:97:execute$3516: \eFPGA_top_i.eFPGA_inst.Tile_X0Y6_A_I_top -> \io_out [17]
Add efpga_core/$auto$insbuf.cc:97:execute$3517: \eFPGA_top_i.eFPGA_inst.Tile_X0Y5_B_I_top -> \io_out [18]
Add efpga_core/$auto$insbuf.cc:97:execute$3518: \eFPGA_top_i.eFPGA_inst.Tile_X0Y5_A_I_top -> \io_out [19]
Add efpga_core/$auto$insbuf.cc:97:execute$3519: \eFPGA_top_i.eFPGA_inst.Tile_X0Y4_B_I_top -> \io_out [20]
Add efpga_core/$auto$insbuf.cc:97:execute$3520: \eFPGA_top_i.eFPGA_inst.Tile_X0Y4_A_I_top -> \io_out [21]
Add efpga_core/$auto$insbuf.cc:97:execute$3521: \eFPGA_top_i.eFPGA_inst.Tile_X0Y3_B_I_top -> \io_out [22]
Add efpga_core/$auto$insbuf.cc:97:execute$3522: \eFPGA_top_i.eFPGA_inst.Tile_X0Y3_A_I_top -> \io_out [23]
Add efpga_core/$auto$insbuf.cc:97:execute$3523: \eFPGA_top_i.eFPGA_inst.Tile_X0Y2_B_I_top -> \io_out [24]
Add efpga_core/$auto$insbuf.cc:97:execute$3524: \eFPGA_top_i.eFPGA_inst.Tile_X0Y2_A_I_top -> \io_out [25]
Add efpga_core/$auto$insbuf.cc:97:execute$3525: \eFPGA_top_i.eFPGA_inst.Tile_X0Y1_B_I_top -> \io_out [26]
Add efpga_core/$auto$insbuf.cc:97:execute$3526: \eFPGA_top_i.eFPGA_inst.Tile_X0Y1_A_I_top -> \io_out [27]

148. Executing CHECK pass (checking for obvious problems).
Checking module efpga_core...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/8823379f666645e59af9ff97464c6a37.lib ",
   "modules": {
      "\\efpga_core": {
         "num_wires":         34756,
         "num_wire_bits":     34837,
         "num_pub_wires":     34235,
         "num_pub_wire_bits": 34316,
         "num_ports":         8,
         "num_port_bits":     89,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1384,
         "area":              16781.094400,
         "num_cells_by_type": {
            "BlockRAM_1KB": 7,
            "DSP": 7,
            "LUT4AB": 84,
            "N_term_DSP": 1,
            "N_term_RAM_IO": 1,
            "N_term_single": 6,
            "N_term_single2": 1,
            "RAM_IO": 14,
            "RegFile": 14,
            "S_term_DSP": 1,
            "S_term_RAM_IO": 1,
            "S_term_single": 6,
            "S_term_single2": 1,
            "W_IO": 14,
            "eFPGA_Config": 1,
            "sky130_fd_sc_hd__and2_2": 200,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__buf_2": 56,
            "sky130_fd_sc_hd__conb_1": 35,
            "sky130_fd_sc_hd__dfxtp_2": 448,
            "sky130_fd_sc_hd__mux2_1": 448,
            "sky130_fd_sc_hd__nand2_2": 2,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 19,
            "sky130_fd_sc_hd__nor3b_2": 2,
            "sky130_fd_sc_hd__or2_2": 2,
            "sky130_fd_sc_hd__or3_2": 1,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4b_2": 1,
            "sky130_fd_sc_hd__or4bb_2": 2
         }
      }
   },
      "design": {
         "num_wires":         34756,
         "num_wire_bits":     34837,
         "num_pub_wires":     34235,
         "num_pub_wire_bits": 34316,
         "num_ports":         8,
         "num_port_bits":     89,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1384,
         "area":              16781.094400,
         "num_cells_by_type": {
            "BlockRAM_1KB": 7,
            "DSP": 7,
            "LUT4AB": 84,
            "N_term_DSP": 1,
            "N_term_RAM_IO": 1,
            "N_term_single": 6,
            "N_term_single2": 1,
            "RAM_IO": 14,
            "RegFile": 14,
            "S_term_DSP": 1,
            "S_term_RAM_IO": 1,
            "S_term_single": 6,
            "S_term_single2": 1,
            "W_IO": 14,
            "eFPGA_Config": 1,
            "sky130_fd_sc_hd__and2_2": 200,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__buf_2": 56,
            "sky130_fd_sc_hd__conb_1": 35,
            "sky130_fd_sc_hd__dfxtp_2": 448,
            "sky130_fd_sc_hd__mux2_1": 448,
            "sky130_fd_sc_hd__nand2_2": 2,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 19,
            "sky130_fd_sc_hd__nor3b_2": 2,
            "sky130_fd_sc_hd__or2_2": 2,
            "sky130_fd_sc_hd__or3_2": 1,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4b_2": 1,
            "sky130_fd_sc_hd__or4bb_2": 2
         }
      }
}

149. Printing statistics.

=== efpga_core ===

   Number of wires:              34756
   Number of wire bits:          34837
   Number of public wires:       34235
   Number of public wire bits:   34316
   Number of ports:                  8
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1384
     BlockRAM_1KB                    7
     DSP                             7
     LUT4AB                         84
     N_term_DSP                      1
     N_term_RAM_IO                   1
     N_term_single                   6
     N_term_single2                  1
     RAM_IO                         14
     RegFile                        14
     S_term_DSP                      1
     S_term_RAM_IO                   1
     S_term_single                   6
     S_term_single2                  1
     W_IO                           14
     eFPGA_Config                    1
     sky130_fd_sc_hd__and2_2       200
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__buf_2         56
     sky130_fd_sc_hd__conb_1        35
     sky130_fd_sc_hd__dfxtp_2      448
     sky130_fd_sc_hd__mux2_1       448
     sky130_fd_sc_hd__nand2_2        2
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2        19
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__or2_2          2
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__or4bb_2        2

   Area for cell type \S_term_single2 is unknown!
   Area for cell type \BlockRAM_1KB is unknown!
   Area for cell type \W_IO is unknown!
   Area for cell type \DSP is unknown!
   Area for cell type \LUT4AB is unknown!
   Area for cell type \N_term_DSP is unknown!
   Area for cell type \N_term_RAM_IO is unknown!
   Area for cell type \N_term_single is unknown!
   Area for cell type \N_term_single2 is unknown!
   Area for cell type \RAM_IO is unknown!
   Area for cell type \RegFile is unknown!
   Area for cell type \S_term_DSP is unknown!
   Area for cell type \S_term_RAM_IO is unknown!
   Area for cell type \S_term_single is unknown!
   Area for cell type \eFPGA_Config is unknown!

   Chip area for module '\efpga_core': 16781.094400
     of which used for sequential elements: 9529.139200 (56.78%)

150. Executing Verilog backend.
Dumping module `\efpga_core'.

151. Executing JSON backend.
