
uart_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c40  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08006ef0  08006ef0  00007ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006f94  08006f94  00007f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006f9c  08006f9c  00007f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08006fa0  08006fa0  00007fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000088  24000000  08006fa4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002f0  24000088  0800702c  00008088  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000378  0800702c  00008378  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00008088  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011831  00000000  00000000  000080b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000247d  00000000  00000000  000198e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000c38  00000000  00000000  0001bd68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000094f  00000000  00000000  0001c9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00030851  00000000  00000000  0001d2ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010604  00000000  00000000  0004db40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00136a2d  00000000  00000000  0005e144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00194b71  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003ac0  00000000  00000000  00194bb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000071  00000000  00000000  00198674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000088 	.word	0x24000088
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08006ed8 	.word	0x08006ed8

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	2400008c 	.word	0x2400008c
 80002ec:	08006ed8 	.word	0x08006ed8

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b988 	b.w	80006c8 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	468e      	mov	lr, r1
 80003d8:	4604      	mov	r4, r0
 80003da:	4688      	mov	r8, r1
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d14a      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003e0:	428a      	cmp	r2, r1
 80003e2:	4617      	mov	r7, r2
 80003e4:	d962      	bls.n	80004ac <__udivmoddi4+0xdc>
 80003e6:	fab2 f682 	clz	r6, r2
 80003ea:	b14e      	cbz	r6, 8000400 <__udivmoddi4+0x30>
 80003ec:	f1c6 0320 	rsb	r3, r6, #32
 80003f0:	fa01 f806 	lsl.w	r8, r1, r6
 80003f4:	fa20 f303 	lsr.w	r3, r0, r3
 80003f8:	40b7      	lsls	r7, r6
 80003fa:	ea43 0808 	orr.w	r8, r3, r8
 80003fe:	40b4      	lsls	r4, r6
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	fbb8 f1fe 	udiv	r1, r8, lr
 800040c:	0c23      	lsrs	r3, r4, #16
 800040e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000412:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000416:	fb01 f20c 	mul.w	r2, r1, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0x62>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f101 30ff 	add.w	r0, r1, #4294967295
 8000424:	f080 80ea 	bcs.w	80005fc <__udivmoddi4+0x22c>
 8000428:	429a      	cmp	r2, r3
 800042a:	f240 80e7 	bls.w	80005fc <__udivmoddi4+0x22c>
 800042e:	3902      	subs	r1, #2
 8000430:	443b      	add	r3, r7
 8000432:	1a9a      	subs	r2, r3, r2
 8000434:	b2a3      	uxth	r3, r4
 8000436:	fbb2 f0fe 	udiv	r0, r2, lr
 800043a:	fb0e 2210 	mls	r2, lr, r0, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb00 fc0c 	mul.w	ip, r0, ip
 8000446:	459c      	cmp	ip, r3
 8000448:	d909      	bls.n	800045e <__udivmoddi4+0x8e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000450:	f080 80d6 	bcs.w	8000600 <__udivmoddi4+0x230>
 8000454:	459c      	cmp	ip, r3
 8000456:	f240 80d3 	bls.w	8000600 <__udivmoddi4+0x230>
 800045a:	443b      	add	r3, r7
 800045c:	3802      	subs	r0, #2
 800045e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000462:	eba3 030c 	sub.w	r3, r3, ip
 8000466:	2100      	movs	r1, #0
 8000468:	b11d      	cbz	r5, 8000472 <__udivmoddi4+0xa2>
 800046a:	40f3      	lsrs	r3, r6
 800046c:	2200      	movs	r2, #0
 800046e:	e9c5 3200 	strd	r3, r2, [r5]
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d905      	bls.n	8000486 <__udivmoddi4+0xb6>
 800047a:	b10d      	cbz	r5, 8000480 <__udivmoddi4+0xb0>
 800047c:	e9c5 0100 	strd	r0, r1, [r5]
 8000480:	2100      	movs	r1, #0
 8000482:	4608      	mov	r0, r1
 8000484:	e7f5      	b.n	8000472 <__udivmoddi4+0xa2>
 8000486:	fab3 f183 	clz	r1, r3
 800048a:	2900      	cmp	r1, #0
 800048c:	d146      	bne.n	800051c <__udivmoddi4+0x14c>
 800048e:	4573      	cmp	r3, lr
 8000490:	d302      	bcc.n	8000498 <__udivmoddi4+0xc8>
 8000492:	4282      	cmp	r2, r0
 8000494:	f200 8105 	bhi.w	80006a2 <__udivmoddi4+0x2d2>
 8000498:	1a84      	subs	r4, r0, r2
 800049a:	eb6e 0203 	sbc.w	r2, lr, r3
 800049e:	2001      	movs	r0, #1
 80004a0:	4690      	mov	r8, r2
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d0e5      	beq.n	8000472 <__udivmoddi4+0xa2>
 80004a6:	e9c5 4800 	strd	r4, r8, [r5]
 80004aa:	e7e2      	b.n	8000472 <__udivmoddi4+0xa2>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f000 8090 	beq.w	80005d2 <__udivmoddi4+0x202>
 80004b2:	fab2 f682 	clz	r6, r2
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	f040 80a4 	bne.w	8000604 <__udivmoddi4+0x234>
 80004bc:	1a8a      	subs	r2, r1, r2
 80004be:	0c03      	lsrs	r3, r0, #16
 80004c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c4:	b280      	uxth	r0, r0
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	2101      	movs	r1, #1
 80004ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80004d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d6:	fb04 f20c 	mul.w	r2, r4, ip
 80004da:	429a      	cmp	r2, r3
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x11e>
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004e4:	d202      	bcs.n	80004ec <__udivmoddi4+0x11c>
 80004e6:	429a      	cmp	r2, r3
 80004e8:	f200 80e0 	bhi.w	80006ac <__udivmoddi4+0x2dc>
 80004ec:	46c4      	mov	ip, r8
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004fc:	fb02 f404 	mul.w	r4, r2, r4
 8000500:	429c      	cmp	r4, r3
 8000502:	d907      	bls.n	8000514 <__udivmoddi4+0x144>
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	f102 30ff 	add.w	r0, r2, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x142>
 800050c:	429c      	cmp	r4, r3
 800050e:	f200 80ca 	bhi.w	80006a6 <__udivmoddi4+0x2d6>
 8000512:	4602      	mov	r2, r0
 8000514:	1b1b      	subs	r3, r3, r4
 8000516:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800051a:	e7a5      	b.n	8000468 <__udivmoddi4+0x98>
 800051c:	f1c1 0620 	rsb	r6, r1, #32
 8000520:	408b      	lsls	r3, r1
 8000522:	fa22 f706 	lsr.w	r7, r2, r6
 8000526:	431f      	orrs	r7, r3
 8000528:	fa0e f401 	lsl.w	r4, lr, r1
 800052c:	fa20 f306 	lsr.w	r3, r0, r6
 8000530:	fa2e fe06 	lsr.w	lr, lr, r6
 8000534:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000538:	4323      	orrs	r3, r4
 800053a:	fa00 f801 	lsl.w	r8, r0, r1
 800053e:	fa1f fc87 	uxth.w	ip, r7
 8000542:	fbbe f0f9 	udiv	r0, lr, r9
 8000546:	0c1c      	lsrs	r4, r3, #16
 8000548:	fb09 ee10 	mls	lr, r9, r0, lr
 800054c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000550:	fb00 fe0c 	mul.w	lr, r0, ip
 8000554:	45a6      	cmp	lr, r4
 8000556:	fa02 f201 	lsl.w	r2, r2, r1
 800055a:	d909      	bls.n	8000570 <__udivmoddi4+0x1a0>
 800055c:	193c      	adds	r4, r7, r4
 800055e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000562:	f080 809c 	bcs.w	800069e <__udivmoddi4+0x2ce>
 8000566:	45a6      	cmp	lr, r4
 8000568:	f240 8099 	bls.w	800069e <__udivmoddi4+0x2ce>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	eba4 040e 	sub.w	r4, r4, lr
 8000574:	fa1f fe83 	uxth.w	lr, r3
 8000578:	fbb4 f3f9 	udiv	r3, r4, r9
 800057c:	fb09 4413 	mls	r4, r9, r3, r4
 8000580:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000584:	fb03 fc0c 	mul.w	ip, r3, ip
 8000588:	45a4      	cmp	ip, r4
 800058a:	d908      	bls.n	800059e <__udivmoddi4+0x1ce>
 800058c:	193c      	adds	r4, r7, r4
 800058e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000592:	f080 8082 	bcs.w	800069a <__udivmoddi4+0x2ca>
 8000596:	45a4      	cmp	ip, r4
 8000598:	d97f      	bls.n	800069a <__udivmoddi4+0x2ca>
 800059a:	3b02      	subs	r3, #2
 800059c:	443c      	add	r4, r7
 800059e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005a2:	eba4 040c 	sub.w	r4, r4, ip
 80005a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005aa:	4564      	cmp	r4, ip
 80005ac:	4673      	mov	r3, lr
 80005ae:	46e1      	mov	r9, ip
 80005b0:	d362      	bcc.n	8000678 <__udivmoddi4+0x2a8>
 80005b2:	d05f      	beq.n	8000674 <__udivmoddi4+0x2a4>
 80005b4:	b15d      	cbz	r5, 80005ce <__udivmoddi4+0x1fe>
 80005b6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ba:	eb64 0409 	sbc.w	r4, r4, r9
 80005be:	fa04 f606 	lsl.w	r6, r4, r6
 80005c2:	fa22 f301 	lsr.w	r3, r2, r1
 80005c6:	431e      	orrs	r6, r3
 80005c8:	40cc      	lsrs	r4, r1
 80005ca:	e9c5 6400 	strd	r6, r4, [r5]
 80005ce:	2100      	movs	r1, #0
 80005d0:	e74f      	b.n	8000472 <__udivmoddi4+0xa2>
 80005d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005d6:	0c01      	lsrs	r1, r0, #16
 80005d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005dc:	b280      	uxth	r0, r0
 80005de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005e2:	463b      	mov	r3, r7
 80005e4:	4638      	mov	r0, r7
 80005e6:	463c      	mov	r4, r7
 80005e8:	46b8      	mov	r8, r7
 80005ea:	46be      	mov	lr, r7
 80005ec:	2620      	movs	r6, #32
 80005ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80005f2:	eba2 0208 	sub.w	r2, r2, r8
 80005f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005fa:	e766      	b.n	80004ca <__udivmoddi4+0xfa>
 80005fc:	4601      	mov	r1, r0
 80005fe:	e718      	b.n	8000432 <__udivmoddi4+0x62>
 8000600:	4610      	mov	r0, r2
 8000602:	e72c      	b.n	800045e <__udivmoddi4+0x8e>
 8000604:	f1c6 0220 	rsb	r2, r6, #32
 8000608:	fa2e f302 	lsr.w	r3, lr, r2
 800060c:	40b7      	lsls	r7, r6
 800060e:	40b1      	lsls	r1, r6
 8000610:	fa20 f202 	lsr.w	r2, r0, r2
 8000614:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000618:	430a      	orrs	r2, r1
 800061a:	fbb3 f8fe 	udiv	r8, r3, lr
 800061e:	b2bc      	uxth	r4, r7
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800062a:	fb08 f904 	mul.w	r9, r8, r4
 800062e:	40b0      	lsls	r0, r6
 8000630:	4589      	cmp	r9, r1
 8000632:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000636:	b280      	uxth	r0, r0
 8000638:	d93e      	bls.n	80006b8 <__udivmoddi4+0x2e8>
 800063a:	1879      	adds	r1, r7, r1
 800063c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000640:	d201      	bcs.n	8000646 <__udivmoddi4+0x276>
 8000642:	4589      	cmp	r9, r1
 8000644:	d81f      	bhi.n	8000686 <__udivmoddi4+0x2b6>
 8000646:	eba1 0109 	sub.w	r1, r1, r9
 800064a:	fbb1 f9fe 	udiv	r9, r1, lr
 800064e:	fb09 f804 	mul.w	r8, r9, r4
 8000652:	fb0e 1119 	mls	r1, lr, r9, r1
 8000656:	b292      	uxth	r2, r2
 8000658:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800065c:	4542      	cmp	r2, r8
 800065e:	d229      	bcs.n	80006b4 <__udivmoddi4+0x2e4>
 8000660:	18ba      	adds	r2, r7, r2
 8000662:	f109 31ff 	add.w	r1, r9, #4294967295
 8000666:	d2c4      	bcs.n	80005f2 <__udivmoddi4+0x222>
 8000668:	4542      	cmp	r2, r8
 800066a:	d2c2      	bcs.n	80005f2 <__udivmoddi4+0x222>
 800066c:	f1a9 0102 	sub.w	r1, r9, #2
 8000670:	443a      	add	r2, r7
 8000672:	e7be      	b.n	80005f2 <__udivmoddi4+0x222>
 8000674:	45f0      	cmp	r8, lr
 8000676:	d29d      	bcs.n	80005b4 <__udivmoddi4+0x1e4>
 8000678:	ebbe 0302 	subs.w	r3, lr, r2
 800067c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000680:	3801      	subs	r0, #1
 8000682:	46e1      	mov	r9, ip
 8000684:	e796      	b.n	80005b4 <__udivmoddi4+0x1e4>
 8000686:	eba7 0909 	sub.w	r9, r7, r9
 800068a:	4449      	add	r1, r9
 800068c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000690:	fbb1 f9fe 	udiv	r9, r1, lr
 8000694:	fb09 f804 	mul.w	r8, r9, r4
 8000698:	e7db      	b.n	8000652 <__udivmoddi4+0x282>
 800069a:	4673      	mov	r3, lr
 800069c:	e77f      	b.n	800059e <__udivmoddi4+0x1ce>
 800069e:	4650      	mov	r0, sl
 80006a0:	e766      	b.n	8000570 <__udivmoddi4+0x1a0>
 80006a2:	4608      	mov	r0, r1
 80006a4:	e6fd      	b.n	80004a2 <__udivmoddi4+0xd2>
 80006a6:	443b      	add	r3, r7
 80006a8:	3a02      	subs	r2, #2
 80006aa:	e733      	b.n	8000514 <__udivmoddi4+0x144>
 80006ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80006b0:	443b      	add	r3, r7
 80006b2:	e71c      	b.n	80004ee <__udivmoddi4+0x11e>
 80006b4:	4649      	mov	r1, r9
 80006b6:	e79c      	b.n	80005f2 <__udivmoddi4+0x222>
 80006b8:	eba1 0109 	sub.w	r1, r1, r9
 80006bc:	46c4      	mov	ip, r8
 80006be:	fbb1 f9fe 	udiv	r9, r1, lr
 80006c2:	fb09 f804 	mul.w	r8, r9, r4
 80006c6:	e7c4      	b.n	8000652 <__udivmoddi4+0x282>

080006c8 <__aeabi_idiv0>:
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop

080006cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006d0:	f000 f96e 	bl	80009b0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d4:	f000 fe0e 	bl	80012f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d8:	f000 f870 	bl	80007bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006dc:	f000 f930 	bl	8000940 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006e0:	f000 f8e2 	bl	80008a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80006e4:	2000      	movs	r0, #0
 80006e6:	f000 fbd9 	bl	8000e9c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80006ea:	2001      	movs	r0, #1
 80006ec:	f000 fbd6 	bl	8000e9c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80006f0:	2002      	movs	r0, #2
 80006f2:	f000 fbd3 	bl	8000e9c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80006f6:	2101      	movs	r1, #1
 80006f8:	2000      	movs	r0, #0
 80006fa:	f000 fc99 	bl	8001030 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80006fe:	4b28      	ldr	r3, [pc, #160]	@ (80007a0 <main+0xd4>)
 8000700:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000704:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000706:	4b26      	ldr	r3, [pc, #152]	@ (80007a0 <main+0xd4>)
 8000708:	2200      	movs	r2, #0
 800070a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800070c:	4b24      	ldr	r3, [pc, #144]	@ (80007a0 <main+0xd4>)
 800070e:	2200      	movs	r2, #0
 8000710:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000712:	4b23      	ldr	r3, [pc, #140]	@ (80007a0 <main+0xd4>)
 8000714:	2200      	movs	r2, #0
 8000716:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000718:	4b21      	ldr	r3, [pc, #132]	@ (80007a0 <main+0xd4>)
 800071a:	2200      	movs	r2, #0
 800071c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800071e:	4920      	ldr	r1, [pc, #128]	@ (80007a0 <main+0xd4>)
 8000720:	2000      	movs	r0, #0
 8000722:	f000 fd09 	bl	8001138 <BSP_COM_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <main+0x64>
  {
    Error_Handler();
 800072c:	f000 f980 	bl	8000a30 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000730:	481c      	ldr	r0, [pc, #112]	@ (80007a4 <main+0xd8>)
 8000732:	f005 fb8d 	bl	8005e50 <iprintf>

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000736:	2000      	movs	r0, #0
 8000738:	f000 fc26 	bl	8000f88 <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 800073c:	2001      	movs	r0, #1
 800073e:	f000 fc23 	bl	8000f88 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8000742:	2002      	movs	r0, #2
 8000744:	f000 fc20 	bl	8000f88 <BSP_LED_On>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Send counter via USART2 every second */
    sprintf(uart_buffer, "Counter: %lu\r\n", counter);
 8000748:	4b17      	ldr	r3, [pc, #92]	@ (80007a8 <main+0xdc>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	461a      	mov	r2, r3
 800074e:	4917      	ldr	r1, [pc, #92]	@ (80007ac <main+0xe0>)
 8000750:	4817      	ldr	r0, [pc, #92]	@ (80007b0 <main+0xe4>)
 8000752:	f005 fb8f 	bl	8005e74 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000756:	4816      	ldr	r0, [pc, #88]	@ (80007b0 <main+0xe4>)
 8000758:	f7ff fdca 	bl	80002f0 <strlen>
 800075c:	4603      	mov	r3, r0
 800075e:	b29a      	uxth	r2, r3
 8000760:	f04f 33ff 	mov.w	r3, #4294967295
 8000764:	4912      	ldr	r1, [pc, #72]	@ (80007b0 <main+0xe4>)
 8000766:	4813      	ldr	r0, [pc, #76]	@ (80007b4 <main+0xe8>)
 8000768:	f004 f892 	bl	8004890 <HAL_UART_Transmit>
    counter++;
 800076c:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <main+0xdc>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	3301      	adds	r3, #1
 8000772:	4a0d      	ldr	r2, [pc, #52]	@ (80007a8 <main+0xdc>)
 8000774:	6013      	str	r3, [r2, #0]
    HAL_Delay(1000);
 8000776:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800077a:	f000 fe4d 	bl	8001418 <HAL_Delay>

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 800077e:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <main+0xec>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b01      	cmp	r3, #1
 8000784:	d1e0      	bne.n	8000748 <main+0x7c>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 8000786:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <main+0xec>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle leds ---- */
      BSP_LED_Toggle(LED_GREEN);
 800078c:	2000      	movs	r0, #0
 800078e:	f000 fc25 	bl	8000fdc <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_YELLOW);
 8000792:	2001      	movs	r0, #1
 8000794:	f000 fc22 	bl	8000fdc <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_RED);
 8000798:	2002      	movs	r0, #2
 800079a:	f000 fc1f 	bl	8000fdc <BSP_LED_Toggle>
    sprintf(uart_buffer, "Counter: %lu\r\n", counter);
 800079e:	e7d3      	b.n	8000748 <main+0x7c>
 80007a0:	240000a4 	.word	0x240000a4
 80007a4:	08006ef0 	.word	0x08006ef0
 80007a8:	2400014c 	.word	0x2400014c
 80007ac:	08006f0c 	.word	0x08006f0c
 80007b0:	24000150 	.word	0x24000150
 80007b4:	240000b8 	.word	0x240000b8
 80007b8:	240000b4 	.word	0x240000b4

080007bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b09c      	sub	sp, #112	@ 0x70
 80007c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007c6:	224c      	movs	r2, #76	@ 0x4c
 80007c8:	2100      	movs	r1, #0
 80007ca:	4618      	mov	r0, r3
 80007cc:	f005 fbb7 	bl	8005f3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	2220      	movs	r2, #32
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f005 fbb1 	bl	8005f3e <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xE003FFFF;
 80007dc:	4b2f      	ldr	r3, [pc, #188]	@ (800089c <SystemClock_Config+0xe0>)
 80007de:	4a30      	ldr	r2, [pc, #192]	@ (80008a0 <SystemClock_Config+0xe4>)
 80007e0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007e4:	2004      	movs	r0, #4
 80007e6:	f001 fa0b 	bl	8001c00 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007ea:	2300      	movs	r3, #0
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	4b2d      	ldr	r3, [pc, #180]	@ (80008a4 <SystemClock_Config+0xe8>)
 80007f0:	699b      	ldr	r3, [r3, #24]
 80007f2:	4a2c      	ldr	r2, [pc, #176]	@ (80008a4 <SystemClock_Config+0xe8>)
 80007f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007f8:	6193      	str	r3, [r2, #24]
 80007fa:	4b2a      	ldr	r3, [pc, #168]	@ (80008a4 <SystemClock_Config+0xe8>)
 80007fc:	699b      	ldr	r3, [r3, #24]
 80007fe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000806:	bf00      	nop
 8000808:	4b26      	ldr	r3, [pc, #152]	@ (80008a4 <SystemClock_Config+0xe8>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000810:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000814:	d1f8      	bne.n	8000808 <SystemClock_Config+0x4c>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000816:	2302      	movs	r3, #2
 8000818:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800081a:	2301      	movs	r3, #1
 800081c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800081e:	2340      	movs	r3, #64	@ 0x40
 8000820:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000822:	2302      	movs	r3, #2
 8000824:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000826:	2300      	movs	r3, #0
 8000828:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800082a:	2304      	movs	r3, #4
 800082c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 800082e:	2308      	movs	r3, #8
 8000830:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000832:	2302      	movs	r3, #2
 8000834:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000836:	2304      	movs	r3, #4
 8000838:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800083a:	2302      	movs	r3, #2
 800083c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800083e:	230c      	movs	r3, #12
 8000840:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000842:	2300      	movs	r3, #0
 8000844:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800084e:	4618      	mov	r0, r3
 8000850:	f001 fa30 	bl	8001cb4 <HAL_RCC_OscConfig>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800085a:	f000 f8e9 	bl	8000a30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085e:	233f      	movs	r3, #63	@ 0x3f
 8000860:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000862:	2303      	movs	r3, #3
 8000864:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800086a:	2300      	movs	r3, #0
 800086c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000872:	2300      	movs	r3, #0
 8000874:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800087a:	2300      	movs	r3, #0
 800087c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	2101      	movs	r1, #1
 8000882:	4618      	mov	r0, r3
 8000884:	f001 fe48 	bl	8002518 <HAL_RCC_ClockConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800088e:	f000 f8cf 	bl	8000a30 <Error_Handler>
  }
}
 8000892:	bf00      	nop
 8000894:	3770      	adds	r7, #112	@ 0x70
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	58024400 	.word	0x58024400
 80008a0:	e003ffff 	.word	0xe003ffff
 80008a4:	58024800 	.word	0x58024800

080008a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008ac:	4b22      	ldr	r3, [pc, #136]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008ae:	4a23      	ldr	r2, [pc, #140]	@ (800093c <MX_USART2_UART_Init+0x94>)
 80008b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008b2:	4b21      	ldr	r3, [pc, #132]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008ce:	220c      	movs	r2, #12
 80008d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d2:	4b19      	ldr	r3, [pc, #100]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d8:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008da:	2200      	movs	r2, #0
 80008dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008de:	4b16      	ldr	r3, [pc, #88]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008e4:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ea:	4b13      	ldr	r3, [pc, #76]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008f0:	4811      	ldr	r0, [pc, #68]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 80008f2:	f003 ff7d 	bl	80047f0 <HAL_UART_Init>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008fc:	f000 f898 	bl	8000a30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000900:	2100      	movs	r1, #0
 8000902:	480d      	ldr	r0, [pc, #52]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 8000904:	f005 f917 	bl	8005b36 <HAL_UARTEx_SetTxFifoThreshold>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800090e:	f000 f88f 	bl	8000a30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000912:	2100      	movs	r1, #0
 8000914:	4808      	ldr	r0, [pc, #32]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 8000916:	f005 f94c 	bl	8005bb2 <HAL_UARTEx_SetRxFifoThreshold>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000920:	f000 f886 	bl	8000a30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000924:	4804      	ldr	r0, [pc, #16]	@ (8000938 <MX_USART2_UART_Init+0x90>)
 8000926:	f005 f8cd 	bl	8005ac4 <HAL_UARTEx_DisableFifoMode>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000930:	f000 f87e 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}
 8000938:	240000b8 	.word	0x240000b8
 800093c:	40004400 	.word	0x40004400

08000940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <MX_GPIO_Init+0x6c>)
 8000948:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800094c:	4a17      	ldr	r2, [pc, #92]	@ (80009ac <MX_GPIO_Init+0x6c>)
 800094e:	f043 0304 	orr.w	r3, r3, #4
 8000952:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000956:	4b15      	ldr	r3, [pc, #84]	@ (80009ac <MX_GPIO_Init+0x6c>)
 8000958:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800095c:	f003 0304 	and.w	r3, r3, #4
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000964:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <MX_GPIO_Init+0x6c>)
 8000966:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800096a:	4a10      	ldr	r2, [pc, #64]	@ (80009ac <MX_GPIO_Init+0x6c>)
 800096c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000970:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000974:	4b0d      	ldr	r3, [pc, #52]	@ (80009ac <MX_GPIO_Init+0x6c>)
 8000976:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800097a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800097e:	60bb      	str	r3, [r7, #8]
 8000980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <MX_GPIO_Init+0x6c>)
 8000984:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000988:	4a08      	ldr	r2, [pc, #32]	@ (80009ac <MX_GPIO_Init+0x6c>)
 800098a:	f043 0301 	orr.w	r3, r3, #1
 800098e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <MX_GPIO_Init+0x6c>)
 8000994:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	607b      	str	r3, [r7, #4]
 800099e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009a0:	bf00      	nop
 80009a2:	3714      	adds	r7, #20
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr
 80009ac:	58024400 	.word	0x58024400

080009b0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80009b6:	463b      	mov	r3, r7
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
 80009c0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80009c2:	f000 fe5d 	bl	8001680 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80009c6:	2301      	movs	r3, #1
 80009c8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80009d2:	231f      	movs	r3, #31
 80009d4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80009d6:	2387      	movs	r3, #135	@ 0x87
 80009d8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80009da:	2300      	movs	r3, #0
 80009dc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80009de:	2300      	movs	r3, #0
 80009e0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80009e2:	2301      	movs	r3, #1
 80009e4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80009e6:	2301      	movs	r3, #1
 80009e8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80009ea:	2300      	movs	r3, #0
 80009ec:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80009ee:	2300      	movs	r3, #0
 80009f0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80009f2:	463b      	mov	r3, r7
 80009f4:	4618      	mov	r0, r3
 80009f6:	f000 fe7b 	bl	80016f0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80009fa:	2004      	movs	r0, #4
 80009fc:	f000 fe58 	bl	80016b0 <HAL_MPU_Enable>

}
 8000a00:	bf00      	nop
 8000a02:	3710      	adds	r7, #16
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}

08000a08 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d102      	bne.n	8000a1e <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000a18:	4b04      	ldr	r3, [pc, #16]	@ (8000a2c <BSP_PB_Callback+0x24>)
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	601a      	str	r2, [r3, #0]
  }
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	240000b4 	.word	0x240000b4

08000a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a34:	b672      	cpsid	i
}
 8000a36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <Error_Handler+0x8>

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	4b0a      	ldr	r3, [pc, #40]	@ (8000a6c <HAL_MspInit+0x30>)
 8000a44:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000a48:	4a08      	ldr	r2, [pc, #32]	@ (8000a6c <HAL_MspInit+0x30>)
 8000a4a:	f043 0302 	orr.w	r3, r3, #2
 8000a4e:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000a52:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <HAL_MspInit+0x30>)
 8000a54:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000a58:	f003 0302 	and.w	r3, r3, #2
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a60:	bf00      	nop
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	58024400 	.word	0x58024400

08000a70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b0ba      	sub	sp, #232	@ 0xe8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a78:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]
 8000a86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a88:	f107 0310 	add.w	r3, r7, #16
 8000a8c:	22c0      	movs	r2, #192	@ 0xc0
 8000a8e:	2100      	movs	r1, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f005 fa54 	bl	8005f3e <memset>
  if(huart->Instance==USART2)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a26      	ldr	r2, [pc, #152]	@ (8000b34 <HAL_UART_MspInit+0xc4>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d145      	bne.n	8000b2c <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000aa0:	f04f 0202 	mov.w	r2, #2
 8000aa4:	f04f 0300 	mov.w	r3, #0
 8000aa8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000aac:	2300      	movs	r3, #0
 8000aae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab2:	f107 0310 	add.w	r3, r7, #16
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f002 f8ba 	bl	8002c30 <HAL_RCCEx_PeriphCLKConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000ac2:	f7ff ffb5 	bl	8000a30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b38 <HAL_UART_MspInit+0xc8>)
 8000ac8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000acc:	4a1a      	ldr	r2, [pc, #104]	@ (8000b38 <HAL_UART_MspInit+0xc8>)
 8000ace:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ad2:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000ad6:	4b18      	ldr	r3, [pc, #96]	@ (8000b38 <HAL_UART_MspInit+0xc8>)
 8000ad8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	4b14      	ldr	r3, [pc, #80]	@ (8000b38 <HAL_UART_MspInit+0xc8>)
 8000ae6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000aea:	4a13      	ldr	r2, [pc, #76]	@ (8000b38 <HAL_UART_MspInit+0xc8>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000af4:	4b10      	ldr	r3, [pc, #64]	@ (8000b38 <HAL_UART_MspInit+0xc8>)
 8000af6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60bb      	str	r3, [r7, #8]
 8000b00:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b02:	230c      	movs	r3, #12
 8000b04:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b1a:	2307      	movs	r3, #7
 8000b1c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b20:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b24:	4619      	mov	r1, r3
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <HAL_UART_MspInit+0xcc>)
 8000b28:	f000 fe86 	bl	8001838 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b2c:	bf00      	nop
 8000b2e:	37e8      	adds	r7, #232	@ 0xe8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40004400 	.word	0x40004400
 8000b38:	58024400 	.word	0x58024400
 8000b3c:	58020000 	.word	0x58020000

08000b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <NMI_Handler+0x4>

08000b48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <HardFault_Handler+0x4>

08000b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <MemManage_Handler+0x4>

08000b58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <BusFault_Handler+0x4>

08000b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <UsageFault_Handler+0x4>

08000b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b96:	f000 fc1f 	bl	80013d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f000 fab6 	bl	8001114 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}

08000bac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	e00a      	b.n	8000bd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bbe:	f3af 8000 	nop.w
 8000bc2:	4601      	mov	r1, r0
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	1c5a      	adds	r2, r3, #1
 8000bc8:	60ba      	str	r2, [r7, #8]
 8000bca:	b2ca      	uxtb	r2, r1
 8000bcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	dbf0      	blt.n	8000bbe <_read+0x12>
  }

  return len;
 8000bdc:	687b      	ldr	r3, [r7, #4]
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3718      	adds	r7, #24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b086      	sub	sp, #24
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	60f8      	str	r0, [r7, #12]
 8000bee:	60b9      	str	r1, [r7, #8]
 8000bf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	e009      	b.n	8000c0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 fafb 	bl	80011fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697a      	ldr	r2, [r7, #20]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	dbf1      	blt.n	8000bf8 <_write+0x12>
  }
  return len;
 8000c14:	687b      	ldr	r3, [r7, #4]
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3718      	adds	r7, #24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <_close>:

int _close(int file)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b083      	sub	sp, #12
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c46:	605a      	str	r2, [r3, #4]
  return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <_isatty>:

int _isatty(int file)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c5e:	2301      	movs	r3, #1
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c90:	4a14      	ldr	r2, [pc, #80]	@ (8000ce4 <_sbrk+0x5c>)
 8000c92:	4b15      	ldr	r3, [pc, #84]	@ (8000ce8 <_sbrk+0x60>)
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c9c:	4b13      	ldr	r3, [pc, #76]	@ (8000cec <_sbrk+0x64>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d102      	bne.n	8000caa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca4:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <_sbrk+0x64>)
 8000ca6:	4a12      	ldr	r2, [pc, #72]	@ (8000cf0 <_sbrk+0x68>)
 8000ca8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000caa:	4b10      	ldr	r3, [pc, #64]	@ (8000cec <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d207      	bcs.n	8000cc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb8:	f005 f990 	bl	8005fdc <__errno>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	220c      	movs	r2, #12
 8000cc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc6:	e009      	b.n	8000cdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc8:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <_sbrk+0x64>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cce:	4b07      	ldr	r3, [pc, #28]	@ (8000cec <_sbrk+0x64>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	4a05      	ldr	r2, [pc, #20]	@ (8000cec <_sbrk+0x64>)
 8000cd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cda:	68fb      	ldr	r3, [r7, #12]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3718      	adds	r7, #24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	24100000 	.word	0x24100000
 8000ce8:	00000400 	.word	0x00000400
 8000cec:	24000184 	.word	0x24000184
 8000cf0:	24000378 	.word	0x24000378

08000cf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8000df4 <SystemInit+0x100>)
 8000cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cfe:	4a3d      	ldr	r2, [pc, #244]	@ (8000df4 <SystemInit+0x100>)
 8000d00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d08:	4b3b      	ldr	r3, [pc, #236]	@ (8000df8 <SystemInit+0x104>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f003 030f 	and.w	r3, r3, #15
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d807      	bhi.n	8000d24 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d14:	4b38      	ldr	r3, [pc, #224]	@ (8000df8 <SystemInit+0x104>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f023 030f 	bic.w	r3, r3, #15
 8000d1c:	4a36      	ldr	r2, [pc, #216]	@ (8000df8 <SystemInit+0x104>)
 8000d1e:	f043 0303 	orr.w	r3, r3, #3
 8000d22:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d24:	4b35      	ldr	r3, [pc, #212]	@ (8000dfc <SystemInit+0x108>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a34      	ldr	r2, [pc, #208]	@ (8000dfc <SystemInit+0x108>)
 8000d2a:	f043 0301 	orr.w	r3, r3, #1
 8000d2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d30:	4b32      	ldr	r3, [pc, #200]	@ (8000dfc <SystemInit+0x108>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d36:	4b31      	ldr	r3, [pc, #196]	@ (8000dfc <SystemInit+0x108>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	4930      	ldr	r1, [pc, #192]	@ (8000dfc <SystemInit+0x108>)
 8000d3c:	4b30      	ldr	r3, [pc, #192]	@ (8000e00 <SystemInit+0x10c>)
 8000d3e:	4013      	ands	r3, r2
 8000d40:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d42:	4b2d      	ldr	r3, [pc, #180]	@ (8000df8 <SystemInit+0x104>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 030c 	and.w	r3, r3, #12
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d007      	beq.n	8000d5e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d4e:	4b2a      	ldr	r3, [pc, #168]	@ (8000df8 <SystemInit+0x104>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f023 030f 	bic.w	r3, r3, #15
 8000d56:	4a28      	ldr	r2, [pc, #160]	@ (8000df8 <SystemInit+0x104>)
 8000d58:	f043 0303 	orr.w	r3, r3, #3
 8000d5c:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000d5e:	4b27      	ldr	r3, [pc, #156]	@ (8000dfc <SystemInit+0x108>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000d64:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <SystemInit+0x108>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000d6a:	4b24      	ldr	r3, [pc, #144]	@ (8000dfc <SystemInit+0x108>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d70:	4b22      	ldr	r3, [pc, #136]	@ (8000dfc <SystemInit+0x108>)
 8000d72:	4a24      	ldr	r2, [pc, #144]	@ (8000e04 <SystemInit+0x110>)
 8000d74:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d76:	4b21      	ldr	r3, [pc, #132]	@ (8000dfc <SystemInit+0x108>)
 8000d78:	4a23      	ldr	r2, [pc, #140]	@ (8000e08 <SystemInit+0x114>)
 8000d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <SystemInit+0x108>)
 8000d7e:	4a23      	ldr	r2, [pc, #140]	@ (8000e0c <SystemInit+0x118>)
 8000d80:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d82:	4b1e      	ldr	r3, [pc, #120]	@ (8000dfc <SystemInit+0x108>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d88:	4b1c      	ldr	r3, [pc, #112]	@ (8000dfc <SystemInit+0x108>)
 8000d8a:	4a20      	ldr	r2, [pc, #128]	@ (8000e0c <SystemInit+0x118>)
 8000d8c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <SystemInit+0x108>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d94:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <SystemInit+0x108>)
 8000d96:	4a1d      	ldr	r2, [pc, #116]	@ (8000e0c <SystemInit+0x118>)
 8000d98:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d9a:	4b18      	ldr	r3, [pc, #96]	@ (8000dfc <SystemInit+0x108>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000da0:	4b16      	ldr	r3, [pc, #88]	@ (8000dfc <SystemInit+0x108>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a15      	ldr	r2, [pc, #84]	@ (8000dfc <SystemInit+0x108>)
 8000da6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000daa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000dac:	4b13      	ldr	r3, [pc, #76]	@ (8000dfc <SystemInit+0x108>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000db2:	4b12      	ldr	r3, [pc, #72]	@ (8000dfc <SystemInit+0x108>)
 8000db4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000db8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d113      	bne.n	8000de8 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000dc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000dfc <SystemInit+0x108>)
 8000dc2:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000dc6:	4a0d      	ldr	r2, [pc, #52]	@ (8000dfc <SystemInit+0x108>)
 8000dc8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dcc:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <SystemInit+0x11c>)
 8000dd2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000dd6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000dd8:	4b08      	ldr	r3, [pc, #32]	@ (8000dfc <SystemInit+0x108>)
 8000dda:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000dde:	4a07      	ldr	r2, [pc, #28]	@ (8000dfc <SystemInit+0x108>)
 8000de0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000de4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000de8:	bf00      	nop
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	e000ed00 	.word	0xe000ed00
 8000df8:	52002000 	.word	0x52002000
 8000dfc:	58024400 	.word	0x58024400
 8000e00:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e04:	02020200 	.word	0x02020200
 8000e08:	01ff0000 	.word	0x01ff0000
 8000e0c:	01010280 	.word	0x01010280
 8000e10:	52004000 	.word	0x52004000

08000e14 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000e18:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <ExitRun0Mode+0x2c>)
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	4a08      	ldr	r2, [pc, #32]	@ (8000e40 <ExitRun0Mode+0x2c>)
 8000e1e:	f023 0302 	bic.w	r3, r3, #2
 8000e22:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e24:	bf00      	nop
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <ExitRun0Mode+0x2c>)
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d0f9      	beq.n	8000e26 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000e32:	bf00      	nop
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	58024800 	.word	0x58024800

08000e44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e44:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000e80 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000e48:	f7ff ffe4 	bl	8000e14 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e4c:	f7ff ff52 	bl	8000cf4 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e50:	480c      	ldr	r0, [pc, #48]	@ (8000e84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e52:	490d      	ldr	r1, [pc, #52]	@ (8000e88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e54:	4a0d      	ldr	r2, [pc, #52]	@ (8000e8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e58:	e002      	b.n	8000e60 <LoopCopyDataInit>

08000e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5e:	3304      	adds	r3, #4

08000e60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8000e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e64:	d3f9      	bcc.n	8000e5a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e66:	4a0a      	ldr	r2, [pc, #40]	@ (8000e90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e68:	4c0a      	ldr	r4, [pc, #40]	@ (8000e94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e6c:	e001      	b.n	8000e72 <LoopFillZerobss>

08000e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e70:	3204      	adds	r2, #4

08000e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e74:	d3fb      	bcc.n	8000e6e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e76:	f005 f8b7 	bl	8005fe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e7a:	f7ff fc27 	bl	80006cc <main>
  bx  lr
 8000e7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e80:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8000e84:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e88:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 8000e8c:	08006fa4 	.word	0x08006fa4
  ldr r2, =_sbss
 8000e90:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 8000e94:	24000378 	.word	0x24000378

08000e98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e98:	e7fe      	b.n	8000e98 <ADC_IRQHandler>
	...

08000e9c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b08c      	sub	sp, #48	@ 0x30
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d009      	beq.n	8000ec4 <BSP_LED_Init+0x28>
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d006      	beq.n	8000ec4 <BSP_LED_Init+0x28>
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d003      	beq.n	8000ec4 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ebc:	f06f 0301 	mvn.w	r3, #1
 8000ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ec2:	e055      	b.n	8000f70 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d10f      	bne.n	8000eea <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000eca:	4b2c      	ldr	r3, [pc, #176]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000ecc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ed0:	4a2a      	ldr	r2, [pc, #168]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000ed2:	f043 0302 	orr.w	r3, r3, #2
 8000ed6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000eda:	4b28      	ldr	r3, [pc, #160]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000edc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ee0:	f003 0302 	and.w	r3, r3, #2
 8000ee4:	617b      	str	r3, [r7, #20]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	e021      	b.n	8000f2e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d10f      	bne.n	8000f10 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000ef0:	4b22      	ldr	r3, [pc, #136]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000ef2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ef6:	4a21      	ldr	r2, [pc, #132]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000ef8:	f043 0310 	orr.w	r3, r3, #16
 8000efc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000f00:	4b1e      	ldr	r3, [pc, #120]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000f02:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000f06:	f003 0310 	and.w	r3, r3, #16
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	e00e      	b.n	8000f2e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000f10:	4b1a      	ldr	r3, [pc, #104]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000f12:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000f16:	4a19      	ldr	r2, [pc, #100]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000f18:	f043 0302 	orr.w	r3, r3, #2
 8000f1c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000f20:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <BSP_LED_Init+0xe0>)
 8000f22:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	4a13      	ldr	r2, [pc, #76]	@ (8000f80 <BSP_LED_Init+0xe4>)
 8000f32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f36:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f40:	2303      	movs	r3, #3
 8000f42:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	4a0f      	ldr	r2, [pc, #60]	@ (8000f84 <BSP_LED_Init+0xe8>)
 8000f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f4c:	f107 0218 	add.w	r2, r7, #24
 8000f50:	4611      	mov	r1, r2
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 fc70 	bl	8001838 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f84 <BSP_LED_Init+0xe8>)
 8000f5c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	4a07      	ldr	r2, [pc, #28]	@ (8000f80 <BSP_LED_Init+0xe4>)
 8000f64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	f000 fe14 	bl	8001b98 <HAL_GPIO_WritePin>
  }

  return ret;
 8000f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3730      	adds	r7, #48	@ 0x30
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	58024400 	.word	0x58024400
 8000f80:	08006f2c 	.word	0x08006f2c
 8000f84:	2400000c 	.word	0x2400000c

08000f88 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d009      	beq.n	8000fb0 <BSP_LED_On+0x28>
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d006      	beq.n	8000fb0 <BSP_LED_On+0x28>
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d003      	beq.n	8000fb0 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000fa8:	f06f 0301 	mvn.w	r3, #1
 8000fac:	60fb      	str	r3, [r7, #12]
 8000fae:	e00b      	b.n	8000fc8 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	4a08      	ldr	r2, [pc, #32]	@ (8000fd4 <BSP_LED_On+0x4c>)
 8000fb4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	4a07      	ldr	r2, [pc, #28]	@ (8000fd8 <BSP_LED_On+0x50>)
 8000fbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f000 fde8 	bl	8001b98 <HAL_GPIO_WritePin>
  }

  return ret;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	2400000c 	.word	0x2400000c
 8000fd8:	08006f2c 	.word	0x08006f2c

08000fdc <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d009      	beq.n	8001004 <BSP_LED_Toggle+0x28>
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d006      	beq.n	8001004 <BSP_LED_Toggle+0x28>
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d003      	beq.n	8001004 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ffc:	f06f 0301 	mvn.w	r3, #1
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	e00b      	b.n	800101c <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	4a08      	ldr	r2, [pc, #32]	@ (8001028 <BSP_LED_Toggle+0x4c>)
 8001008:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	4907      	ldr	r1, [pc, #28]	@ (800102c <BSP_LED_Toggle+0x50>)
 8001010:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001014:	4619      	mov	r1, r3
 8001016:	4610      	mov	r0, r2
 8001018:	f000 fdd7 	bl	8001bca <HAL_GPIO_TogglePin>
  }

  return ret;
 800101c:	68fb      	ldr	r3, [r7, #12]
}
 800101e:	4618      	mov	r0, r3
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2400000c 	.word	0x2400000c
 800102c:	08006f2c 	.word	0x08006f2c

08001030 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	460a      	mov	r2, r1
 800103a:	71fb      	strb	r3, [r7, #7]
 800103c:	4613      	mov	r3, r2
 800103e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001040:	4b2e      	ldr	r3, [pc, #184]	@ (80010fc <BSP_PB_Init+0xcc>)
 8001042:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001046:	4a2d      	ldr	r2, [pc, #180]	@ (80010fc <BSP_PB_Init+0xcc>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001050:	4b2a      	ldr	r3, [pc, #168]	@ (80010fc <BSP_PB_Init+0xcc>)
 8001052:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001056:	f003 0304 	and.w	r3, r3, #4
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800105e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001062:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001064:	2302      	movs	r3, #2
 8001066:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001068:	2302      	movs	r3, #2
 800106a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800106c:	79bb      	ldrb	r3, [r7, #6]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10c      	bne.n	800108c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001072:	2300      	movs	r3, #0
 8001074:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	4a21      	ldr	r2, [pc, #132]	@ (8001100 <BSP_PB_Init+0xd0>)
 800107a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107e:	f107 020c 	add.w	r2, r7, #12
 8001082:	4611      	mov	r1, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f000 fbd7 	bl	8001838 <HAL_GPIO_Init>
 800108a:	e031      	b.n	80010f0 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800108c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001090:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	4a1a      	ldr	r2, [pc, #104]	@ (8001100 <BSP_PB_Init+0xd0>)
 8001096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109a:	f107 020c 	add.w	r2, r7, #12
 800109e:	4611      	mov	r1, r2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 fbc9 	bl	8001838 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	00db      	lsls	r3, r3, #3
 80010aa:	4a16      	ldr	r2, [pc, #88]	@ (8001104 <BSP_PB_Init+0xd4>)
 80010ac:	441a      	add	r2, r3
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	4915      	ldr	r1, [pc, #84]	@ (8001108 <BSP_PB_Init+0xd8>)
 80010b2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010b6:	4619      	mov	r1, r3
 80010b8:	4610      	mov	r0, r2
 80010ba:	f000 fb78 	bl	80017ae <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	4a10      	ldr	r2, [pc, #64]	@ (8001104 <BSP_PB_Init+0xd4>)
 80010c4:	1898      	adds	r0, r3, r2
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	4a10      	ldr	r2, [pc, #64]	@ (800110c <BSP_PB_Init+0xdc>)
 80010ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ce:	461a      	mov	r2, r3
 80010d0:	2100      	movs	r1, #0
 80010d2:	f000 fb4d 	bl	8001770 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80010d6:	2028      	movs	r0, #40	@ 0x28
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	4a0d      	ldr	r2, [pc, #52]	@ (8001110 <BSP_PB_Init+0xe0>)
 80010dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e0:	2200      	movs	r2, #0
 80010e2:	4619      	mov	r1, r3
 80010e4:	f000 fa97 	bl	8001616 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80010e8:	2328      	movs	r3, #40	@ 0x28
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 faad 	bl	800164a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3720      	adds	r7, #32
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	58024400 	.word	0x58024400
 8001100:	24000018 	.word	0x24000018
 8001104:	24000188 	.word	0x24000188
 8001108:	08006f34 	.word	0x08006f34
 800110c:	2400001c 	.word	0x2400001c
 8001110:	24000020 	.word	0x24000020

08001114 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	00db      	lsls	r3, r3, #3
 8001122:	4a04      	ldr	r2, [pc, #16]	@ (8001134 <BSP_PB_IRQHandler+0x20>)
 8001124:	4413      	add	r3, r2
 8001126:	4618      	mov	r0, r3
 8001128:	f000 fb56 	bl	80017d8 <HAL_EXTI_IRQHandler>
}
 800112c:	bf00      	nop
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	24000188 	.word	0x24000188

08001138 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	6039      	str	r1, [r7, #0]
 8001142:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800114e:	f06f 0301 	mvn.w	r3, #1
 8001152:	60fb      	str	r3, [r7, #12]
 8001154:	e018      	b.n	8001188 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	2294      	movs	r2, #148	@ 0x94
 800115a:	fb02 f303 	mul.w	r3, r2, r3
 800115e:	4a0d      	ldr	r2, [pc, #52]	@ (8001194 <BSP_COM_Init+0x5c>)
 8001160:	4413      	add	r3, r2
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f86e 	bl	8001244 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	2294      	movs	r2, #148	@ 0x94
 800116c:	fb02 f303 	mul.w	r3, r2, r3
 8001170:	4a08      	ldr	r2, [pc, #32]	@ (8001194 <BSP_COM_Init+0x5c>)
 8001172:	4413      	add	r3, r2
 8001174:	6839      	ldr	r1, [r7, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f80e 	bl	8001198 <MX_USART3_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d002      	beq.n	8001188 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001182:	f06f 0303 	mvn.w	r3, #3
 8001186:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001188:	68fb      	ldr	r3, [r7, #12]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	24000190 	.word	0x24000190

08001198 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <MX_USART3_Init+0x60>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	220c      	movs	r2, #12
 80011b6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	895b      	ldrh	r3, [r3, #10]
 80011bc:	461a      	mov	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685a      	ldr	r2, [r3, #4]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	891b      	ldrh	r3, [r3, #8]
 80011ce:	461a      	mov	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	899b      	ldrh	r3, [r3, #12]
 80011d8:	461a      	mov	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011e4:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f003 fb02 	bl	80047f0 <HAL_UART_Init>
 80011ec:	4603      	mov	r3, r0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	24000008 	.word	0x24000008

080011fc <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001204:	4b09      	ldr	r3, [pc, #36]	@ (800122c <__io_putchar+0x30>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	461a      	mov	r2, r3
 800120a:	2394      	movs	r3, #148	@ 0x94
 800120c:	fb02 f303 	mul.w	r3, r2, r3
 8001210:	4a07      	ldr	r2, [pc, #28]	@ (8001230 <__io_putchar+0x34>)
 8001212:	1898      	adds	r0, r3, r2
 8001214:	1d39      	adds	r1, r7, #4
 8001216:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800121a:	2201      	movs	r2, #1
 800121c:	f003 fb38 	bl	8004890 <HAL_UART_Transmit>
  return ch;
 8001220:	687b      	ldr	r3, [r7, #4]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	24000224 	.word	0x24000224
 8001230:	24000190 	.word	0x24000190

08001234 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001238:	2000      	movs	r0, #0
 800123a:	f7ff fbe5 	bl	8000a08 <BSP_PB_Callback>
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b08a      	sub	sp, #40	@ 0x28
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800124c:	4b27      	ldr	r3, [pc, #156]	@ (80012ec <COM1_MspInit+0xa8>)
 800124e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001252:	4a26      	ldr	r2, [pc, #152]	@ (80012ec <COM1_MspInit+0xa8>)
 8001254:	f043 0308 	orr.w	r3, r3, #8
 8001258:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800125c:	4b23      	ldr	r3, [pc, #140]	@ (80012ec <COM1_MspInit+0xa8>)
 800125e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001262:	f003 0308 	and.w	r3, r3, #8
 8001266:	613b      	str	r3, [r7, #16]
 8001268:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800126a:	4b20      	ldr	r3, [pc, #128]	@ (80012ec <COM1_MspInit+0xa8>)
 800126c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001270:	4a1e      	ldr	r2, [pc, #120]	@ (80012ec <COM1_MspInit+0xa8>)
 8001272:	f043 0308 	orr.w	r3, r3, #8
 8001276:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800127a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <COM1_MspInit+0xa8>)
 800127c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001280:	f003 0308 	and.w	r3, r3, #8
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001288:	4b18      	ldr	r3, [pc, #96]	@ (80012ec <COM1_MspInit+0xa8>)
 800128a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800128e:	4a17      	ldr	r2, [pc, #92]	@ (80012ec <COM1_MspInit+0xa8>)
 8001290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001294:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <COM1_MspInit+0xa8>)
 800129a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800129e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80012a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012aa:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80012ac:	2302      	movs	r3, #2
 80012ae:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b0:	2302      	movs	r3, #2
 80012b2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80012b4:	2301      	movs	r3, #1
 80012b6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80012b8:	2307      	movs	r3, #7
 80012ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	4619      	mov	r1, r3
 80012c2:	480b      	ldr	r0, [pc, #44]	@ (80012f0 <COM1_MspInit+0xac>)
 80012c4:	f000 fab8 	bl	8001838 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80012c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012cc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80012d2:	2307      	movs	r3, #7
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4804      	ldr	r0, [pc, #16]	@ (80012f0 <COM1_MspInit+0xac>)
 80012de:	f000 faab 	bl	8001838 <HAL_GPIO_Init>
}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	@ 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	58024400 	.word	0x58024400
 80012f0:	58020c00 	.word	0x58020c00

080012f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012fa:	2003      	movs	r0, #3
 80012fc:	f000 f980 	bl	8001600 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001300:	f001 fac0 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8001304:	4602      	mov	r2, r0
 8001306:	4b15      	ldr	r3, [pc, #84]	@ (800135c <HAL_Init+0x68>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	0a1b      	lsrs	r3, r3, #8
 800130c:	f003 030f 	and.w	r3, r3, #15
 8001310:	4913      	ldr	r1, [pc, #76]	@ (8001360 <HAL_Init+0x6c>)
 8001312:	5ccb      	ldrb	r3, [r1, r3]
 8001314:	f003 031f 	and.w	r3, r3, #31
 8001318:	fa22 f303 	lsr.w	r3, r2, r3
 800131c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800131e:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <HAL_Init+0x68>)
 8001320:	699b      	ldr	r3, [r3, #24]
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	4a0e      	ldr	r2, [pc, #56]	@ (8001360 <HAL_Init+0x6c>)
 8001328:	5cd3      	ldrb	r3, [r2, r3]
 800132a:	f003 031f 	and.w	r3, r3, #31
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	fa22 f303 	lsr.w	r3, r2, r3
 8001334:	4a0b      	ldr	r2, [pc, #44]	@ (8001364 <HAL_Init+0x70>)
 8001336:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001338:	4a0b      	ldr	r2, [pc, #44]	@ (8001368 <HAL_Init+0x74>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800133e:	2000      	movs	r0, #0
 8001340:	f000 f814 	bl	800136c <HAL_InitTick>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e002      	b.n	8001354 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800134e:	f7ff fb75 	bl	8000a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001352:	2300      	movs	r3, #0
}
 8001354:	4618      	mov	r0, r3
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	58024400 	.word	0x58024400
 8001360:	08006f1c 	.word	0x08006f1c
 8001364:	24000004 	.word	0x24000004
 8001368:	24000000 	.word	0x24000000

0800136c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001374:	4b15      	ldr	r3, [pc, #84]	@ (80013cc <HAL_InitTick+0x60>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d101      	bne.n	8001380 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e021      	b.n	80013c4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001380:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <HAL_InitTick+0x64>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <HAL_InitTick+0x60>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4619      	mov	r1, r3
 800138a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800138e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001392:	fbb2 f3f3 	udiv	r3, r2, r3
 8001396:	4618      	mov	r0, r3
 8001398:	f000 f965 	bl	8001666 <HAL_SYSTICK_Config>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e00e      	b.n	80013c4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b0f      	cmp	r3, #15
 80013aa:	d80a      	bhi.n	80013c2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ac:	2200      	movs	r2, #0
 80013ae:	6879      	ldr	r1, [r7, #4]
 80013b0:	f04f 30ff 	mov.w	r0, #4294967295
 80013b4:	f000 f92f 	bl	8001616 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013b8:	4a06      	ldr	r2, [pc, #24]	@ (80013d4 <HAL_InitTick+0x68>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013be:	2300      	movs	r3, #0
 80013c0:	e000      	b.n	80013c4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	24000028 	.word	0x24000028
 80013d0:	24000000 	.word	0x24000000
 80013d4:	24000024 	.word	0x24000024

080013d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_IncTick+0x20>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_IncTick+0x24>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4413      	add	r3, r2
 80013e8:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <HAL_IncTick+0x24>)
 80013ea:	6013      	str	r3, [r2, #0]
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	24000028 	.word	0x24000028
 80013fc:	24000228 	.word	0x24000228

08001400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return uwTick;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <HAL_GetTick+0x14>)
 8001406:	681b      	ldr	r3, [r3, #0]
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	24000228 	.word	0x24000228

08001418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001420:	f7ff ffee 	bl	8001400 <HAL_GetTick>
 8001424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001430:	d005      	beq.n	800143e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001432:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <HAL_Delay+0x44>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800143e:	bf00      	nop
 8001440:	f7ff ffde 	bl	8001400 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	429a      	cmp	r2, r3
 800144e:	d8f7      	bhi.n	8001440 <HAL_Delay+0x28>
  {
  }
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	24000028 	.word	0x24000028

08001460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001470:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <__NVIC_SetPriorityGrouping+0x40>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800147c:	4013      	ands	r3, r2
 800147e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001488:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 800148a:	4313      	orrs	r3, r2
 800148c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800148e:	4a04      	ldr	r2, [pc, #16]	@ (80014a0 <__NVIC_SetPriorityGrouping+0x40>)
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	60d3      	str	r3, [r2, #12]
}
 8001494:	bf00      	nop
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000ed00 	.word	0xe000ed00
 80014a4:	05fa0000 	.word	0x05fa0000

080014a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ac:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <__NVIC_GetPriorityGrouping+0x18>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	0a1b      	lsrs	r3, r3, #8
 80014b2:	f003 0307 	and.w	r3, r3, #7
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80014ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	db0b      	blt.n	80014ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014d6:	88fb      	ldrh	r3, [r7, #6]
 80014d8:	f003 021f 	and.w	r2, r3, #31
 80014dc:	4907      	ldr	r1, [pc, #28]	@ (80014fc <__NVIC_EnableIRQ+0x38>)
 80014de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014e2:	095b      	lsrs	r3, r3, #5
 80014e4:	2001      	movs	r0, #1
 80014e6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	e000e100 	.word	0xe000e100

08001500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	6039      	str	r1, [r7, #0]
 800150a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800150c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001510:	2b00      	cmp	r3, #0
 8001512:	db0a      	blt.n	800152a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	b2da      	uxtb	r2, r3
 8001518:	490c      	ldr	r1, [pc, #48]	@ (800154c <__NVIC_SetPriority+0x4c>)
 800151a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800151e:	0112      	lsls	r2, r2, #4
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	440b      	add	r3, r1
 8001524:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001528:	e00a      	b.n	8001540 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	b2da      	uxtb	r2, r3
 800152e:	4908      	ldr	r1, [pc, #32]	@ (8001550 <__NVIC_SetPriority+0x50>)
 8001530:	88fb      	ldrh	r3, [r7, #6]
 8001532:	f003 030f 	and.w	r3, r3, #15
 8001536:	3b04      	subs	r3, #4
 8001538:	0112      	lsls	r2, r2, #4
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	440b      	add	r3, r1
 800153e:	761a      	strb	r2, [r3, #24]
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	e000e100 	.word	0xe000e100
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001554:	b480      	push	{r7}
 8001556:	b089      	sub	sp, #36	@ 0x24
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f1c3 0307 	rsb	r3, r3, #7
 800156e:	2b04      	cmp	r3, #4
 8001570:	bf28      	it	cs
 8001572:	2304      	movcs	r3, #4
 8001574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	3304      	adds	r3, #4
 800157a:	2b06      	cmp	r3, #6
 800157c:	d902      	bls.n	8001584 <NVIC_EncodePriority+0x30>
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3b03      	subs	r3, #3
 8001582:	e000      	b.n	8001586 <NVIC_EncodePriority+0x32>
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001588:	f04f 32ff 	mov.w	r2, #4294967295
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	43da      	mvns	r2, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	401a      	ands	r2, r3
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800159c:	f04f 31ff 	mov.w	r1, #4294967295
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	fa01 f303 	lsl.w	r3, r1, r3
 80015a6:	43d9      	mvns	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ac:	4313      	orrs	r3, r2
         );
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3724      	adds	r7, #36	@ 0x24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
	...

080015bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015cc:	d301      	bcc.n	80015d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ce:	2301      	movs	r3, #1
 80015d0:	e00f      	b.n	80015f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015d2:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <SysTick_Config+0x40>)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3b01      	subs	r3, #1
 80015d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015da:	210f      	movs	r1, #15
 80015dc:	f04f 30ff 	mov.w	r0, #4294967295
 80015e0:	f7ff ff8e 	bl	8001500 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015e4:	4b05      	ldr	r3, [pc, #20]	@ (80015fc <SysTick_Config+0x40>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ea:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <SysTick_Config+0x40>)
 80015ec:	2207      	movs	r2, #7
 80015ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	e000e010 	.word	0xe000e010

08001600 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff ff29 	bl	8001460 <__NVIC_SetPriorityGrouping>
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b086      	sub	sp, #24
 800161a:	af00      	add	r7, sp, #0
 800161c:	4603      	mov	r3, r0
 800161e:	60b9      	str	r1, [r7, #8]
 8001620:	607a      	str	r2, [r7, #4]
 8001622:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001624:	f7ff ff40 	bl	80014a8 <__NVIC_GetPriorityGrouping>
 8001628:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	68b9      	ldr	r1, [r7, #8]
 800162e:	6978      	ldr	r0, [r7, #20]
 8001630:	f7ff ff90 	bl	8001554 <NVIC_EncodePriority>
 8001634:	4602      	mov	r2, r0
 8001636:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800163a:	4611      	mov	r1, r2
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff ff5f 	bl	8001500 <__NVIC_SetPriority>
}
 8001642:	bf00      	nop
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
 8001650:	4603      	mov	r3, r0
 8001652:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001654:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff ff33 	bl	80014c4 <__NVIC_EnableIRQ>
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f7ff ffa4 	bl	80015bc <SysTick_Config>
 8001674:	4603      	mov	r3, r0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
	...

08001680 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001684:	f3bf 8f5f 	dmb	sy
}
 8001688:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800168a:	4b07      	ldr	r3, [pc, #28]	@ (80016a8 <HAL_MPU_Disable+0x28>)
 800168c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168e:	4a06      	ldr	r2, [pc, #24]	@ (80016a8 <HAL_MPU_Disable+0x28>)
 8001690:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001694:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001696:	4b05      	ldr	r3, [pc, #20]	@ (80016ac <HAL_MPU_Disable+0x2c>)
 8001698:	2200      	movs	r2, #0
 800169a:	605a      	str	r2, [r3, #4]
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	e000ed00 	.word	0xe000ed00
 80016ac:	e000ed90 	.word	0xe000ed90

080016b0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80016b8:	4a0b      	ldr	r2, [pc, #44]	@ (80016e8 <HAL_MPU_Enable+0x38>)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <HAL_MPU_Enable+0x3c>)
 80016c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c6:	4a09      	ldr	r2, [pc, #36]	@ (80016ec <HAL_MPU_Enable+0x3c>)
 80016c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016cc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80016ce:	f3bf 8f4f 	dsb	sy
}
 80016d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016d4:	f3bf 8f6f 	isb	sy
}
 80016d8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	e000ed90 	.word	0xe000ed90
 80016ec:	e000ed00 	.word	0xe000ed00

080016f0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	785a      	ldrb	r2, [r3, #1]
 80016fc:	4b1b      	ldr	r3, [pc, #108]	@ (800176c <HAL_MPU_ConfigRegion+0x7c>)
 80016fe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001700:	4b1a      	ldr	r3, [pc, #104]	@ (800176c <HAL_MPU_ConfigRegion+0x7c>)
 8001702:	691b      	ldr	r3, [r3, #16]
 8001704:	4a19      	ldr	r2, [pc, #100]	@ (800176c <HAL_MPU_ConfigRegion+0x7c>)
 8001706:	f023 0301 	bic.w	r3, r3, #1
 800170a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800170c:	4a17      	ldr	r2, [pc, #92]	@ (800176c <HAL_MPU_ConfigRegion+0x7c>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	7b1b      	ldrb	r3, [r3, #12]
 8001718:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	7adb      	ldrb	r3, [r3, #11]
 800171e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001720:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	7a9b      	ldrb	r3, [r3, #10]
 8001726:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001728:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	7b5b      	ldrb	r3, [r3, #13]
 800172e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001730:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	7b9b      	ldrb	r3, [r3, #14]
 8001736:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001738:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	7bdb      	ldrb	r3, [r3, #15]
 800173e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001740:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	7a5b      	ldrb	r3, [r3, #9]
 8001746:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001748:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	7a1b      	ldrb	r3, [r3, #8]
 800174e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001750:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	7812      	ldrb	r2, [r2, #0]
 8001756:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001758:	4a04      	ldr	r2, [pc, #16]	@ (800176c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800175a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800175c:	6113      	str	r3, [r2, #16]
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000ed90 	.word	0xe000ed90

08001770 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001770:	b480      	push	{r7}
 8001772:	b087      	sub	sp, #28
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	460b      	mov	r3, r1
 800177a:	607a      	str	r2, [r7, #4]
 800177c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800177e:	2300      	movs	r3, #0
 8001780:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d101      	bne.n	800178c <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e00a      	b.n	80017a2 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800178c:	7afb      	ldrb	r3, [r7, #11]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d103      	bne.n	800179a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	605a      	str	r2, [r3, #4]
      break;
 8001798:	e002      	b.n	80017a0 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	75fb      	strb	r3, [r7, #23]
      break;
 800179e:	bf00      	nop
  }

  return status;
 80017a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	371c      	adds	r7, #28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b083      	sub	sp, #12
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
 80017b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e003      	b.n	80017ca <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80017c8:	2300      	movs	r3, #0
  }
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	0c1b      	lsrs	r3, r3, #16
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 031f 	and.w	r3, r3, #31
 80017f4:	2201      	movs	r2, #1
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	011a      	lsls	r2, r3, #4
 8001800:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <HAL_EXTI_IRQHandler+0x5c>)
 8001802:	4413      	add	r3, r2
 8001804:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4013      	ands	r3, r2
 800180e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d009      	beq.n	800182a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d002      	beq.n	800182a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	4798      	blx	r3
    }
  }
}
 800182a:	bf00      	nop
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	58000088 	.word	0x58000088

08001838 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001838:	b480      	push	{r7}
 800183a:	b089      	sub	sp, #36	@ 0x24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001846:	4b89      	ldr	r3, [pc, #548]	@ (8001a6c <HAL_GPIO_Init+0x234>)
 8001848:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800184a:	e194      	b.n	8001b76 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	2101      	movs	r1, #1
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	fa01 f303 	lsl.w	r3, r1, r3
 8001858:	4013      	ands	r3, r2
 800185a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	2b00      	cmp	r3, #0
 8001860:	f000 8186 	beq.w	8001b70 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0303 	and.w	r3, r3, #3
 800186c:	2b01      	cmp	r3, #1
 800186e:	d005      	beq.n	800187c <HAL_GPIO_Init+0x44>
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 0303 	and.w	r3, r3, #3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d130      	bne.n	80018de <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	2203      	movs	r2, #3
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4013      	ands	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	68da      	ldr	r2, [r3, #12]
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018b2:	2201      	movs	r2, #1
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43db      	mvns	r3, r3
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	4013      	ands	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	091b      	lsrs	r3, r3, #4
 80018c8:	f003 0201 	and.w	r2, r3, #1
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	69ba      	ldr	r2, [r7, #24]
 80018dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 0303 	and.w	r3, r3, #3
 80018e6:	2b03      	cmp	r3, #3
 80018e8:	d017      	beq.n	800191a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	2203      	movs	r2, #3
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43db      	mvns	r3, r3
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4013      	ands	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	689a      	ldr	r2, [r3, #8]
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4313      	orrs	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f003 0303 	and.w	r3, r3, #3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d123      	bne.n	800196e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	08da      	lsrs	r2, r3, #3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3208      	adds	r2, #8
 800192e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001932:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	220f      	movs	r2, #15
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	43db      	mvns	r3, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4013      	ands	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	691a      	ldr	r2, [r3, #16]
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	f003 0307 	and.w	r3, r3, #7
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	69ba      	ldr	r2, [r7, #24]
 800195c:	4313      	orrs	r3, r2
 800195e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	08da      	lsrs	r2, r3, #3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3208      	adds	r2, #8
 8001968:	69b9      	ldr	r1, [r7, #24]
 800196a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	2203      	movs	r2, #3
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43db      	mvns	r3, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4013      	ands	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f003 0203 	and.w	r2, r3, #3
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	4313      	orrs	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f000 80e0 	beq.w	8001b70 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a70 <HAL_GPIO_Init+0x238>)
 80019b2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80019b6:	4a2e      	ldr	r2, [pc, #184]	@ (8001a70 <HAL_GPIO_Init+0x238>)
 80019b8:	f043 0302 	orr.w	r3, r3, #2
 80019bc:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 80019c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a70 <HAL_GPIO_Init+0x238>)
 80019c2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019ce:	4a29      	ldr	r2, [pc, #164]	@ (8001a74 <HAL_GPIO_Init+0x23c>)
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	089b      	lsrs	r3, r3, #2
 80019d4:	3302      	adds	r3, #2
 80019d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	f003 0303 	and.w	r3, r3, #3
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	220f      	movs	r2, #15
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	4013      	ands	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a20      	ldr	r2, [pc, #128]	@ (8001a78 <HAL_GPIO_Init+0x240>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d052      	beq.n	8001aa0 <HAL_GPIO_Init+0x268>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a1f      	ldr	r2, [pc, #124]	@ (8001a7c <HAL_GPIO_Init+0x244>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d031      	beq.n	8001a66 <HAL_GPIO_Init+0x22e>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a1e      	ldr	r2, [pc, #120]	@ (8001a80 <HAL_GPIO_Init+0x248>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d02b      	beq.n	8001a62 <HAL_GPIO_Init+0x22a>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001a84 <HAL_GPIO_Init+0x24c>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d025      	beq.n	8001a5e <HAL_GPIO_Init+0x226>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a1c      	ldr	r2, [pc, #112]	@ (8001a88 <HAL_GPIO_Init+0x250>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d01f      	beq.n	8001a5a <HAL_GPIO_Init+0x222>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a8c <HAL_GPIO_Init+0x254>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d019      	beq.n	8001a56 <HAL_GPIO_Init+0x21e>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a1a      	ldr	r2, [pc, #104]	@ (8001a90 <HAL_GPIO_Init+0x258>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d013      	beq.n	8001a52 <HAL_GPIO_Init+0x21a>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a19      	ldr	r2, [pc, #100]	@ (8001a94 <HAL_GPIO_Init+0x25c>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d00d      	beq.n	8001a4e <HAL_GPIO_Init+0x216>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a18      	ldr	r2, [pc, #96]	@ (8001a98 <HAL_GPIO_Init+0x260>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d007      	beq.n	8001a4a <HAL_GPIO_Init+0x212>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a17      	ldr	r2, [pc, #92]	@ (8001a9c <HAL_GPIO_Init+0x264>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d101      	bne.n	8001a46 <HAL_GPIO_Init+0x20e>
 8001a42:	2309      	movs	r3, #9
 8001a44:	e02d      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a46:	230a      	movs	r3, #10
 8001a48:	e02b      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a4a:	2308      	movs	r3, #8
 8001a4c:	e029      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a4e:	2307      	movs	r3, #7
 8001a50:	e027      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a52:	2306      	movs	r3, #6
 8001a54:	e025      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a56:	2305      	movs	r3, #5
 8001a58:	e023      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	e021      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e01f      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a62:	2302      	movs	r3, #2
 8001a64:	e01d      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a66:	2301      	movs	r3, #1
 8001a68:	e01b      	b.n	8001aa2 <HAL_GPIO_Init+0x26a>
 8001a6a:	bf00      	nop
 8001a6c:	58000080 	.word	0x58000080
 8001a70:	58024400 	.word	0x58024400
 8001a74:	58000400 	.word	0x58000400
 8001a78:	58020000 	.word	0x58020000
 8001a7c:	58020400 	.word	0x58020400
 8001a80:	58020800 	.word	0x58020800
 8001a84:	58020c00 	.word	0x58020c00
 8001a88:	58021000 	.word	0x58021000
 8001a8c:	58021400 	.word	0x58021400
 8001a90:	58021800 	.word	0x58021800
 8001a94:	58021c00 	.word	0x58021c00
 8001a98:	58022000 	.word	0x58022000
 8001a9c:	58022400 	.word	0x58022400
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	69fa      	ldr	r2, [r7, #28]
 8001aa4:	f002 0203 	and.w	r2, r2, #3
 8001aa8:	0092      	lsls	r2, r2, #2
 8001aaa:	4093      	lsls	r3, r2
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ab2:	4938      	ldr	r1, [pc, #224]	@ (8001b94 <HAL_GPIO_Init+0x35c>)
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	089b      	lsrs	r3, r3, #2
 8001ab8:	3302      	adds	r3, #2
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ac0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	43db      	mvns	r3, r3
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d003      	beq.n	8001ae6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001ae6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001aee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	43db      	mvns	r3, r3
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001b14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	4013      	ands	r3, r2
 8001b54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	3301      	adds	r3, #1
 8001b74:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f47f ae63 	bne.w	800184c <HAL_GPIO_Init+0x14>
  }
}
 8001b86:	bf00      	nop
 8001b88:	bf00      	nop
 8001b8a:	3724      	adds	r7, #36	@ 0x24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	58000400 	.word	0x58000400

08001b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	807b      	strh	r3, [r7, #2]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ba8:	787b      	ldrb	r3, [r7, #1]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d003      	beq.n	8001bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bae:	887a      	ldrh	r2, [r7, #2]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001bb4:	e003      	b.n	8001bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001bb6:	887b      	ldrh	r3, [r7, #2]
 8001bb8:	041a      	lsls	r2, r3, #16
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	619a      	str	r2, [r3, #24]
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b085      	sub	sp, #20
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	695b      	ldr	r3, [r3, #20]
 8001bda:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bdc:	887a      	ldrh	r2, [r7, #2]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4013      	ands	r3, r2
 8001be2:	041a      	lsls	r2, r3, #16
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	43d9      	mvns	r1, r3
 8001be8:	887b      	ldrh	r3, [r7, #2]
 8001bea:	400b      	ands	r3, r1
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	619a      	str	r2, [r3, #24]
}
 8001bf2:	bf00      	nop
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001c08:	4b29      	ldr	r3, [pc, #164]	@ (8001cb0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	2b06      	cmp	r3, #6
 8001c12:	d00a      	beq.n	8001c2a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001c14:	4b26      	ldr	r3, [pc, #152]	@ (8001cb0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d001      	beq.n	8001c26 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e040      	b.n	8001ca8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	e03e      	b.n	8001ca8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001c2a:	4b21      	ldr	r3, [pc, #132]	@ (8001cb0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001c32:	491f      	ldr	r1, [pc, #124]	@ (8001cb0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001c3a:	f7ff fbe1 	bl	8001400 <HAL_GetTick>
 8001c3e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c40:	e009      	b.n	8001c56 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001c42:	f7ff fbdd 	bl	8001400 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c50:	d901      	bls.n	8001c56 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e028      	b.n	8001ca8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c56:	4b16      	ldr	r3, [pc, #88]	@ (8001cb0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c62:	d1ee      	bne.n	8001c42 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b1e      	cmp	r3, #30
 8001c68:	d008      	beq.n	8001c7c <HAL_PWREx_ConfigSupply+0x7c>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8001c6e:	d005      	beq.n	8001c7c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b1d      	cmp	r3, #29
 8001c74:	d002      	beq.n	8001c7c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b2d      	cmp	r3, #45	@ 0x2d
 8001c7a:	d114      	bne.n	8001ca6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001c7c:	f7ff fbc0 	bl	8001400 <HAL_GetTick>
 8001c80:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001c82:	e009      	b.n	8001c98 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001c84:	f7ff fbbc 	bl	8001400 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c92:	d901      	bls.n	8001c98 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e007      	b.n	8001ca8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001c98:	4b05      	ldr	r3, [pc, #20]	@ (8001cb0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ca4:	d1ee      	bne.n	8001c84 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	58024800 	.word	0x58024800

08001cb4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08c      	sub	sp, #48	@ 0x30
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d102      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	f000 bc1f 	b.w	8002506 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80b3 	beq.w	8001e3c <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cd6:	4b95      	ldr	r3, [pc, #596]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001ce0:	4b92      	ldr	r3, [pc, #584]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce8:	2b10      	cmp	r3, #16
 8001cea:	d007      	beq.n	8001cfc <HAL_RCC_OscConfig+0x48>
 8001cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cee:	2b18      	cmp	r3, #24
 8001cf0:	d112      	bne.n	8001d18 <HAL_RCC_OscConfig+0x64>
 8001cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cf4:	f003 0303 	and.w	r3, r3, #3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d10d      	bne.n	8001d18 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cfc:	4b8b      	ldr	r3, [pc, #556]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f000 8098 	beq.w	8001e3a <HAL_RCC_OscConfig+0x186>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f040 8093 	bne.w	8001e3a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e3f6      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d20:	d106      	bne.n	8001d30 <HAL_RCC_OscConfig+0x7c>
 8001d22:	4b82      	ldr	r3, [pc, #520]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a81      	ldr	r2, [pc, #516]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d2c:	6013      	str	r3, [r2, #0]
 8001d2e:	e058      	b.n	8001de2 <HAL_RCC_OscConfig+0x12e>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d112      	bne.n	8001d5e <HAL_RCC_OscConfig+0xaa>
 8001d38:	4b7c      	ldr	r3, [pc, #496]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a7b      	ldr	r2, [pc, #492]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d42:	6013      	str	r3, [r2, #0]
 8001d44:	4b79      	ldr	r3, [pc, #484]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a78      	ldr	r2, [pc, #480]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d4a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	4b76      	ldr	r3, [pc, #472]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a75      	ldr	r2, [pc, #468]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d5a:	6013      	str	r3, [r2, #0]
 8001d5c:	e041      	b.n	8001de2 <HAL_RCC_OscConfig+0x12e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d66:	d112      	bne.n	8001d8e <HAL_RCC_OscConfig+0xda>
 8001d68:	4b70      	ldr	r3, [pc, #448]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a6f      	ldr	r2, [pc, #444]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d72:	6013      	str	r3, [r2, #0]
 8001d74:	4b6d      	ldr	r3, [pc, #436]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a6c      	ldr	r2, [pc, #432]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d7a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	4b6a      	ldr	r3, [pc, #424]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a69      	ldr	r2, [pc, #420]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d8a:	6013      	str	r3, [r2, #0]
 8001d8c:	e029      	b.n	8001de2 <HAL_RCC_OscConfig+0x12e>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001d96:	d112      	bne.n	8001dbe <HAL_RCC_OscConfig+0x10a>
 8001d98:	4b64      	ldr	r3, [pc, #400]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a63      	ldr	r2, [pc, #396]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001d9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4b61      	ldr	r3, [pc, #388]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a60      	ldr	r2, [pc, #384]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001daa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a5d      	ldr	r2, [pc, #372]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001db6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	e011      	b.n	8001de2 <HAL_RCC_OscConfig+0x12e>
 8001dbe:	4b5b      	ldr	r3, [pc, #364]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a5a      	ldr	r2, [pc, #360]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001dc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	4b58      	ldr	r3, [pc, #352]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a57      	ldr	r2, [pc, #348]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001dd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	4b55      	ldr	r3, [pc, #340]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a54      	ldr	r2, [pc, #336]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001ddc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001de0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d013      	beq.n	8001e12 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dea:	f7ff fb09 	bl	8001400 <HAL_GetTick>
 8001dee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001df0:	e008      	b.n	8001e04 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df2:	f7ff fb05 	bl	8001400 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b64      	cmp	r3, #100	@ 0x64
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e380      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e04:	4b49      	ldr	r3, [pc, #292]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d0f0      	beq.n	8001df2 <HAL_RCC_OscConfig+0x13e>
 8001e10:	e014      	b.n	8001e3c <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e12:	f7ff faf5 	bl	8001400 <HAL_GetTick>
 8001e16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e1a:	f7ff faf1 	bl	8001400 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b64      	cmp	r3, #100	@ 0x64
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e36c      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e2c:	4b3f      	ldr	r3, [pc, #252]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1f0      	bne.n	8001e1a <HAL_RCC_OscConfig+0x166>
 8001e38:	e000      	b.n	8001e3c <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e3a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 808c 	beq.w	8001f62 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e4a:	4b38      	ldr	r3, [pc, #224]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e52:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e54:	4b35      	ldr	r3, [pc, #212]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e58:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001e5a:	6a3b      	ldr	r3, [r7, #32]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d007      	beq.n	8001e70 <HAL_RCC_OscConfig+0x1bc>
 8001e60:	6a3b      	ldr	r3, [r7, #32]
 8001e62:	2b18      	cmp	r3, #24
 8001e64:	d137      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x222>
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	f003 0303 	and.w	r3, r3, #3
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d132      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e70:	4b2e      	ldr	r3, [pc, #184]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d005      	beq.n	8001e88 <HAL_RCC_OscConfig+0x1d4>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d101      	bne.n	8001e88 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e33e      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001e88:	4b28      	ldr	r3, [pc, #160]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f023 0219 	bic.w	r2, r3, #25
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	4925      	ldr	r1, [pc, #148]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e9a:	f7ff fab1 	bl	8001400 <HAL_GetTick>
 8001e9e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ea2:	f7ff faad 	bl	8001400 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e328      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0f0      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	061b      	lsls	r3, r3, #24
 8001ece:	4917      	ldr	r1, [pc, #92]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ed4:	e045      	b.n	8001f62 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d028      	beq.n	8001f30 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ede:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f023 0219 	bic.w	r2, r3, #25
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	4910      	ldr	r1, [pc, #64]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef0:	f7ff fa86 	bl	8001400 <HAL_GetTick>
 8001ef4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ef8:	f7ff fa82 	bl	8001400 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e2fd      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f0a:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0304 	and.w	r3, r3, #4
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d0f0      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f16:	4b05      	ldr	r3, [pc, #20]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	061b      	lsls	r3, r3, #24
 8001f24:	4901      	ldr	r1, [pc, #4]	@ (8001f2c <HAL_RCC_OscConfig+0x278>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	604b      	str	r3, [r1, #4]
 8001f2a:	e01a      	b.n	8001f62 <HAL_RCC_OscConfig+0x2ae>
 8001f2c:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f30:	4b97      	ldr	r3, [pc, #604]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a96      	ldr	r2, [pc, #600]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001f36:	f023 0301 	bic.w	r3, r3, #1
 8001f3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3c:	f7ff fa60 	bl	8001400 <HAL_GetTick>
 8001f40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f44:	f7ff fa5c 	bl	8001400 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e2d7      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f56:	4b8e      	ldr	r3, [pc, #568]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0304 	and.w	r3, r3, #4
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f0      	bne.n	8001f44 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0310 	and.w	r3, r3, #16
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d06a      	beq.n	8002044 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f6e:	4b88      	ldr	r3, [pc, #544]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f76:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f78:	4b85      	ldr	r3, [pc, #532]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f7c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	2b08      	cmp	r3, #8
 8001f82:	d007      	beq.n	8001f94 <HAL_RCC_OscConfig+0x2e0>
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2b18      	cmp	r3, #24
 8001f88:	d11b      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x30e>
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d116      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001f94:	4b7e      	ldr	r3, [pc, #504]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d005      	beq.n	8001fac <HAL_RCC_OscConfig+0x2f8>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69db      	ldr	r3, [r3, #28]
 8001fa4:	2b80      	cmp	r3, #128	@ 0x80
 8001fa6:	d001      	beq.n	8001fac <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e2ac      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fac:	4b78      	ldr	r3, [pc, #480]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	061b      	lsls	r3, r3, #24
 8001fba:	4975      	ldr	r1, [pc, #468]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fc0:	e040      	b.n	8002044 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	69db      	ldr	r3, [r3, #28]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d023      	beq.n	8002012 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001fca:	4b71      	ldr	r3, [pc, #452]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a70      	ldr	r2, [pc, #448]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001fd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd6:	f7ff fa13 	bl	8001400 <HAL_GetTick>
 8001fda:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001fdc:	e008      	b.n	8001ff0 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001fde:	f7ff fa0f 	bl	8001400 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e28a      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ff0:	4b67      	ldr	r3, [pc, #412]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d0f0      	beq.n	8001fde <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ffc:	4b64      	ldr	r3, [pc, #400]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a1b      	ldr	r3, [r3, #32]
 8002008:	061b      	lsls	r3, r3, #24
 800200a:	4961      	ldr	r1, [pc, #388]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 800200c:	4313      	orrs	r3, r2
 800200e:	60cb      	str	r3, [r1, #12]
 8002010:	e018      	b.n	8002044 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002012:	4b5f      	ldr	r3, [pc, #380]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a5e      	ldr	r2, [pc, #376]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8002018:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800201c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800201e:	f7ff f9ef 	bl	8001400 <HAL_GetTick>
 8002022:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002024:	e008      	b.n	8002038 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002026:	f7ff f9eb 	bl	8001400 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d901      	bls.n	8002038 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e266      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002038:	4b55      	ldr	r3, [pc, #340]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002040:	2b00      	cmp	r3, #0
 8002042:	d1f0      	bne.n	8002026 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0308 	and.w	r3, r3, #8
 800204c:	2b00      	cmp	r3, #0
 800204e:	d036      	beq.n	80020be <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d019      	beq.n	800208c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002058:	4b4d      	ldr	r3, [pc, #308]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 800205a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800205c:	4a4c      	ldr	r2, [pc, #304]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002064:	f7ff f9cc 	bl	8001400 <HAL_GetTick>
 8002068:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800206c:	f7ff f9c8 	bl	8001400 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e243      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800207e:	4b44      	ldr	r3, [pc, #272]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8002080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d0f0      	beq.n	800206c <HAL_RCC_OscConfig+0x3b8>
 800208a:	e018      	b.n	80020be <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800208c:	4b40      	ldr	r3, [pc, #256]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 800208e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002090:	4a3f      	ldr	r2, [pc, #252]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8002092:	f023 0301 	bic.w	r3, r3, #1
 8002096:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002098:	f7ff f9b2 	bl	8001400 <HAL_GetTick>
 800209c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a0:	f7ff f9ae 	bl	8001400 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e229      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020b2:	4b37      	ldr	r3, [pc, #220]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 80020b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0320 	and.w	r3, r3, #32
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d036      	beq.n	8002138 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d019      	beq.n	8002106 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a2e      	ldr	r2, [pc, #184]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 80020d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020dc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80020de:	f7ff f98f 	bl	8001400 <HAL_GetTick>
 80020e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020e6:	f7ff f98b 	bl	8001400 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e206      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80020f8:	4b25      	ldr	r3, [pc, #148]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f0      	beq.n	80020e6 <HAL_RCC_OscConfig+0x432>
 8002104:	e018      	b.n	8002138 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002106:	4b22      	ldr	r3, [pc, #136]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a21      	ldr	r2, [pc, #132]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 800210c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002110:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002112:	f7ff f975 	bl	8001400 <HAL_GetTick>
 8002116:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800211a:	f7ff f971 	bl	8001400 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e1ec      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800212c:	4b18      	ldr	r3, [pc, #96]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1f0      	bne.n	800211a <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 80af 	beq.w	80022a4 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002146:	4b13      	ldr	r3, [pc, #76]	@ (8002194 <HAL_RCC_OscConfig+0x4e0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a12      	ldr	r2, [pc, #72]	@ (8002194 <HAL_RCC_OscConfig+0x4e0>)
 800214c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002150:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002152:	f7ff f955 	bl	8001400 <HAL_GetTick>
 8002156:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002158:	e008      	b.n	800216c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800215a:	f7ff f951 	bl	8001400 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	2b64      	cmp	r3, #100	@ 0x64
 8002166:	d901      	bls.n	800216c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e1cc      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800216c:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <HAL_RCC_OscConfig+0x4e0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002174:	2b00      	cmp	r3, #0
 8002176:	d0f0      	beq.n	800215a <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d10b      	bne.n	8002198 <HAL_RCC_OscConfig+0x4e4>
 8002180:	4b03      	ldr	r3, [pc, #12]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8002182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002184:	4a02      	ldr	r2, [pc, #8]	@ (8002190 <HAL_RCC_OscConfig+0x4dc>)
 8002186:	f043 0301 	orr.w	r3, r3, #1
 800218a:	6713      	str	r3, [r2, #112]	@ 0x70
 800218c:	e05b      	b.n	8002246 <HAL_RCC_OscConfig+0x592>
 800218e:	bf00      	nop
 8002190:	58024400 	.word	0x58024400
 8002194:	58024800 	.word	0x58024800
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d112      	bne.n	80021c6 <HAL_RCC_OscConfig+0x512>
 80021a0:	4b9d      	ldr	r3, [pc, #628]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a4:	4a9c      	ldr	r2, [pc, #624]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021a6:	f023 0301 	bic.w	r3, r3, #1
 80021aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ac:	4b9a      	ldr	r3, [pc, #616]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b0:	4a99      	ldr	r2, [pc, #612]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021b8:	4b97      	ldr	r3, [pc, #604]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021bc:	4a96      	ldr	r2, [pc, #600]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021be:	f023 0304 	bic.w	r3, r3, #4
 80021c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c4:	e03f      	b.n	8002246 <HAL_RCC_OscConfig+0x592>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	d112      	bne.n	80021f4 <HAL_RCC_OscConfig+0x540>
 80021ce:	4b92      	ldr	r3, [pc, #584]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d2:	4a91      	ldr	r2, [pc, #580]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021d4:	f043 0304 	orr.w	r3, r3, #4
 80021d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021da:	4b8f      	ldr	r3, [pc, #572]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021de:	4a8e      	ldr	r2, [pc, #568]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021e6:	4b8c      	ldr	r3, [pc, #560]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ea:	4a8b      	ldr	r2, [pc, #556]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80021f2:	e028      	b.n	8002246 <HAL_RCC_OscConfig+0x592>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	2b85      	cmp	r3, #133	@ 0x85
 80021fa:	d112      	bne.n	8002222 <HAL_RCC_OscConfig+0x56e>
 80021fc:	4b86      	ldr	r3, [pc, #536]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80021fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002200:	4a85      	ldr	r2, [pc, #532]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002202:	f043 0304 	orr.w	r3, r3, #4
 8002206:	6713      	str	r3, [r2, #112]	@ 0x70
 8002208:	4b83      	ldr	r3, [pc, #524]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800220a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800220c:	4a82      	ldr	r2, [pc, #520]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800220e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002212:	6713      	str	r3, [r2, #112]	@ 0x70
 8002214:	4b80      	ldr	r3, [pc, #512]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002218:	4a7f      	ldr	r2, [pc, #508]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002220:	e011      	b.n	8002246 <HAL_RCC_OscConfig+0x592>
 8002222:	4b7d      	ldr	r3, [pc, #500]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002226:	4a7c      	ldr	r2, [pc, #496]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002228:	f023 0301 	bic.w	r3, r3, #1
 800222c:	6713      	str	r3, [r2, #112]	@ 0x70
 800222e:	4b7a      	ldr	r3, [pc, #488]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002232:	4a79      	ldr	r2, [pc, #484]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002234:	f023 0304 	bic.w	r3, r3, #4
 8002238:	6713      	str	r3, [r2, #112]	@ 0x70
 800223a:	4b77      	ldr	r3, [pc, #476]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800223c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800223e:	4a76      	ldr	r2, [pc, #472]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002240:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002244:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d015      	beq.n	800227a <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800224e:	f7ff f8d7 	bl	8001400 <HAL_GetTick>
 8002252:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002254:	e00a      	b.n	800226c <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002256:	f7ff f8d3 	bl	8001400 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002264:	4293      	cmp	r3, r2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e14c      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800226c:	4b6a      	ldr	r3, [pc, #424]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800226e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0ee      	beq.n	8002256 <HAL_RCC_OscConfig+0x5a2>
 8002278:	e014      	b.n	80022a4 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800227a:	f7ff f8c1 	bl	8001400 <HAL_GetTick>
 800227e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002280:	e00a      	b.n	8002298 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002282:	f7ff f8bd 	bl	8001400 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002290:	4293      	cmp	r3, r2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e136      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002298:	4b5f      	ldr	r3, [pc, #380]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800229a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1ee      	bne.n	8002282 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 812b 	beq.w	8002504 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80022ae:	4b5a      	ldr	r3, [pc, #360]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022b6:	2b18      	cmp	r3, #24
 80022b8:	f000 80bb 	beq.w	8002432 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	f040 8095 	bne.w	80023f0 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c6:	4b54      	ldr	r3, [pc, #336]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a53      	ldr	r2, [pc, #332]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80022cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d2:	f7ff f895 	bl	8001400 <HAL_GetTick>
 80022d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022da:	f7ff f891 	bl	8001400 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e10c      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1f0      	bne.n	80022da <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022f8:	4b47      	ldr	r3, [pc, #284]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80022fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022fc:	4b47      	ldr	r3, [pc, #284]	@ (800241c <HAL_RCC_OscConfig+0x768>)
 80022fe:	4013      	ands	r3, r2
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002308:	0112      	lsls	r2, r2, #4
 800230a:	430a      	orrs	r2, r1
 800230c:	4942      	ldr	r1, [pc, #264]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800230e:	4313      	orrs	r3, r2
 8002310:	628b      	str	r3, [r1, #40]	@ 0x28
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002316:	3b01      	subs	r3, #1
 8002318:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002320:	3b01      	subs	r3, #1
 8002322:	025b      	lsls	r3, r3, #9
 8002324:	b29b      	uxth	r3, r3
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800232c:	3b01      	subs	r3, #1
 800232e:	041b      	lsls	r3, r3, #16
 8002330:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002334:	431a      	orrs	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800233a:	3b01      	subs	r3, #1
 800233c:	061b      	lsls	r3, r3, #24
 800233e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002342:	4935      	ldr	r1, [pc, #212]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002344:	4313      	orrs	r3, r2
 8002346:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002348:	4b33      	ldr	r3, [pc, #204]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800234a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234c:	4a32      	ldr	r2, [pc, #200]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800234e:	f023 0301 	bic.w	r3, r3, #1
 8002352:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002354:	4b30      	ldr	r3, [pc, #192]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002356:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002358:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <HAL_RCC_OscConfig+0x76c>)
 800235a:	4013      	ands	r3, r2
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002360:	00d2      	lsls	r2, r2, #3
 8002362:	492d      	ldr	r1, [pc, #180]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002364:	4313      	orrs	r3, r2
 8002366:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002368:	4b2b      	ldr	r3, [pc, #172]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800236a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236c:	f023 020c 	bic.w	r2, r3, #12
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002374:	4928      	ldr	r1, [pc, #160]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002376:	4313      	orrs	r3, r2
 8002378:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800237a:	4b27      	ldr	r3, [pc, #156]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800237c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237e:	f023 0202 	bic.w	r2, r3, #2
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002386:	4924      	ldr	r1, [pc, #144]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002388:	4313      	orrs	r3, r2
 800238a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800238c:	4b22      	ldr	r3, [pc, #136]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800238e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002390:	4a21      	ldr	r2, [pc, #132]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 8002392:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002396:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002398:	4b1f      	ldr	r3, [pc, #124]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800239a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800239c:	4a1e      	ldr	r2, [pc, #120]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 800239e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80023a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80023b0:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b4:	4a18      	ldr	r2, [pc, #96]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023bc:	4b16      	ldr	r3, [pc, #88]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a15      	ldr	r2, [pc, #84]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c8:	f7ff f81a 	bl	8001400 <HAL_GetTick>
 80023cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d0:	f7ff f816 	bl	8001400 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e091      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x71c>
 80023ee:	e089      	b.n	8002504 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f0:	4b09      	ldr	r3, [pc, #36]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a08      	ldr	r2, [pc, #32]	@ (8002418 <HAL_RCC_OscConfig+0x764>)
 80023f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fc:	f7ff f800 	bl	8001400 <HAL_GetTick>
 8002400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002402:	e00f      	b.n	8002424 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002404:	f7fe fffc 	bl	8001400 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d908      	bls.n	8002424 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e077      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
 8002416:	bf00      	nop
 8002418:	58024400 	.word	0x58024400
 800241c:	fffffc0c 	.word	0xfffffc0c
 8002420:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002424:	4b3a      	ldr	r3, [pc, #232]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1e9      	bne.n	8002404 <HAL_RCC_OscConfig+0x750>
 8002430:	e068      	b.n	8002504 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002432:	4b37      	ldr	r3, [pc, #220]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 8002434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002436:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002438:	4b35      	ldr	r3, [pc, #212]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 800243a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243c:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002442:	2b01      	cmp	r3, #1
 8002444:	d031      	beq.n	80024aa <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	f003 0203 	and.w	r2, r3, #3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002450:	429a      	cmp	r2, r3
 8002452:	d12a      	bne.n	80024aa <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	091b      	lsrs	r3, r3, #4
 8002458:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002460:	429a      	cmp	r2, r3
 8002462:	d122      	bne.n	80024aa <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002470:	429a      	cmp	r2, r3
 8002472:	d11a      	bne.n	80024aa <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	0a5b      	lsrs	r3, r3, #9
 8002478:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002480:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002482:	429a      	cmp	r2, r3
 8002484:	d111      	bne.n	80024aa <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	0c1b      	lsrs	r3, r3, #16
 800248a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002492:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002494:	429a      	cmp	r2, r3
 8002496:	d108      	bne.n	80024aa <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	0e1b      	lsrs	r3, r3, #24
 800249c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024a4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d001      	beq.n	80024ae <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e02b      	b.n	8002506 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80024ae:	4b18      	ldr	r3, [pc, #96]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 80024b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b2:	08db      	lsrs	r3, r3, #3
 80024b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80024b8:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d01f      	beq.n	8002504 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80024c4:	4b12      	ldr	r3, [pc, #72]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 80024c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c8:	4a11      	ldr	r2, [pc, #68]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 80024ca:	f023 0301 	bic.w	r3, r3, #1
 80024ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024d0:	f7fe ff96 	bl	8001400 <HAL_GetTick>
 80024d4:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80024d6:	bf00      	nop
 80024d8:	f7fe ff92 	bl	8001400 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d0f9      	beq.n	80024d8 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 80024e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002514 <HAL_RCC_OscConfig+0x860>)
 80024ea:	4013      	ands	r3, r2
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024f0:	00d2      	lsls	r2, r2, #3
 80024f2:	4907      	ldr	r1, [pc, #28]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80024f8:	4b05      	ldr	r3, [pc, #20]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 80024fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fc:	4a04      	ldr	r2, [pc, #16]	@ (8002510 <HAL_RCC_OscConfig+0x85c>)
 80024fe:	f043 0301 	orr.w	r3, r3, #1
 8002502:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3730      	adds	r7, #48	@ 0x30
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	58024400 	.word	0x58024400
 8002514:	ffff0007 	.word	0xffff0007

08002518 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e19c      	b.n	8002866 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800252c:	4b8a      	ldr	r3, [pc, #552]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 030f 	and.w	r3, r3, #15
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	429a      	cmp	r2, r3
 8002538:	d910      	bls.n	800255c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800253a:	4b87      	ldr	r3, [pc, #540]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f023 020f 	bic.w	r2, r3, #15
 8002542:	4985      	ldr	r1, [pc, #532]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	4313      	orrs	r3, r2
 8002548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800254a:	4b83      	ldr	r3, [pc, #524]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	429a      	cmp	r2, r3
 8002556:	d001      	beq.n	800255c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e184      	b.n	8002866 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d010      	beq.n	800258a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691a      	ldr	r2, [r3, #16]
 800256c:	4b7b      	ldr	r3, [pc, #492]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002574:	429a      	cmp	r2, r3
 8002576:	d908      	bls.n	800258a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002578:	4b78      	ldr	r3, [pc, #480]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	4975      	ldr	r1, [pc, #468]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002586:	4313      	orrs	r3, r2
 8002588:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0308 	and.w	r3, r3, #8
 8002592:	2b00      	cmp	r3, #0
 8002594:	d010      	beq.n	80025b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	695a      	ldr	r2, [r3, #20]
 800259a:	4b70      	ldr	r3, [pc, #448]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d908      	bls.n	80025b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80025a6:	4b6d      	ldr	r3, [pc, #436]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	496a      	ldr	r1, [pc, #424]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0310 	and.w	r3, r3, #16
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d010      	beq.n	80025e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	699a      	ldr	r2, [r3, #24]
 80025c8:	4b64      	ldr	r3, [pc, #400]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80025ca:	69db      	ldr	r3, [r3, #28]
 80025cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d908      	bls.n	80025e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025d4:	4b61      	ldr	r3, [pc, #388]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80025d6:	69db      	ldr	r3, [r3, #28]
 80025d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	495e      	ldr	r1, [pc, #376]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0320 	and.w	r3, r3, #32
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d010      	beq.n	8002614 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	69da      	ldr	r2, [r3, #28]
 80025f6:	4b59      	ldr	r3, [pc, #356]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025fe:	429a      	cmp	r2, r3
 8002600:	d908      	bls.n	8002614 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002602:	4b56      	ldr	r3, [pc, #344]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	4953      	ldr	r1, [pc, #332]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002610:	4313      	orrs	r3, r2
 8002612:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d010      	beq.n	8002642 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	4b4d      	ldr	r3, [pc, #308]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	f003 030f 	and.w	r3, r3, #15
 800262c:	429a      	cmp	r2, r3
 800262e:	d908      	bls.n	8002642 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002630:	4b4a      	ldr	r3, [pc, #296]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	f023 020f 	bic.w	r2, r3, #15
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	4947      	ldr	r1, [pc, #284]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800263e:	4313      	orrs	r3, r2
 8002640:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b00      	cmp	r3, #0
 800264c:	d055      	beq.n	80026fa <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800264e:	4b43      	ldr	r3, [pc, #268]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	4940      	ldr	r1, [pc, #256]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800265c:	4313      	orrs	r3, r2
 800265e:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b02      	cmp	r3, #2
 8002666:	d107      	bne.n	8002678 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002668:	4b3c      	ldr	r3, [pc, #240]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d121      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e0f6      	b.n	8002866 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	2b03      	cmp	r3, #3
 800267e:	d107      	bne.n	8002690 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002680:	4b36      	ldr	r3, [pc, #216]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d115      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0ea      	b.n	8002866 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d107      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002698:	4b30      	ldr	r3, [pc, #192]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d109      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e0de      	b.n	8002866 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026a8:	4b2c      	ldr	r3, [pc, #176]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e0d6      	b.n	8002866 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026b8:	4b28      	ldr	r3, [pc, #160]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	f023 0207 	bic.w	r2, r3, #7
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	4925      	ldr	r1, [pc, #148]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026ca:	f7fe fe99 	bl	8001400 <HAL_GetTick>
 80026ce:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d0:	e00a      	b.n	80026e8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d2:	f7fe fe95 	bl	8001400 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e0be      	b.n	8002866 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026e8:	4b1c      	ldr	r3, [pc, #112]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d1eb      	bne.n	80026d2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	2b00      	cmp	r3, #0
 8002704:	d010      	beq.n	8002728 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	4b14      	ldr	r3, [pc, #80]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	429a      	cmp	r2, r3
 8002714:	d208      	bcs.n	8002728 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002716:	4b11      	ldr	r3, [pc, #68]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	f023 020f 	bic.w	r2, r3, #15
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	490e      	ldr	r1, [pc, #56]	@ (800275c <HAL_RCC_ClockConfig+0x244>)
 8002724:	4313      	orrs	r3, r2
 8002726:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002728:	4b0b      	ldr	r3, [pc, #44]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 030f 	and.w	r3, r3, #15
 8002730:	683a      	ldr	r2, [r7, #0]
 8002732:	429a      	cmp	r2, r3
 8002734:	d214      	bcs.n	8002760 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002736:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f023 020f 	bic.w	r2, r3, #15
 800273e:	4906      	ldr	r1, [pc, #24]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	4313      	orrs	r3, r2
 8002744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002746:	4b04      	ldr	r3, [pc, #16]	@ (8002758 <HAL_RCC_ClockConfig+0x240>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	429a      	cmp	r2, r3
 8002752:	d005      	beq.n	8002760 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e086      	b.n	8002866 <HAL_RCC_ClockConfig+0x34e>
 8002758:	52002000 	.word	0x52002000
 800275c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	d010      	beq.n	800278e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691a      	ldr	r2, [r3, #16]
 8002770:	4b3f      	ldr	r3, [pc, #252]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002778:	429a      	cmp	r2, r3
 800277a:	d208      	bcs.n	800278e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800277c:	4b3c      	ldr	r3, [pc, #240]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	691b      	ldr	r3, [r3, #16]
 8002788:	4939      	ldr	r1, [pc, #228]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 800278a:	4313      	orrs	r3, r2
 800278c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b00      	cmp	r3, #0
 8002798:	d010      	beq.n	80027bc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695a      	ldr	r2, [r3, #20]
 800279e:	4b34      	ldr	r3, [pc, #208]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d208      	bcs.n	80027bc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80027aa:	4b31      	ldr	r3, [pc, #196]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	695b      	ldr	r3, [r3, #20]
 80027b6:	492e      	ldr	r1, [pc, #184]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0310 	and.w	r3, r3, #16
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d010      	beq.n	80027ea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	699a      	ldr	r2, [r3, #24]
 80027cc:	4b28      	ldr	r3, [pc, #160]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d208      	bcs.n	80027ea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80027d8:	4b25      	ldr	r3, [pc, #148]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 80027da:	69db      	ldr	r3, [r3, #28]
 80027dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	4922      	ldr	r1, [pc, #136]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0320 	and.w	r3, r3, #32
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d010      	beq.n	8002818 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69da      	ldr	r2, [r3, #28]
 80027fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 80027fc:	6a1b      	ldr	r3, [r3, #32]
 80027fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002802:	429a      	cmp	r2, r3
 8002804:	d208      	bcs.n	8002818 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002806:	4b1a      	ldr	r3, [pc, #104]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 8002808:	6a1b      	ldr	r3, [r3, #32]
 800280a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	4917      	ldr	r1, [pc, #92]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 8002814:	4313      	orrs	r3, r2
 8002816:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8002818:	f000 f834 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 800281c:	4602      	mov	r2, r0
 800281e:	4b14      	ldr	r3, [pc, #80]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	0a1b      	lsrs	r3, r3, #8
 8002824:	f003 030f 	and.w	r3, r3, #15
 8002828:	4912      	ldr	r1, [pc, #72]	@ (8002874 <HAL_RCC_ClockConfig+0x35c>)
 800282a:	5ccb      	ldrb	r3, [r1, r3]
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
 8002834:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002836:	4b0e      	ldr	r3, [pc, #56]	@ (8002870 <HAL_RCC_ClockConfig+0x358>)
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	f003 030f 	and.w	r3, r3, #15
 800283e:	4a0d      	ldr	r2, [pc, #52]	@ (8002874 <HAL_RCC_ClockConfig+0x35c>)
 8002840:	5cd3      	ldrb	r3, [r2, r3]
 8002842:	f003 031f 	and.w	r3, r3, #31
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	fa22 f303 	lsr.w	r3, r2, r3
 800284c:	4a0a      	ldr	r2, [pc, #40]	@ (8002878 <HAL_RCC_ClockConfig+0x360>)
 800284e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002850:	4a0a      	ldr	r2, [pc, #40]	@ (800287c <HAL_RCC_ClockConfig+0x364>)
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002856:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <HAL_RCC_ClockConfig+0x368>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fd86 	bl	800136c <HAL_InitTick>
 8002860:	4603      	mov	r3, r0
 8002862:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002864:	7bfb      	ldrb	r3, [r7, #15]
}
 8002866:	4618      	mov	r0, r3
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	58024400 	.word	0x58024400
 8002874:	08006f1c 	.word	0x08006f1c
 8002878:	24000004 	.word	0x24000004
 800287c:	24000000 	.word	0x24000000
 8002880:	24000024 	.word	0x24000024

08002884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002884:	b480      	push	{r7}
 8002886:	b089      	sub	sp, #36	@ 0x24
 8002888:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800288a:	4bb3      	ldr	r3, [pc, #716]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002892:	2b18      	cmp	r3, #24
 8002894:	f200 8155 	bhi.w	8002b42 <HAL_RCC_GetSysClockFreq+0x2be>
 8002898:	a201      	add	r2, pc, #4	@ (adr r2, 80028a0 <HAL_RCC_GetSysClockFreq+0x1c>)
 800289a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800289e:	bf00      	nop
 80028a0:	08002905 	.word	0x08002905
 80028a4:	08002b43 	.word	0x08002b43
 80028a8:	08002b43 	.word	0x08002b43
 80028ac:	08002b43 	.word	0x08002b43
 80028b0:	08002b43 	.word	0x08002b43
 80028b4:	08002b43 	.word	0x08002b43
 80028b8:	08002b43 	.word	0x08002b43
 80028bc:	08002b43 	.word	0x08002b43
 80028c0:	0800292b 	.word	0x0800292b
 80028c4:	08002b43 	.word	0x08002b43
 80028c8:	08002b43 	.word	0x08002b43
 80028cc:	08002b43 	.word	0x08002b43
 80028d0:	08002b43 	.word	0x08002b43
 80028d4:	08002b43 	.word	0x08002b43
 80028d8:	08002b43 	.word	0x08002b43
 80028dc:	08002b43 	.word	0x08002b43
 80028e0:	08002931 	.word	0x08002931
 80028e4:	08002b43 	.word	0x08002b43
 80028e8:	08002b43 	.word	0x08002b43
 80028ec:	08002b43 	.word	0x08002b43
 80028f0:	08002b43 	.word	0x08002b43
 80028f4:	08002b43 	.word	0x08002b43
 80028f8:	08002b43 	.word	0x08002b43
 80028fc:	08002b43 	.word	0x08002b43
 8002900:	08002937 	.word	0x08002937
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002904:	4b94      	ldr	r3, [pc, #592]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0320 	and.w	r3, r3, #32
 800290c:	2b00      	cmp	r3, #0
 800290e:	d009      	beq.n	8002924 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002910:	4b91      	ldr	r3, [pc, #580]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	08db      	lsrs	r3, r3, #3
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	4a90      	ldr	r2, [pc, #576]	@ (8002b5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800291c:	fa22 f303 	lsr.w	r3, r2, r3
 8002920:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002922:	e111      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002924:	4b8d      	ldr	r3, [pc, #564]	@ (8002b5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002926:	61bb      	str	r3, [r7, #24]
      break;
 8002928:	e10e      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800292a:	4b8d      	ldr	r3, [pc, #564]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800292c:	61bb      	str	r3, [r7, #24]
      break;
 800292e:	e10b      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002930:	4b8c      	ldr	r3, [pc, #560]	@ (8002b64 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002932:	61bb      	str	r3, [r7, #24]
      break;
 8002934:	e108      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002936:	4b88      	ldr	r3, [pc, #544]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002940:	4b85      	ldr	r3, [pc, #532]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002944:	091b      	lsrs	r3, r3, #4
 8002946:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800294a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800294c:	4b82      	ldr	r3, [pc, #520]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800294e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002956:	4b80      	ldr	r3, [pc, #512]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800295a:	08db      	lsrs	r3, r3, #3
 800295c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	fb02 f303 	mul.w	r3, r2, r3
 8002966:	ee07 3a90 	vmov	s15, r3
 800296a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800296e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	2b00      	cmp	r3, #0
 8002976:	f000 80e1 	beq.w	8002b3c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	2b02      	cmp	r3, #2
 800297e:	f000 8083 	beq.w	8002a88 <HAL_RCC_GetSysClockFreq+0x204>
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2b02      	cmp	r3, #2
 8002986:	f200 80a1 	bhi.w	8002acc <HAL_RCC_GetSysClockFreq+0x248>
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_RCC_GetSysClockFreq+0x114>
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d056      	beq.n	8002a44 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002996:	e099      	b.n	8002acc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002998:	4b6f      	ldr	r3, [pc, #444]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0320 	and.w	r3, r3, #32
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d02d      	beq.n	8002a00 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80029a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	08db      	lsrs	r3, r3, #3
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	4a6b      	ldr	r2, [pc, #428]	@ (8002b5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80029b0:	fa22 f303 	lsr.w	r3, r2, r3
 80029b4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	ee07 3a90 	vmov	s15, r3
 80029bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	ee07 3a90 	vmov	s15, r3
 80029c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029ce:	4b62      	ldr	r3, [pc, #392]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029d6:	ee07 3a90 	vmov	s15, r3
 80029da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029de:	ed97 6a02 	vldr	s12, [r7, #8]
 80029e2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 80029e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029fa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80029fe:	e087      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	ee07 3a90 	vmov	s15, r3
 8002a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a0a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002b6c <HAL_RCC_GetSysClockFreq+0x2e8>
 8002a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a12:	4b51      	ldr	r3, [pc, #324]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a1a:	ee07 3a90 	vmov	s15, r3
 8002a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a22:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a26:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a42:	e065      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	ee07 3a90 	vmov	s15, r3
 8002a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a4e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002b70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a56:	4b40      	ldr	r3, [pc, #256]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a5e:	ee07 3a90 	vmov	s15, r3
 8002a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a66:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a6a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a86:	e043      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	ee07 3a90 	vmov	s15, r3
 8002a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a92:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002b74 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aa2:	ee07 3a90 	vmov	s15, r3
 8002aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8002aae:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ac6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002aca:	e021      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	ee07 3a90 	vmov	s15, r3
 8002ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ad6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ade:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ae6:	ee07 3a90 	vmov	s15, r3
 8002aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002aee:	ed97 6a02 	vldr	s12, [r7, #8]
 8002af2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002b0e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002b10:	4b11      	ldr	r3, [pc, #68]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b14:	0a5b      	lsrs	r3, r3, #9
 8002b16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	ee07 3a90 	vmov	s15, r3
 8002b24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b28:	edd7 6a07 	vldr	s13, [r7, #28]
 8002b2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b34:	ee17 3a90 	vmov	r3, s15
 8002b38:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002b3a:	e005      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	61bb      	str	r3, [r7, #24]
      break;
 8002b40:	e002      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002b42:	4b07      	ldr	r3, [pc, #28]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002b44:	61bb      	str	r3, [r7, #24]
      break;
 8002b46:	bf00      	nop
  }

  return sysclockfreq;
 8002b48:	69bb      	ldr	r3, [r7, #24]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3724      	adds	r7, #36	@ 0x24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	58024400 	.word	0x58024400
 8002b5c:	03d09000 	.word	0x03d09000
 8002b60:	003d0900 	.word	0x003d0900
 8002b64:	007a1200 	.word	0x007a1200
 8002b68:	46000000 	.word	0x46000000
 8002b6c:	4c742400 	.word	0x4c742400
 8002b70:	4a742400 	.word	0x4a742400
 8002b74:	4af42400 	.word	0x4af42400

08002b78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8002b7e:	f7ff fe81 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8002b82:	4602      	mov	r2, r0
 8002b84:	4b10      	ldr	r3, [pc, #64]	@ (8002bc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	0a1b      	lsrs	r3, r3, #8
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	490f      	ldr	r1, [pc, #60]	@ (8002bcc <HAL_RCC_GetHCLKFreq+0x54>)
 8002b90:	5ccb      	ldrb	r3, [r1, r3]
 8002b92:	f003 031f 	and.w	r3, r3, #31
 8002b96:	fa22 f303 	lsr.w	r3, r2, r3
 8002b9a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	4a09      	ldr	r2, [pc, #36]	@ (8002bcc <HAL_RCC_GetHCLKFreq+0x54>)
 8002ba6:	5cd3      	ldrb	r3, [r2, r3]
 8002ba8:	f003 031f 	and.w	r3, r3, #31
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb2:	4a07      	ldr	r2, [pc, #28]	@ (8002bd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002bb4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bb6:	4a07      	ldr	r2, [pc, #28]	@ (8002bd4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002bbc:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	58024400 	.word	0x58024400
 8002bcc:	08006f1c 	.word	0x08006f1c
 8002bd0:	24000004 	.word	0x24000004
 8002bd4:	24000000 	.word	0x24000000

08002bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8002bdc:	f7ff ffcc 	bl	8002b78 <HAL_RCC_GetHCLKFreq>
 8002be0:	4602      	mov	r2, r0
 8002be2:	4b06      	ldr	r3, [pc, #24]	@ (8002bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002be4:	69db      	ldr	r3, [r3, #28]
 8002be6:	091b      	lsrs	r3, r3, #4
 8002be8:	f003 0307 	and.w	r3, r3, #7
 8002bec:	4904      	ldr	r1, [pc, #16]	@ (8002c00 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bee:	5ccb      	ldrb	r3, [r1, r3]
 8002bf0:	f003 031f 	and.w	r3, r3, #31
 8002bf4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	58024400 	.word	0x58024400
 8002c00:	08006f1c 	.word	0x08006f1c

08002c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8002c08:	f7ff ffb6 	bl	8002b78 <HAL_RCC_GetHCLKFreq>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	0a1b      	lsrs	r3, r3, #8
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	4904      	ldr	r1, [pc, #16]	@ (8002c2c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c1a:	5ccb      	ldrb	r3, [r1, r3]
 8002c1c:	f003 031f 	and.w	r3, r3, #31
 8002c20:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	58024400 	.word	0x58024400
 8002c2c:	08006f1c 	.word	0x08006f1c

08002c30 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c34:	b0c8      	sub	sp, #288	@ 0x120
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c42:	2300      	movs	r3, #0
 8002c44:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c50:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002c54:	2500      	movs	r5, #0
 8002c56:	ea54 0305 	orrs.w	r3, r4, r5
 8002c5a:	d049      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002c5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c62:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c66:	d02f      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002c68:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c6c:	d828      	bhi.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002c6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c72:	d01a      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002c74:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c78:	d822      	bhi.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002c7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c82:	d007      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c84:	e01c      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c86:	4ba7      	ldr	r3, [pc, #668]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8a:	4aa6      	ldr	r2, [pc, #664]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002c8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c92:	e01a      	b.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002c94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c98:	3308      	adds	r3, #8
 8002c9a:	2102      	movs	r1, #2
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f001 fc43 	bl	8004528 <RCCEx_PLL2_Config>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002ca8:	e00f      	b.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002caa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cae:	3328      	adds	r3, #40	@ 0x28
 8002cb0:	2102      	movs	r1, #2
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f001 fcea 	bl	800468c <RCCEx_PLL3_Config>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002cbe:	e004      	b.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002cc6:	e000      	b.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002cc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10a      	bne.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002cd2:	4b94      	ldr	r3, [pc, #592]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002cd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cd6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002cda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ce0:	4a90      	ldr	r2, [pc, #576]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002ce2:	430b      	orrs	r3, r1
 8002ce4:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ce6:	e003      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ce8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002cec:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002cf0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002cfc:	f04f 0900 	mov.w	r9, #0
 8002d00:	ea58 0309 	orrs.w	r3, r8, r9
 8002d04:	d047      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002d06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d82a      	bhi.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002d10:	a201      	add	r2, pc, #4	@ (adr r2, 8002d18 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d16:	bf00      	nop
 8002d18:	08002d2d 	.word	0x08002d2d
 8002d1c:	08002d3b 	.word	0x08002d3b
 8002d20:	08002d51 	.word	0x08002d51
 8002d24:	08002d6f 	.word	0x08002d6f
 8002d28:	08002d6f 	.word	0x08002d6f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d2c:	4b7d      	ldr	r3, [pc, #500]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d30:	4a7c      	ldr	r2, [pc, #496]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d38:	e01a      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d3e:	3308      	adds	r3, #8
 8002d40:	2100      	movs	r1, #0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f001 fbf0 	bl	8004528 <RCCEx_PLL2_Config>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d4e:	e00f      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d54:	3328      	adds	r3, #40	@ 0x28
 8002d56:	2100      	movs	r1, #0
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f001 fc97 	bl	800468c <RCCEx_PLL3_Config>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d64:	e004      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002d6c:	e000      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002d6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d70:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d10a      	bne.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d78:	4b6a      	ldr	r3, [pc, #424]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d7c:	f023 0107 	bic.w	r1, r3, #7
 8002d80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d86:	4a67      	ldr	r2, [pc, #412]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002d88:	430b      	orrs	r3, r1
 8002d8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d8c:	e003      	b.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d8e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002d92:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8002d96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d9e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002da2:	f04f 0b00 	mov.w	fp, #0
 8002da6:	ea5a 030b 	orrs.w	r3, sl, fp
 8002daa:	d054      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8002dac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002db6:	d036      	beq.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8002db8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002dbc:	d82f      	bhi.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dc2:	d032      	beq.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002dc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dc8:	d829      	bhi.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002dca:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dcc:	d02f      	beq.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8002dce:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dd0:	d825      	bhi.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002dd2:	2b80      	cmp	r3, #128	@ 0x80
 8002dd4:	d018      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8002dd6:	2b80      	cmp	r3, #128	@ 0x80
 8002dd8:	d821      	bhi.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8002dde:	2b40      	cmp	r3, #64	@ 0x40
 8002de0:	d007      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8002de2:	e01c      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002de4:	4b4f      	ldr	r3, [pc, #316]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de8:	4a4e      	ldr	r2, [pc, #312]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002dea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002df0:	e01e      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002df2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002df6:	3308      	adds	r3, #8
 8002df8:	2100      	movs	r1, #0
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f001 fb94 	bl	8004528 <RCCEx_PLL2_Config>
 8002e00:	4603      	mov	r3, r0
 8002e02:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002e06:	e013      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e08:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e0c:	3328      	adds	r3, #40	@ 0x28
 8002e0e:	2100      	movs	r1, #0
 8002e10:	4618      	mov	r0, r3
 8002e12:	f001 fc3b 	bl	800468c <RCCEx_PLL3_Config>
 8002e16:	4603      	mov	r3, r0
 8002e18:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8002e1c:	e008      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002e24:	e004      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002e26:	bf00      	nop
 8002e28:	e002      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002e2a:	bf00      	nop
 8002e2c:	e000      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8002e2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e30:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10a      	bne.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8002e38:	4b3a      	ldr	r3, [pc, #232]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002e3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e3c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002e40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e46:	4a37      	ldr	r2, [pc, #220]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002e48:	430b      	orrs	r3, r1
 8002e4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e4c:	e003      	b.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e4e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002e52:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8002e56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002e62:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002e66:	2300      	movs	r3, #0
 8002e68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002e6c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002e70:	460b      	mov	r3, r1
 8002e72:	4313      	orrs	r3, r2
 8002e74:	d05c      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8002e76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e7c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002e80:	d03b      	beq.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002e82:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002e86:	d834      	bhi.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002e88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e8c:	d037      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8002e8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e92:	d82e      	bhi.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002e94:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002e98:	d033      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002e9a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002e9e:	d828      	bhi.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002ea0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ea4:	d01a      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8002ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eaa:	d822      	bhi.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d003      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8002eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002eb4:	d007      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002eb6:	e01c      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebc:	4a19      	ldr	r2, [pc, #100]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002ebe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ec2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002ec4:	e01e      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ec6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002eca:	3308      	adds	r3, #8
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f001 fb2a 	bl	8004528 <RCCEx_PLL2_Config>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002eda:	e013      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002edc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002ee0:	3328      	adds	r3, #40	@ 0x28
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f001 fbd1 	bl	800468c <RCCEx_PLL3_Config>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8002ef0:	e008      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002ef8:	e004      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002efa:	bf00      	nop
 8002efc:	e002      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002efe:	bf00      	nop
 8002f00:	e000      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8002f02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f04:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10d      	bne.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002f0c:	4b05      	ldr	r3, [pc, #20]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002f0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f10:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8002f14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f1a:	4a02      	ldr	r2, [pc, #8]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002f1c:	430b      	orrs	r3, r1
 8002f1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f20:	e006      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8002f22:	bf00      	nop
 8002f24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f28:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002f2c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002f30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f38:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002f3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002f40:	2300      	movs	r3, #0
 8002f42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002f46:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002f4a:	460b      	mov	r3, r1
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	d03a      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002f50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f56:	2b30      	cmp	r3, #48	@ 0x30
 8002f58:	d01f      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002f5a:	2b30      	cmp	r3, #48	@ 0x30
 8002f5c:	d819      	bhi.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002f5e:	2b20      	cmp	r3, #32
 8002f60:	d00c      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002f62:	2b20      	cmp	r3, #32
 8002f64:	d815      	bhi.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d019      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002f6a:	2b10      	cmp	r3, #16
 8002f6c:	d111      	bne.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f6e:	4bae      	ldr	r3, [pc, #696]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f72:	4aad      	ldr	r2, [pc, #692]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002f7a:	e011      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002f7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002f80:	3308      	adds	r3, #8
 8002f82:	2102      	movs	r1, #2
 8002f84:	4618      	mov	r0, r3
 8002f86:	f001 facf 	bl	8004528 <RCCEx_PLL2_Config>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002f90:	e006      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8002f98:	e002      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002f9a:	bf00      	nop
 8002f9c:	e000      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8002f9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fa0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10a      	bne.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002fa8:	4b9f      	ldr	r3, [pc, #636]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002fb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb6:	4a9c      	ldr	r2, [pc, #624]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002fb8:	430b      	orrs	r3, r1
 8002fba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fbc:	e003      	b.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fbe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8002fc2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002fc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fce:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002fd2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002fdc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	d051      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002fe6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002fea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ff0:	d035      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002ff2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ff6:	d82e      	bhi.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8002ff8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ffc:	d031      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8002ffe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003002:	d828      	bhi.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003004:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003008:	d01a      	beq.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800300a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800300e:	d822      	bhi.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8003014:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003018:	d007      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800301a:	e01c      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800301c:	4b82      	ldr	r3, [pc, #520]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800301e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003020:	4a81      	ldr	r2, [pc, #516]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003022:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003026:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003028:	e01c      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800302a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800302e:	3308      	adds	r3, #8
 8003030:	2100      	movs	r1, #0
 8003032:	4618      	mov	r0, r3
 8003034:	f001 fa78 	bl	8004528 <RCCEx_PLL2_Config>
 8003038:	4603      	mov	r3, r0
 800303a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800303e:	e011      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003040:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003044:	3328      	adds	r3, #40	@ 0x28
 8003046:	2100      	movs	r1, #0
 8003048:	4618      	mov	r0, r3
 800304a:	f001 fb1f 	bl	800468c <RCCEx_PLL3_Config>
 800304e:	4603      	mov	r3, r0
 8003050:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003054:	e006      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800305c:	e002      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800305e:	bf00      	nop
 8003060:	e000      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8003062:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003064:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10a      	bne.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800306c:	4b6e      	ldr	r3, [pc, #440]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800306e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003070:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003074:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003078:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800307a:	4a6b      	ldr	r2, [pc, #428]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800307c:	430b      	orrs	r3, r1
 800307e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003080:	e003      	b.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003082:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003086:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800308a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800308e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003092:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003096:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800309a:	2300      	movs	r3, #0
 800309c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80030a0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80030a4:	460b      	mov	r3, r1
 80030a6:	4313      	orrs	r3, r2
 80030a8:	d053      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80030aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80030ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030b4:	d033      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80030b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030ba:	d82c      	bhi.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80030bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030c0:	d02f      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 80030c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030c6:	d826      	bhi.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80030c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80030cc:	d02b      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80030ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80030d2:	d820      	bhi.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80030d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80030d8:	d012      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80030da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80030de:	d81a      	bhi.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d022      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 80030e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030e8:	d115      	bne.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80030ee:	3308      	adds	r3, #8
 80030f0:	2101      	movs	r1, #1
 80030f2:	4618      	mov	r0, r3
 80030f4:	f001 fa18 	bl	8004528 <RCCEx_PLL2_Config>
 80030f8:	4603      	mov	r3, r0
 80030fa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80030fe:	e015      	b.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003100:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003104:	3328      	adds	r3, #40	@ 0x28
 8003106:	2101      	movs	r1, #1
 8003108:	4618      	mov	r0, r3
 800310a:	f001 fabf 	bl	800468c <RCCEx_PLL3_Config>
 800310e:	4603      	mov	r3, r0
 8003110:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003114:	e00a      	b.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800311c:	e006      	b.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800311e:	bf00      	nop
 8003120:	e004      	b.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003122:	bf00      	nop
 8003124:	e002      	b.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003126:	bf00      	nop
 8003128:	e000      	b.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800312a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800312c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10a      	bne.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003134:	4b3c      	ldr	r3, [pc, #240]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003138:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800313c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003140:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003142:	4a39      	ldr	r2, [pc, #228]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003144:	430b      	orrs	r3, r1
 8003146:	6513      	str	r3, [r2, #80]	@ 0x50
 8003148:	e003      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800314a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800314e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003152:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800315e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003162:	2300      	movs	r3, #0
 8003164:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003168:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800316c:	460b      	mov	r3, r1
 800316e:	4313      	orrs	r3, r2
 8003170:	d060      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003172:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003176:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800317a:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800317e:	d039      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8003180:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8003184:	d832      	bhi.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003186:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800318a:	d035      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800318c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003190:	d82c      	bhi.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003196:	d031      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003198:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800319c:	d826      	bhi.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800319e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80031a2:	d02d      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80031a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80031a8:	d820      	bhi.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80031aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031ae:	d012      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80031b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031b4:	d81a      	bhi.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d024      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80031ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031be:	d115      	bne.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031c4:	3308      	adds	r3, #8
 80031c6:	2101      	movs	r1, #1
 80031c8:	4618      	mov	r0, r3
 80031ca:	f001 f9ad 	bl	8004528 <RCCEx_PLL2_Config>
 80031ce:	4603      	mov	r3, r0
 80031d0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80031d4:	e017      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031da:	3328      	adds	r3, #40	@ 0x28
 80031dc:	2101      	movs	r1, #1
 80031de:	4618      	mov	r0, r3
 80031e0:	f001 fa54 	bl	800468c <RCCEx_PLL3_Config>
 80031e4:	4603      	mov	r3, r0
 80031e6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80031ea:	e00c      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80031f2:	e008      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80031f4:	bf00      	nop
 80031f6:	e006      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80031f8:	bf00      	nop
 80031fa:	e004      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80031fc:	bf00      	nop
 80031fe:	e002      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003200:	bf00      	nop
 8003202:	e000      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003206:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10e      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800320e:	4b06      	ldr	r3, [pc, #24]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003212:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003216:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800321a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800321e:	4a02      	ldr	r2, [pc, #8]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003220:	430b      	orrs	r3, r1
 8003222:	6593      	str	r3, [r2, #88]	@ 0x58
 8003224:	e006      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003226:	bf00      	nop
 8003228:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800322c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003230:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003234:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800323c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003240:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003244:	2300      	movs	r3, #0
 8003246:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800324a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800324e:	460b      	mov	r3, r1
 8003250:	4313      	orrs	r3, r2
 8003252:	d037      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003254:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003258:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800325a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800325e:	d00e      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003264:	d816      	bhi.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003266:	2b00      	cmp	r3, #0
 8003268:	d018      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800326a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800326e:	d111      	bne.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003270:	4bc4      	ldr	r3, [pc, #784]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003274:	4ac3      	ldr	r2, [pc, #780]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003276:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800327a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800327c:	e00f      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800327e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003282:	3308      	adds	r3, #8
 8003284:	2101      	movs	r1, #1
 8003286:	4618      	mov	r0, r3
 8003288:	f001 f94e 	bl	8004528 <RCCEx_PLL2_Config>
 800328c:	4603      	mov	r3, r0
 800328e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003292:	e004      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800329a:	e000      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800329c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800329e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10a      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032a6:	4bb7      	ldr	r3, [pc, #732]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032aa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80032ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032b4:	4ab3      	ldr	r2, [pc, #716]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032b6:	430b      	orrs	r3, r1
 80032b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80032ba:	e003      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80032c0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80032c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032cc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80032d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80032d4:	2300      	movs	r3, #0
 80032d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80032da:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80032de:	460b      	mov	r3, r1
 80032e0:	4313      	orrs	r3, r2
 80032e2:	d039      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80032e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80032e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	d81c      	bhi.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80032ee:	a201      	add	r2, pc, #4	@ (adr r2, 80032f4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80032f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f4:	08003331 	.word	0x08003331
 80032f8:	08003305 	.word	0x08003305
 80032fc:	08003313 	.word	0x08003313
 8003300:	08003331 	.word	0x08003331
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003304:	4b9f      	ldr	r3, [pc, #636]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003308:	4a9e      	ldr	r2, [pc, #632]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800330a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800330e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003310:	e00f      	b.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003312:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003316:	3308      	adds	r3, #8
 8003318:	2102      	movs	r1, #2
 800331a:	4618      	mov	r0, r3
 800331c:	f001 f904 	bl	8004528 <RCCEx_PLL2_Config>
 8003320:	4603      	mov	r3, r0
 8003322:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003326:	e004      	b.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800332e:	e000      	b.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003332:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800333a:	4b92      	ldr	r3, [pc, #584]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800333c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333e:	f023 0103 	bic.w	r1, r3, #3
 8003342:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003348:	4a8e      	ldr	r2, [pc, #568]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800334a:	430b      	orrs	r3, r1
 800334c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800334e:	e003      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003350:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003354:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003358:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800335c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003360:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003364:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003368:	2300      	movs	r3, #0
 800336a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800336e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003372:	460b      	mov	r3, r1
 8003374:	4313      	orrs	r3, r2
 8003376:	f000 8099 	beq.w	80034ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800337a:	4b83      	ldr	r3, [pc, #524]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a82      	ldr	r2, [pc, #520]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003384:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003386:	f7fe f83b 	bl	8001400 <HAL_GetTick>
 800338a:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800338e:	e00b      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003390:	f7fe f836 	bl	8001400 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	2b64      	cmp	r3, #100	@ 0x64
 800339e:	d903      	bls.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80033a6:	e005      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033a8:	4b77      	ldr	r3, [pc, #476]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0ed      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80033b4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d173      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80033bc:	4b71      	ldr	r3, [pc, #452]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80033c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80033c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80033c8:	4053      	eors	r3, r2
 80033ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d015      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033d2:	4b6c      	ldr	r3, [pc, #432]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033da:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033de:	4b69      	ldr	r3, [pc, #420]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e2:	4a68      	ldr	r2, [pc, #416]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033ea:	4b66      	ldr	r3, [pc, #408]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ee:	4a65      	ldr	r2, [pc, #404]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033f4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80033f6:	4a63      	ldr	r2, [pc, #396]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033fc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80033fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003402:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003406:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800340a:	d118      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340c:	f7fd fff8 	bl	8001400 <HAL_GetTick>
 8003410:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003414:	e00d      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003416:	f7fd fff3 	bl	8001400 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003420:	1ad2      	subs	r2, r2, r3
 8003422:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003426:	429a      	cmp	r2, r3
 8003428:	d903      	bls.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8003430:	e005      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003432:	4b54      	ldr	r3, [pc, #336]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0eb      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800343e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003442:	2b00      	cmp	r3, #0
 8003444:	d129      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003446:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800344a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800344e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003452:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003456:	d10e      	bne.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003458:	4b4a      	ldr	r3, [pc, #296]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003460:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003464:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003468:	091a      	lsrs	r2, r3, #4
 800346a:	4b48      	ldr	r3, [pc, #288]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800346c:	4013      	ands	r3, r2
 800346e:	4a45      	ldr	r2, [pc, #276]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003470:	430b      	orrs	r3, r1
 8003472:	6113      	str	r3, [r2, #16]
 8003474:	e005      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003476:	4b43      	ldr	r3, [pc, #268]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	4a42      	ldr	r2, [pc, #264]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800347c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003480:	6113      	str	r3, [r2, #16]
 8003482:	4b40      	ldr	r3, [pc, #256]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003484:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003486:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800348a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800348e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003492:	4a3c      	ldr	r2, [pc, #240]	@ (8003584 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003494:	430b      	orrs	r3, r1
 8003496:	6713      	str	r3, [r2, #112]	@ 0x70
 8003498:	e008      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800349a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800349e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80034a2:	e003      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80034a8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80034ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80034b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b4:	f002 0301 	and.w	r3, r2, #1
 80034b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80034bc:	2300      	movs	r3, #0
 80034be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80034c2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f000 8090 	beq.w	80035ee <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80034ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80034d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034d6:	2b28      	cmp	r3, #40	@ 0x28
 80034d8:	d870      	bhi.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80034da:	a201      	add	r2, pc, #4	@ (adr r2, 80034e0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80034dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e0:	080035c5 	.word	0x080035c5
 80034e4:	080035bd 	.word	0x080035bd
 80034e8:	080035bd 	.word	0x080035bd
 80034ec:	080035bd 	.word	0x080035bd
 80034f0:	080035bd 	.word	0x080035bd
 80034f4:	080035bd 	.word	0x080035bd
 80034f8:	080035bd 	.word	0x080035bd
 80034fc:	080035bd 	.word	0x080035bd
 8003500:	08003591 	.word	0x08003591
 8003504:	080035bd 	.word	0x080035bd
 8003508:	080035bd 	.word	0x080035bd
 800350c:	080035bd 	.word	0x080035bd
 8003510:	080035bd 	.word	0x080035bd
 8003514:	080035bd 	.word	0x080035bd
 8003518:	080035bd 	.word	0x080035bd
 800351c:	080035bd 	.word	0x080035bd
 8003520:	080035a7 	.word	0x080035a7
 8003524:	080035bd 	.word	0x080035bd
 8003528:	080035bd 	.word	0x080035bd
 800352c:	080035bd 	.word	0x080035bd
 8003530:	080035bd 	.word	0x080035bd
 8003534:	080035bd 	.word	0x080035bd
 8003538:	080035bd 	.word	0x080035bd
 800353c:	080035bd 	.word	0x080035bd
 8003540:	080035c5 	.word	0x080035c5
 8003544:	080035bd 	.word	0x080035bd
 8003548:	080035bd 	.word	0x080035bd
 800354c:	080035bd 	.word	0x080035bd
 8003550:	080035bd 	.word	0x080035bd
 8003554:	080035bd 	.word	0x080035bd
 8003558:	080035bd 	.word	0x080035bd
 800355c:	080035bd 	.word	0x080035bd
 8003560:	080035c5 	.word	0x080035c5
 8003564:	080035bd 	.word	0x080035bd
 8003568:	080035bd 	.word	0x080035bd
 800356c:	080035bd 	.word	0x080035bd
 8003570:	080035bd 	.word	0x080035bd
 8003574:	080035bd 	.word	0x080035bd
 8003578:	080035bd 	.word	0x080035bd
 800357c:	080035bd 	.word	0x080035bd
 8003580:	080035c5 	.word	0x080035c5
 8003584:	58024400 	.word	0x58024400
 8003588:	58024800 	.word	0x58024800
 800358c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003590:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003594:	3308      	adds	r3, #8
 8003596:	2101      	movs	r1, #1
 8003598:	4618      	mov	r0, r3
 800359a:	f000 ffc5 	bl	8004528 <RCCEx_PLL2_Config>
 800359e:	4603      	mov	r3, r0
 80035a0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80035a4:	e00f      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035aa:	3328      	adds	r3, #40	@ 0x28
 80035ac:	2101      	movs	r1, #1
 80035ae:	4618      	mov	r0, r3
 80035b0:	f001 f86c 	bl	800468c <RCCEx_PLL3_Config>
 80035b4:	4603      	mov	r3, r0
 80035b6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80035ba:	e004      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80035c2:	e000      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80035c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035c6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10b      	bne.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80035ce:	4bc0      	ldr	r3, [pc, #768]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80035d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80035d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035de:	4abc      	ldr	r2, [pc, #752]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80035e0:	430b      	orrs	r3, r1
 80035e2:	6553      	str	r3, [r2, #84]	@ 0x54
 80035e4:	e003      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80035ea:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80035ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f6:	f002 0302 	and.w	r3, r2, #2
 80035fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80035fe:	2300      	movs	r3, #0
 8003600:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003604:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003608:	460b      	mov	r3, r1
 800360a:	4313      	orrs	r3, r2
 800360c:	d043      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800360e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003616:	2b05      	cmp	r3, #5
 8003618:	d824      	bhi.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800361a:	a201      	add	r2, pc, #4	@ (adr r2, 8003620 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800361c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003620:	0800366d 	.word	0x0800366d
 8003624:	08003639 	.word	0x08003639
 8003628:	0800364f 	.word	0x0800364f
 800362c:	0800366d 	.word	0x0800366d
 8003630:	0800366d 	.word	0x0800366d
 8003634:	0800366d 	.word	0x0800366d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003638:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800363c:	3308      	adds	r3, #8
 800363e:	2101      	movs	r1, #1
 8003640:	4618      	mov	r0, r3
 8003642:	f000 ff71 	bl	8004528 <RCCEx_PLL2_Config>
 8003646:	4603      	mov	r3, r0
 8003648:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800364c:	e00f      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800364e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003652:	3328      	adds	r3, #40	@ 0x28
 8003654:	2101      	movs	r1, #1
 8003656:	4618      	mov	r0, r3
 8003658:	f001 f818 	bl	800468c <RCCEx_PLL3_Config>
 800365c:	4603      	mov	r3, r0
 800365e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003662:	e004      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800366a:	e000      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 800366c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800366e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10b      	bne.n	800368e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003676:	4b96      	ldr	r3, [pc, #600]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367a:	f023 0107 	bic.w	r1, r3, #7
 800367e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003686:	4a92      	ldr	r2, [pc, #584]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003688:	430b      	orrs	r3, r1
 800368a:	6553      	str	r3, [r2, #84]	@ 0x54
 800368c:	e003      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800368e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003692:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003696:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800369a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369e:	f002 0304 	and.w	r3, r2, #4
 80036a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036a6:	2300      	movs	r3, #0
 80036a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80036ac:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80036b0:	460b      	mov	r3, r1
 80036b2:	4313      	orrs	r3, r2
 80036b4:	d043      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80036b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80036be:	2b05      	cmp	r3, #5
 80036c0:	d824      	bhi.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 80036c2:	a201      	add	r2, pc, #4	@ (adr r2, 80036c8 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 80036c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c8:	08003715 	.word	0x08003715
 80036cc:	080036e1 	.word	0x080036e1
 80036d0:	080036f7 	.word	0x080036f7
 80036d4:	08003715 	.word	0x08003715
 80036d8:	08003715 	.word	0x08003715
 80036dc:	08003715 	.word	0x08003715
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036e4:	3308      	adds	r3, #8
 80036e6:	2101      	movs	r1, #1
 80036e8:	4618      	mov	r0, r3
 80036ea:	f000 ff1d 	bl	8004528 <RCCEx_PLL2_Config>
 80036ee:	4603      	mov	r3, r0
 80036f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80036f4:	e00f      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036fa:	3328      	adds	r3, #40	@ 0x28
 80036fc:	2101      	movs	r1, #1
 80036fe:	4618      	mov	r0, r3
 8003700:	f000 ffc4 	bl	800468c <RCCEx_PLL3_Config>
 8003704:	4603      	mov	r3, r0
 8003706:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800370a:	e004      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003712:	e000      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8003714:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003716:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10b      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800371e:	4b6c      	ldr	r3, [pc, #432]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003722:	f023 0107 	bic.w	r1, r3, #7
 8003726:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800372a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800372e:	4a68      	ldr	r2, [pc, #416]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003730:	430b      	orrs	r3, r1
 8003732:	6593      	str	r3, [r2, #88]	@ 0x58
 8003734:	e003      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003736:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800373a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800373e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003746:	f002 0320 	and.w	r3, r2, #32
 800374a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800374e:	2300      	movs	r3, #0
 8003750:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003754:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003758:	460b      	mov	r3, r1
 800375a:	4313      	orrs	r3, r2
 800375c:	d055      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800375e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003762:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003766:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800376a:	d033      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800376c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003770:	d82c      	bhi.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003776:	d02f      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003778:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800377c:	d826      	bhi.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800377e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003782:	d02b      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003784:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003788:	d820      	bhi.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800378a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800378e:	d012      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8003790:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003794:	d81a      	bhi.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003796:	2b00      	cmp	r3, #0
 8003798:	d022      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800379a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800379e:	d115      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037a4:	3308      	adds	r3, #8
 80037a6:	2100      	movs	r1, #0
 80037a8:	4618      	mov	r0, r3
 80037aa:	f000 febd 	bl	8004528 <RCCEx_PLL2_Config>
 80037ae:	4603      	mov	r3, r0
 80037b0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80037b4:	e015      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037ba:	3328      	adds	r3, #40	@ 0x28
 80037bc:	2102      	movs	r1, #2
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 ff64 	bl	800468c <RCCEx_PLL3_Config>
 80037c4:	4603      	mov	r3, r0
 80037c6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80037ca:	e00a      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80037d2:	e006      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80037d4:	bf00      	nop
 80037d6:	e004      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80037d8:	bf00      	nop
 80037da:	e002      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80037dc:	bf00      	nop
 80037de:	e000      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80037e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037e2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10b      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037ea:	4b39      	ldr	r3, [pc, #228]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80037ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ee:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80037f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037fa:	4a35      	ldr	r2, [pc, #212]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80037fc:	430b      	orrs	r3, r1
 80037fe:	6553      	str	r3, [r2, #84]	@ 0x54
 8003800:	e003      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003802:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003806:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800380a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800380e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003812:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003816:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800381a:	2300      	movs	r3, #0
 800381c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003820:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003824:	460b      	mov	r3, r1
 8003826:	4313      	orrs	r3, r2
 8003828:	d058      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800382a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800382e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003832:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003836:	d033      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003838:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800383c:	d82c      	bhi.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800383e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003842:	d02f      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003848:	d826      	bhi.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800384a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800384e:	d02b      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003850:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003854:	d820      	bhi.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003856:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800385a:	d012      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 800385c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003860:	d81a      	bhi.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003862:	2b00      	cmp	r3, #0
 8003864:	d022      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8003866:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800386a:	d115      	bne.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800386c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003870:	3308      	adds	r3, #8
 8003872:	2100      	movs	r1, #0
 8003874:	4618      	mov	r0, r3
 8003876:	f000 fe57 	bl	8004528 <RCCEx_PLL2_Config>
 800387a:	4603      	mov	r3, r0
 800387c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003880:	e015      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003882:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003886:	3328      	adds	r3, #40	@ 0x28
 8003888:	2102      	movs	r1, #2
 800388a:	4618      	mov	r0, r3
 800388c:	f000 fefe 	bl	800468c <RCCEx_PLL3_Config>
 8003890:	4603      	mov	r3, r0
 8003892:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003896:	e00a      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800389e:	e006      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80038a0:	bf00      	nop
 80038a2:	e004      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80038a4:	bf00      	nop
 80038a6:	e002      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80038a8:	bf00      	nop
 80038aa:	e000      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80038ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10e      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038b6:	4b06      	ldr	r3, [pc, #24]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80038b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ba:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80038be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80038c6:	4a02      	ldr	r2, [pc, #8]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80038c8:	430b      	orrs	r3, r1
 80038ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80038cc:	e006      	b.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xcac>
 80038ce:	bf00      	nop
 80038d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80038d8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80038dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80038e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80038ec:	2300      	movs	r3, #0
 80038ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80038f2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80038f6:	460b      	mov	r3, r1
 80038f8:	4313      	orrs	r3, r2
 80038fa:	d055      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80038fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003900:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003904:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003908:	d033      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800390a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800390e:	d82c      	bhi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003910:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003914:	d02f      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003916:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800391a:	d826      	bhi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800391c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003920:	d02b      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003922:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003926:	d820      	bhi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003928:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800392c:	d012      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800392e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003932:	d81a      	bhi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8003934:	2b00      	cmp	r3, #0
 8003936:	d022      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8003938:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800393c:	d115      	bne.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800393e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003942:	3308      	adds	r3, #8
 8003944:	2100      	movs	r1, #0
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fdee 	bl	8004528 <RCCEx_PLL2_Config>
 800394c:	4603      	mov	r3, r0
 800394e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003952:	e015      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003954:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003958:	3328      	adds	r3, #40	@ 0x28
 800395a:	2102      	movs	r1, #2
 800395c:	4618      	mov	r0, r3
 800395e:	f000 fe95 	bl	800468c <RCCEx_PLL3_Config>
 8003962:	4603      	mov	r3, r0
 8003964:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003968:	e00a      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003970:	e006      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8003972:	bf00      	nop
 8003974:	e004      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8003976:	bf00      	nop
 8003978:	e002      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800397a:	bf00      	nop
 800397c:	e000      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800397e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003980:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003984:	2b00      	cmp	r3, #0
 8003986:	d10b      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003988:	4ba1      	ldr	r3, [pc, #644]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800398a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800398c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003990:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003994:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003998:	4a9d      	ldr	r2, [pc, #628]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800399a:	430b      	orrs	r3, r1
 800399c:	6593      	str	r3, [r2, #88]	@ 0x58
 800399e:	e003      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80039a4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80039a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b0:	f002 0308 	and.w	r3, r2, #8
 80039b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80039b8:	2300      	movs	r3, #0
 80039ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80039be:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80039c2:	460b      	mov	r3, r1
 80039c4:	4313      	orrs	r3, r2
 80039c6:	d01e      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80039c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039d4:	d10c      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80039d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039da:	3328      	adds	r3, #40	@ 0x28
 80039dc:	2102      	movs	r1, #2
 80039de:	4618      	mov	r0, r3
 80039e0:	f000 fe54 	bl	800468c <RCCEx_PLL3_Config>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d002      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80039f0:	4b87      	ldr	r3, [pc, #540]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80039f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a00:	4a83      	ldr	r2, [pc, #524]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003a02:	430b      	orrs	r3, r1
 8003a04:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0e:	f002 0310 	and.w	r3, r2, #16
 8003a12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a16:	2300      	movs	r3, #0
 8003a18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003a1c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003a20:	460b      	mov	r3, r1
 8003a22:	4313      	orrs	r3, r2
 8003a24:	d01e      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003a26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003a2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a32:	d10c      	bne.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003a34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a38:	3328      	adds	r3, #40	@ 0x28
 8003a3a:	2102      	movs	r1, #2
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f000 fe25 	bl	800468c <RCCEx_PLL3_Config>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d002      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a4e:	4b70      	ldr	r3, [pc, #448]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003a5e:	4a6c      	ldr	r2, [pc, #432]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003a60:	430b      	orrs	r3, r1
 8003a62:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003a70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a74:	2300      	movs	r3, #0
 8003a76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a7a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003a7e:	460b      	mov	r3, r1
 8003a80:	4313      	orrs	r3, r2
 8003a82:	d03e      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003a84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a88:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003a8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a90:	d022      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8003a92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a96:	d81b      	bhi.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa0:	d00b      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8003aa2:	e015      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003aa4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003aa8:	3308      	adds	r3, #8
 8003aaa:	2100      	movs	r1, #0
 8003aac:	4618      	mov	r0, r3
 8003aae:	f000 fd3b 	bl	8004528 <RCCEx_PLL2_Config>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003ab8:	e00f      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003aba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003abe:	3328      	adds	r3, #40	@ 0x28
 8003ac0:	2102      	movs	r1, #2
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 fde2 	bl	800468c <RCCEx_PLL3_Config>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003ace:	e004      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003ad6:	e000      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8003ad8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ada:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10b      	bne.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ae2:	4b4b      	ldr	r3, [pc, #300]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003aea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003aee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003af2:	4a47      	ldr	r2, [pc, #284]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003af4:	430b      	orrs	r3, r1
 8003af6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003af8:	e003      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003afa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003afe:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003b0e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b10:	2300      	movs	r3, #0
 8003b12:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003b14:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	d03b      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003b1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b2a:	d01f      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8003b2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b30:	d818      	bhi.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003b32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b36:	d003      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8003b38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b3c:	d007      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8003b3e:	e011      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b40:	4b33      	ldr	r3, [pc, #204]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b44:	4a32      	ldr	r2, [pc, #200]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003b46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003b4c:	e00f      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b52:	3328      	adds	r3, #40	@ 0x28
 8003b54:	2101      	movs	r1, #1
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 fd98 	bl	800468c <RCCEx_PLL3_Config>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8003b62:	e004      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003b6a:	e000      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8003b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b6e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10b      	bne.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b76:	4b26      	ldr	r3, [pc, #152]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b7a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003b7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b86:	4a22      	ldr	r2, [pc, #136]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003b88:	430b      	orrs	r3, r1
 8003b8a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b8c:	e003      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b8e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003b92:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003b96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003ba2:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ba8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003bac:	460b      	mov	r3, r1
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	d034      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003bb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8003bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bc0:	d007      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8003bc2:	e011      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bc4:	4b12      	ldr	r3, [pc, #72]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc8:	4a11      	ldr	r2, [pc, #68]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003bd0:	e00e      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003bd6:	3308      	adds	r3, #8
 8003bd8:	2102      	movs	r1, #2
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 fca4 	bl	8004528 <RCCEx_PLL2_Config>
 8003be0:	4603      	mov	r3, r0
 8003be2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003be6:	e003      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003bee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bf0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10d      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003bf8:	4b05      	ldr	r3, [pc, #20]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bfc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c06:	4a02      	ldr	r2, [pc, #8]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003c08:	430b      	orrs	r3, r1
 8003c0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c0c:	e006      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8003c0e:	bf00      	nop
 8003c10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c14:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003c18:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003c1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c24:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003c28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c2e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003c32:	460b      	mov	r3, r1
 8003c34:	4313      	orrs	r3, r2
 8003c36:	d00c      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c3c:	3328      	adds	r3, #40	@ 0x28
 8003c3e:	2102      	movs	r1, #2
 8003c40:	4618      	mov	r0, r3
 8003c42:	f000 fd23 	bl	800468c <RCCEx_PLL3_Config>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d002      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003c52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003c5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c60:	2300      	movs	r3, #0
 8003c62:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c64:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	d038      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003c6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c7a:	d018      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8003c7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c80:	d811      	bhi.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8003c82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c86:	d014      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8003c88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c8c:	d80b      	bhi.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d011      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8003c92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c96:	d106      	bne.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c98:	4bc3      	ldr	r3, [pc, #780]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9c:	4ac2      	ldr	r2, [pc, #776]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003c9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003cac:	e004      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003cae:	bf00      	nop
 8003cb0:	e002      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003cb2:	bf00      	nop
 8003cb4:	e000      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8003cb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cb8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d10b      	bne.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cc0:	4bb9      	ldr	r3, [pc, #740]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003cc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd0:	4ab5      	ldr	r2, [pc, #724]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003cd2:	430b      	orrs	r3, r1
 8003cd4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003cd6:	e003      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cd8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003cdc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ce0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003cec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003cee:	2300      	movs	r3, #0
 8003cf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003cf2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	d009      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cfc:	4baa      	ldr	r3, [pc, #680]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d00:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d0a:	4aa7      	ldr	r2, [pc, #668]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003d0c:	430b      	orrs	r3, r1
 8003d0e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d18:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003d1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d1e:	2300      	movs	r3, #0
 8003d20:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d22:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003d26:	460b      	mov	r3, r1
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	d009      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d2c:	4b9e      	ldr	r3, [pc, #632]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d30:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003d34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3a:	4a9b      	ldr	r2, [pc, #620]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8003d40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d48:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d4e:	2300      	movs	r3, #0
 8003d50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d52:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003d56:	460b      	mov	r3, r1
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	d009      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8003d5c:	4b92      	ldr	r3, [pc, #584]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d60:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8003d64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d6a:	4a8f      	ldr	r2, [pc, #572]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003d6c:	430b      	orrs	r3, r1
 8003d6e:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003d70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d78:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003d7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d7e:	2300      	movs	r3, #0
 8003d80:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d82:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003d86:	460b      	mov	r3, r1
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	d00e      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d8c:	4b86      	ldr	r3, [pc, #536]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	4a85      	ldr	r2, [pc, #532]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003d92:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003d96:	6113      	str	r3, [r2, #16]
 8003d98:	4b83      	ldr	r3, [pc, #524]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003d9a:	6919      	ldr	r1, [r3, #16]
 8003d9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003da0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003da4:	4a80      	ldr	r2, [pc, #512]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003da6:	430b      	orrs	r3, r1
 8003da8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003daa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003db6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003db8:	2300      	movs	r3, #0
 8003dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dbc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	d009      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003dc6:	4b78      	ldr	r3, [pc, #480]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dca:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003dce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd4:	4a74      	ldr	r2, [pc, #464]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003dd6:	430b      	orrs	r3, r1
 8003dd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003dda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003de6:	633b      	str	r3, [r7, #48]	@ 0x30
 8003de8:	2300      	movs	r3, #0
 8003dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dec:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003df0:	460b      	mov	r3, r1
 8003df2:	4313      	orrs	r3, r2
 8003df4:	d00a      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003df6:	4b6c      	ldr	r3, [pc, #432]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfa:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003dfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e06:	4a68      	ldr	r2, [pc, #416]	@ (8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003e0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	2100      	movs	r1, #0
 8003e16:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003e18:	f003 0301 	and.w	r3, r3, #1
 8003e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e1e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003e22:	460b      	mov	r3, r1
 8003e24:	4313      	orrs	r3, r2
 8003e26:	d011      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e2c:	3308      	adds	r3, #8
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 fb79 	bl	8004528 <RCCEx_PLL2_Config>
 8003e36:	4603      	mov	r3, r0
 8003e38:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8003e3c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e44:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e48:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003e4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e54:	2100      	movs	r1, #0
 8003e56:	6239      	str	r1, [r7, #32]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e5e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003e62:	460b      	mov	r3, r1
 8003e64:	4313      	orrs	r3, r2
 8003e66:	d011      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e6c:	3308      	adds	r3, #8
 8003e6e:	2101      	movs	r1, #1
 8003e70:	4618      	mov	r0, r3
 8003e72:	f000 fb59 	bl	8004528 <RCCEx_PLL2_Config>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8003e7c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d003      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e84:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e88:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003e8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e94:	2100      	movs	r1, #0
 8003e96:	61b9      	str	r1, [r7, #24]
 8003e98:	f003 0304 	and.w	r3, r3, #4
 8003e9c:	61fb      	str	r3, [r7, #28]
 8003e9e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	d011      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ea8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003eac:	3308      	adds	r3, #8
 8003eae:	2102      	movs	r1, #2
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f000 fb39 	bl	8004528 <RCCEx_PLL2_Config>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8003ebc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d003      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ec8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003ecc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	6139      	str	r1, [r7, #16]
 8003ed8:	f003 0308 	and.w	r3, r3, #8
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	d011      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ee8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003eec:	3328      	adds	r3, #40	@ 0x28
 8003eee:	2100      	movs	r1, #0
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f000 fbcb 	bl	800468c <RCCEx_PLL3_Config>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8003efc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d003      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f04:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f08:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003f0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f14:	2100      	movs	r1, #0
 8003f16:	60b9      	str	r1, [r7, #8]
 8003f18:	f003 0310 	and.w	r3, r3, #16
 8003f1c:	60fb      	str	r3, [r7, #12]
 8003f1e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003f22:	460b      	mov	r3, r1
 8003f24:	4313      	orrs	r3, r2
 8003f26:	d011      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f2c:	3328      	adds	r3, #40	@ 0x28
 8003f2e:	2101      	movs	r1, #1
 8003f30:	4618      	mov	r0, r3
 8003f32:	f000 fbab 	bl	800468c <RCCEx_PLL3_Config>
 8003f36:	4603      	mov	r3, r0
 8003f38:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8003f3c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f44:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f48:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003f4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f54:	2100      	movs	r1, #0
 8003f56:	6039      	str	r1, [r7, #0]
 8003f58:	f003 0320 	and.w	r3, r3, #32
 8003f5c:	607b      	str	r3, [r7, #4]
 8003f5e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003f62:	460b      	mov	r3, r1
 8003f64:	4313      	orrs	r3, r2
 8003f66:	d011      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f6c:	3328      	adds	r3, #40	@ 0x28
 8003f6e:	2102      	movs	r1, #2
 8003f70:	4618      	mov	r0, r3
 8003f72:	f000 fb8b 	bl	800468c <RCCEx_PLL3_Config>
 8003f76:	4603      	mov	r3, r0
 8003f78:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8003f7c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f84:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f88:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8003f8c:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8003f94:	2300      	movs	r3, #0
 8003f96:	e000      	b.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fa6:	bf00      	nop
 8003fa8:	58024400 	.word	0x58024400

08003fac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8003fb0:	f7fe fde2 	bl	8002b78 <HAL_RCC_GetHCLKFreq>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	4b06      	ldr	r3, [pc, #24]	@ (8003fd0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	091b      	lsrs	r3, r3, #4
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	4904      	ldr	r1, [pc, #16]	@ (8003fd4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003fc2:	5ccb      	ldrb	r3, [r1, r3]
 8003fc4:	f003 031f 	and.w	r3, r3, #31
 8003fc8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	58024400 	.word	0x58024400
 8003fd4:	08006f1c 	.word	0x08006f1c

08003fd8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b089      	sub	sp, #36	@ 0x24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003fe0:	4ba1      	ldr	r3, [pc, #644]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe4:	f003 0303 	and.w	r3, r3, #3
 8003fe8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003fea:	4b9f      	ldr	r3, [pc, #636]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fee:	0b1b      	lsrs	r3, r3, #12
 8003ff0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ff4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ff6:	4b9c      	ldr	r3, [pc, #624]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffa:	091b      	lsrs	r3, r3, #4
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004002:	4b99      	ldr	r3, [pc, #612]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004006:	08db      	lsrs	r3, r3, #3
 8004008:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	fb02 f303 	mul.w	r3, r2, r3
 8004012:	ee07 3a90 	vmov	s15, r3
 8004016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800401a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 8111 	beq.w	8004248 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	2b02      	cmp	r3, #2
 800402a:	f000 8083 	beq.w	8004134 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	2b02      	cmp	r3, #2
 8004032:	f200 80a1 	bhi.w	8004178 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	2b01      	cmp	r3, #1
 8004040:	d056      	beq.n	80040f0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004042:	e099      	b.n	8004178 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004044:	4b88      	ldr	r3, [pc, #544]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0320 	and.w	r3, r3, #32
 800404c:	2b00      	cmp	r3, #0
 800404e:	d02d      	beq.n	80040ac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004050:	4b85      	ldr	r3, [pc, #532]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	08db      	lsrs	r3, r3, #3
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	4a84      	ldr	r2, [pc, #528]	@ (800426c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800405c:	fa22 f303 	lsr.w	r3, r2, r3
 8004060:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	ee07 3a90 	vmov	s15, r3
 8004068:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	ee07 3a90 	vmov	s15, r3
 8004072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800407a:	4b7b      	ldr	r3, [pc, #492]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800407c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800407e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004082:	ee07 3a90 	vmov	s15, r3
 8004086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800408a:	ed97 6a03 	vldr	s12, [r7, #12]
 800408e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800409a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800409e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80040aa:	e087      	b.n	80041bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	ee07 3a90 	vmov	s15, r3
 80040b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004274 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80040ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040be:	4b6a      	ldr	r3, [pc, #424]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040c6:	ee07 3a90 	vmov	s15, r3
 80040ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80040d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80040d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80040ee:	e065      	b.n	80041bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	ee07 3a90 	vmov	s15, r3
 80040f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004278 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80040fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004102:	4b59      	ldr	r3, [pc, #356]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800410a:	ee07 3a90 	vmov	s15, r3
 800410e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004112:	ed97 6a03 	vldr	s12, [r7, #12]
 8004116:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800411a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800411e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800412a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800412e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004132:	e043      	b.n	80041bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	ee07 3a90 	vmov	s15, r3
 800413a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800413e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800427c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004146:	4b48      	ldr	r3, [pc, #288]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800414e:	ee07 3a90 	vmov	s15, r3
 8004152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004156:	ed97 6a03 	vldr	s12, [r7, #12]
 800415a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800415e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800416a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800416e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004172:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004176:	e021      	b.n	80041bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	ee07 3a90 	vmov	s15, r3
 800417e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004182:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004278 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800418a:	4b37      	ldr	r3, [pc, #220]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800418c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004192:	ee07 3a90 	vmov	s15, r3
 8004196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800419a:	ed97 6a03 	vldr	s12, [r7, #12]
 800419e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80041ba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80041bc:	4b2a      	ldr	r3, [pc, #168]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c0:	0a5b      	lsrs	r3, r3, #9
 80041c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041c6:	ee07 3a90 	vmov	s15, r3
 80041ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80041d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80041d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80041da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041e2:	ee17 2a90 	vmov	r2, s15
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80041ea:	4b1f      	ldr	r3, [pc, #124]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ee:	0c1b      	lsrs	r3, r3, #16
 80041f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041f4:	ee07 3a90 	vmov	s15, r3
 80041f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004200:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004204:	edd7 6a07 	vldr	s13, [r7, #28]
 8004208:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800420c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004210:	ee17 2a90 	vmov	r2, s15
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004218:	4b13      	ldr	r3, [pc, #76]	@ (8004268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800421a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421c:	0e1b      	lsrs	r3, r3, #24
 800421e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004222:	ee07 3a90 	vmov	s15, r3
 8004226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800422a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800422e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004232:	edd7 6a07 	vldr	s13, [r7, #28]
 8004236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800423a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800423e:	ee17 2a90 	vmov	r2, s15
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004246:	e008      	b.n	800425a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	609a      	str	r2, [r3, #8]
}
 800425a:	bf00      	nop
 800425c:	3724      	adds	r7, #36	@ 0x24
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	58024400 	.word	0x58024400
 800426c:	03d09000 	.word	0x03d09000
 8004270:	46000000 	.word	0x46000000
 8004274:	4c742400 	.word	0x4c742400
 8004278:	4a742400 	.word	0x4a742400
 800427c:	4af42400 	.word	0x4af42400

08004280 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004280:	b480      	push	{r7}
 8004282:	b089      	sub	sp, #36	@ 0x24
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004288:	4ba1      	ldr	r3, [pc, #644]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428c:	f003 0303 	and.w	r3, r3, #3
 8004290:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004292:	4b9f      	ldr	r3, [pc, #636]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004296:	0d1b      	lsrs	r3, r3, #20
 8004298:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800429c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800429e:	4b9c      	ldr	r3, [pc, #624]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a2:	0a1b      	lsrs	r3, r3, #8
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80042aa:	4b99      	ldr	r3, [pc, #612]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ae:	08db      	lsrs	r3, r3, #3
 80042b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	fb02 f303 	mul.w	r3, r2, r3
 80042ba:	ee07 3a90 	vmov	s15, r3
 80042be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 8111 	beq.w	80044f0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	f000 8083 	beq.w	80043dc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	2b02      	cmp	r3, #2
 80042da:	f200 80a1 	bhi.w	8004420 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d056      	beq.n	8004398 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80042ea:	e099      	b.n	8004420 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042ec:	4b88      	ldr	r3, [pc, #544]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0320 	and.w	r3, r3, #32
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d02d      	beq.n	8004354 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042f8:	4b85      	ldr	r3, [pc, #532]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	08db      	lsrs	r3, r3, #3
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	4a84      	ldr	r2, [pc, #528]	@ (8004514 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004304:	fa22 f303 	lsr.w	r3, r2, r3
 8004308:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	ee07 3a90 	vmov	s15, r3
 8004310:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	ee07 3a90 	vmov	s15, r3
 800431a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800431e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004322:	4b7b      	ldr	r3, [pc, #492]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800432a:	ee07 3a90 	vmov	s15, r3
 800432e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004332:	ed97 6a03 	vldr	s12, [r7, #12]
 8004336:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800433a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800433e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004342:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800434a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800434e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004352:	e087      	b.n	8004464 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	ee07 3a90 	vmov	s15, r3
 800435a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800435e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800451c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004366:	4b6a      	ldr	r3, [pc, #424]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800436e:	ee07 3a90 	vmov	s15, r3
 8004372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004376:	ed97 6a03 	vldr	s12, [r7, #12]
 800437a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800437e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800438a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800438e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004392:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004396:	e065      	b.n	8004464 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	ee07 3a90 	vmov	s15, r3
 800439e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004520 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80043a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043aa:	4b59      	ldr	r3, [pc, #356]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043b2:	ee07 3a90 	vmov	s15, r3
 80043b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80043be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80043da:	e043      	b.n	8004464 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	ee07 3a90 	vmov	s15, r3
 80043e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004524 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80043ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043ee:	4b48      	ldr	r3, [pc, #288]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043f6:	ee07 3a90 	vmov	s15, r3
 80043fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004402:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800440a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800440e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800441a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800441e:	e021      	b.n	8004464 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	ee07 3a90 	vmov	s15, r3
 8004426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800442a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004520 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800442e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004432:	4b37      	ldr	r3, [pc, #220]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800443a:	ee07 3a90 	vmov	s15, r3
 800443e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004442:	ed97 6a03 	vldr	s12, [r7, #12]
 8004446:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800444a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800444e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800445a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800445e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004462:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004464:	4b2a      	ldr	r3, [pc, #168]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004468:	0a5b      	lsrs	r3, r3, #9
 800446a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800446e:	ee07 3a90 	vmov	s15, r3
 8004472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004476:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800447a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800447e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004482:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004486:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800448a:	ee17 2a90 	vmov	r2, s15
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004492:	4b1f      	ldr	r3, [pc, #124]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	0c1b      	lsrs	r3, r3, #16
 8004498:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800449c:	ee07 3a90 	vmov	s15, r3
 80044a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80044ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80044b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044b8:	ee17 2a90 	vmov	r2, s15
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80044c0:	4b13      	ldr	r3, [pc, #76]	@ (8004510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c4:	0e1b      	lsrs	r3, r3, #24
 80044c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044ca:	ee07 3a90 	vmov	s15, r3
 80044ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80044da:	edd7 6a07 	vldr	s13, [r7, #28]
 80044de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044e6:	ee17 2a90 	vmov	r2, s15
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80044ee:	e008      	b.n	8004502 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	609a      	str	r2, [r3, #8]
}
 8004502:	bf00      	nop
 8004504:	3724      	adds	r7, #36	@ 0x24
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	58024400 	.word	0x58024400
 8004514:	03d09000 	.word	0x03d09000
 8004518:	46000000 	.word	0x46000000
 800451c:	4c742400 	.word	0x4c742400
 8004520:	4a742400 	.word	0x4a742400
 8004524:	4af42400 	.word	0x4af42400

08004528 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004532:	2300      	movs	r3, #0
 8004534:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004536:	4b53      	ldr	r3, [pc, #332]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 8004538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b03      	cmp	r3, #3
 8004540:	d101      	bne.n	8004546 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e099      	b.n	800467a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004546:	4b4f      	ldr	r3, [pc, #316]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a4e      	ldr	r2, [pc, #312]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800454c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004550:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004552:	f7fc ff55 	bl	8001400 <HAL_GetTick>
 8004556:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004558:	e008      	b.n	800456c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800455a:	f7fc ff51 	bl	8001400 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e086      	b.n	800467a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800456c:	4b45      	ldr	r3, [pc, #276]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1f0      	bne.n	800455a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004578:	4b42      	ldr	r3, [pc, #264]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800457a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	031b      	lsls	r3, r3, #12
 8004586:	493f      	ldr	r1, [pc, #252]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 8004588:	4313      	orrs	r3, r2
 800458a:	628b      	str	r3, [r1, #40]	@ 0x28
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	3b01      	subs	r3, #1
 8004592:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	3b01      	subs	r3, #1
 800459c:	025b      	lsls	r3, r3, #9
 800459e:	b29b      	uxth	r3, r3
 80045a0:	431a      	orrs	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	3b01      	subs	r3, #1
 80045a8:	041b      	lsls	r3, r3, #16
 80045aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	3b01      	subs	r3, #1
 80045b6:	061b      	lsls	r3, r3, #24
 80045b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80045bc:	4931      	ldr	r1, [pc, #196]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80045c2:	4b30      	ldr	r3, [pc, #192]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 80045c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	492d      	ldr	r1, [pc, #180]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80045d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 80045d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d8:	f023 0220 	bic.w	r2, r3, #32
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	4928      	ldr	r1, [pc, #160]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80045e6:	4b27      	ldr	r3, [pc, #156]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 80045e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ea:	4a26      	ldr	r2, [pc, #152]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 80045ec:	f023 0310 	bic.w	r3, r3, #16
 80045f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80045f2:	4b24      	ldr	r3, [pc, #144]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 80045f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045f6:	4b24      	ldr	r3, [pc, #144]	@ (8004688 <RCCEx_PLL2_Config+0x160>)
 80045f8:	4013      	ands	r3, r2
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	69d2      	ldr	r2, [r2, #28]
 80045fe:	00d2      	lsls	r2, r2, #3
 8004600:	4920      	ldr	r1, [pc, #128]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 8004602:	4313      	orrs	r3, r2
 8004604:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004606:	4b1f      	ldr	r3, [pc, #124]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 8004608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460a:	4a1e      	ldr	r2, [pc, #120]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800460c:	f043 0310 	orr.w	r3, r3, #16
 8004610:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d106      	bne.n	8004626 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004618:	4b1a      	ldr	r3, [pc, #104]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800461a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461c:	4a19      	ldr	r2, [pc, #100]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800461e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004622:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004624:	e00f      	b.n	8004646 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d106      	bne.n	800463a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800462c:	4b15      	ldr	r3, [pc, #84]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800462e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004630:	4a14      	ldr	r2, [pc, #80]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 8004632:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004636:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004638:	e005      	b.n	8004646 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800463a:	4b12      	ldr	r3, [pc, #72]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800463c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800463e:	4a11      	ldr	r2, [pc, #68]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 8004640:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004644:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004646:	4b0f      	ldr	r3, [pc, #60]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a0e      	ldr	r2, [pc, #56]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800464c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004652:	f7fc fed5 	bl	8001400 <HAL_GetTick>
 8004656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004658:	e008      	b.n	800466c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800465a:	f7fc fed1 	bl	8001400 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d901      	bls.n	800466c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e006      	b.n	800467a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800466c:	4b05      	ldr	r3, [pc, #20]	@ (8004684 <RCCEx_PLL2_Config+0x15c>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0f0      	beq.n	800465a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004678:	7bfb      	ldrb	r3, [r7, #15]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	58024400 	.word	0x58024400
 8004688:	ffff0007 	.word	0xffff0007

0800468c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800469a:	4b53      	ldr	r3, [pc, #332]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 800469c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469e:	f003 0303 	and.w	r3, r3, #3
 80046a2:	2b03      	cmp	r3, #3
 80046a4:	d101      	bne.n	80046aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e099      	b.n	80047de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80046aa:	4b4f      	ldr	r3, [pc, #316]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a4e      	ldr	r2, [pc, #312]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80046b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046b6:	f7fc fea3 	bl	8001400 <HAL_GetTick>
 80046ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80046bc:	e008      	b.n	80046d0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80046be:	f7fc fe9f 	bl	8001400 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d901      	bls.n	80046d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e086      	b.n	80047de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80046d0:	4b45      	ldr	r3, [pc, #276]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1f0      	bne.n	80046be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80046dc:	4b42      	ldr	r3, [pc, #264]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80046de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	051b      	lsls	r3, r3, #20
 80046ea:	493f      	ldr	r1, [pc, #252]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	3b01      	subs	r3, #1
 80046f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	3b01      	subs	r3, #1
 8004700:	025b      	lsls	r3, r3, #9
 8004702:	b29b      	uxth	r3, r3
 8004704:	431a      	orrs	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	3b01      	subs	r3, #1
 800470c:	041b      	lsls	r3, r3, #16
 800470e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004712:	431a      	orrs	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	3b01      	subs	r3, #1
 800471a:	061b      	lsls	r3, r3, #24
 800471c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004720:	4931      	ldr	r1, [pc, #196]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004722:	4313      	orrs	r3, r2
 8004724:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004726:	4b30      	ldr	r3, [pc, #192]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	492d      	ldr	r1, [pc, #180]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004734:	4313      	orrs	r3, r2
 8004736:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004738:	4b2b      	ldr	r3, [pc, #172]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 800473a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	4928      	ldr	r1, [pc, #160]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004746:	4313      	orrs	r3, r2
 8004748:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800474a:	4b27      	ldr	r3, [pc, #156]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 800474c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474e:	4a26      	ldr	r2, [pc, #152]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004750:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004754:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004756:	4b24      	ldr	r3, [pc, #144]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004758:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800475a:	4b24      	ldr	r3, [pc, #144]	@ (80047ec <RCCEx_PLL3_Config+0x160>)
 800475c:	4013      	ands	r3, r2
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	69d2      	ldr	r2, [r2, #28]
 8004762:	00d2      	lsls	r2, r2, #3
 8004764:	4920      	ldr	r1, [pc, #128]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004766:	4313      	orrs	r3, r2
 8004768:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800476a:	4b1f      	ldr	r3, [pc, #124]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 800476c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476e:	4a1e      	ldr	r2, [pc, #120]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004774:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d106      	bne.n	800478a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800477c:	4b1a      	ldr	r3, [pc, #104]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 800477e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004780:	4a19      	ldr	r2, [pc, #100]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004782:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004786:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004788:	e00f      	b.n	80047aa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d106      	bne.n	800479e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004790:	4b15      	ldr	r3, [pc, #84]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004794:	4a14      	ldr	r2, [pc, #80]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 8004796:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800479a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800479c:	e005      	b.n	80047aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800479e:	4b12      	ldr	r3, [pc, #72]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80047a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a2:	4a11      	ldr	r2, [pc, #68]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80047a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80047aa:	4b0f      	ldr	r3, [pc, #60]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a0e      	ldr	r2, [pc, #56]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80047b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047b6:	f7fc fe23 	bl	8001400 <HAL_GetTick>
 80047ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80047bc:	e008      	b.n	80047d0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80047be:	f7fc fe1f 	bl	8001400 <HAL_GetTick>
 80047c2:	4602      	mov	r2, r0
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d901      	bls.n	80047d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e006      	b.n	80047de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80047d0:	4b05      	ldr	r3, [pc, #20]	@ (80047e8 <RCCEx_PLL3_Config+0x15c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d0f0      	beq.n	80047be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80047dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3710      	adds	r7, #16
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	58024400 	.word	0x58024400
 80047ec:	ffff0007 	.word	0xffff0007

080047f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e042      	b.n	8004888 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004808:	2b00      	cmp	r3, #0
 800480a:	d106      	bne.n	800481a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7fc f92b 	bl	8000a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2224      	movs	r2, #36	@ 0x24
 800481e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f022 0201 	bic.w	r2, r2, #1
 8004830:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004836:	2b00      	cmp	r3, #0
 8004838:	d002      	beq.n	8004840 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 ff22 	bl	8005684 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 f8b3 	bl	80049ac <UART_SetConfig>
 8004846:	4603      	mov	r3, r0
 8004848:	2b01      	cmp	r3, #1
 800484a:	d101      	bne.n	8004850 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e01b      	b.n	8004888 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800485e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	689a      	ldr	r2, [r3, #8]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800486e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f042 0201 	orr.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 ffa1 	bl	80057c8 <UART_CheckIdleState>
 8004886:	4603      	mov	r3, r0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3708      	adds	r7, #8
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b08a      	sub	sp, #40	@ 0x28
 8004894:	af02      	add	r7, sp, #8
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	603b      	str	r3, [r7, #0]
 800489c:	4613      	mov	r3, r2
 800489e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a6:	2b20      	cmp	r3, #32
 80048a8:	d17b      	bne.n	80049a2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d002      	beq.n	80048b6 <HAL_UART_Transmit+0x26>
 80048b0:	88fb      	ldrh	r3, [r7, #6]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e074      	b.n	80049a4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2221      	movs	r2, #33	@ 0x21
 80048c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048ca:	f7fc fd99 	bl	8001400 <HAL_GetTick>
 80048ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	88fa      	ldrh	r2, [r7, #6]
 80048d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	88fa      	ldrh	r2, [r7, #6]
 80048dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048e8:	d108      	bne.n	80048fc <HAL_UART_Transmit+0x6c>
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d104      	bne.n	80048fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048f2:	2300      	movs	r3, #0
 80048f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	61bb      	str	r3, [r7, #24]
 80048fa:	e003      	b.n	8004904 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004900:	2300      	movs	r3, #0
 8004902:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004904:	e030      	b.n	8004968 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	2200      	movs	r2, #0
 800490e:	2180      	movs	r1, #128	@ 0x80
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	f001 f803 	bl	800591c <UART_WaitOnFlagUntilTimeout>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d005      	beq.n	8004928 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2220      	movs	r2, #32
 8004920:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e03d      	b.n	80049a4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10b      	bne.n	8004946 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	881b      	ldrh	r3, [r3, #0]
 8004932:	461a      	mov	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800493c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	3302      	adds	r3, #2
 8004942:	61bb      	str	r3, [r7, #24]
 8004944:	e007      	b.n	8004956 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	781a      	ldrb	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	3301      	adds	r3, #1
 8004954:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800496e:	b29b      	uxth	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d1c8      	bne.n	8004906 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	9300      	str	r3, [sp, #0]
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	2200      	movs	r2, #0
 800497c:	2140      	movs	r1, #64	@ 0x40
 800497e:	68f8      	ldr	r0, [r7, #12]
 8004980:	f000 ffcc 	bl	800591c <UART_WaitOnFlagUntilTimeout>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d005      	beq.n	8004996 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2220      	movs	r2, #32
 800498e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e006      	b.n	80049a4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2220      	movs	r2, #32
 800499a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800499e:	2300      	movs	r3, #0
 80049a0:	e000      	b.n	80049a4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80049a2:	2302      	movs	r3, #2
  }
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3720      	adds	r7, #32
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049b0:	b092      	sub	sp, #72	@ 0x48
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049b6:	2300      	movs	r3, #0
 80049b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	431a      	orrs	r2, r3
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	431a      	orrs	r2, r3
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	69db      	ldr	r3, [r3, #28]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	4bbe      	ldr	r3, [pc, #760]	@ (8004cd4 <UART_SetConfig+0x328>)
 80049dc:	4013      	ands	r3, r2
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	6812      	ldr	r2, [r2, #0]
 80049e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80049e4:	430b      	orrs	r3, r1
 80049e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	68da      	ldr	r2, [r3, #12]
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4ab3      	ldr	r2, [pc, #716]	@ (8004cd8 <UART_SetConfig+0x32c>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d004      	beq.n	8004a18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a14:	4313      	orrs	r3, r2
 8004a16:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689a      	ldr	r2, [r3, #8]
 8004a1e:	4baf      	ldr	r3, [pc, #700]	@ (8004cdc <UART_SetConfig+0x330>)
 8004a20:	4013      	ands	r3, r2
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	6812      	ldr	r2, [r2, #0]
 8004a26:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a28:	430b      	orrs	r3, r1
 8004a2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a32:	f023 010f 	bic.w	r1, r3, #15
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4aa6      	ldr	r2, [pc, #664]	@ (8004ce0 <UART_SetConfig+0x334>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d177      	bne.n	8004b3c <UART_SetConfig+0x190>
 8004a4c:	4ba5      	ldr	r3, [pc, #660]	@ (8004ce4 <UART_SetConfig+0x338>)
 8004a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a54:	2b28      	cmp	r3, #40	@ 0x28
 8004a56:	d86d      	bhi.n	8004b34 <UART_SetConfig+0x188>
 8004a58:	a201      	add	r2, pc, #4	@ (adr r2, 8004a60 <UART_SetConfig+0xb4>)
 8004a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5e:	bf00      	nop
 8004a60:	08004b05 	.word	0x08004b05
 8004a64:	08004b35 	.word	0x08004b35
 8004a68:	08004b35 	.word	0x08004b35
 8004a6c:	08004b35 	.word	0x08004b35
 8004a70:	08004b35 	.word	0x08004b35
 8004a74:	08004b35 	.word	0x08004b35
 8004a78:	08004b35 	.word	0x08004b35
 8004a7c:	08004b35 	.word	0x08004b35
 8004a80:	08004b0d 	.word	0x08004b0d
 8004a84:	08004b35 	.word	0x08004b35
 8004a88:	08004b35 	.word	0x08004b35
 8004a8c:	08004b35 	.word	0x08004b35
 8004a90:	08004b35 	.word	0x08004b35
 8004a94:	08004b35 	.word	0x08004b35
 8004a98:	08004b35 	.word	0x08004b35
 8004a9c:	08004b35 	.word	0x08004b35
 8004aa0:	08004b15 	.word	0x08004b15
 8004aa4:	08004b35 	.word	0x08004b35
 8004aa8:	08004b35 	.word	0x08004b35
 8004aac:	08004b35 	.word	0x08004b35
 8004ab0:	08004b35 	.word	0x08004b35
 8004ab4:	08004b35 	.word	0x08004b35
 8004ab8:	08004b35 	.word	0x08004b35
 8004abc:	08004b35 	.word	0x08004b35
 8004ac0:	08004b1d 	.word	0x08004b1d
 8004ac4:	08004b35 	.word	0x08004b35
 8004ac8:	08004b35 	.word	0x08004b35
 8004acc:	08004b35 	.word	0x08004b35
 8004ad0:	08004b35 	.word	0x08004b35
 8004ad4:	08004b35 	.word	0x08004b35
 8004ad8:	08004b35 	.word	0x08004b35
 8004adc:	08004b35 	.word	0x08004b35
 8004ae0:	08004b25 	.word	0x08004b25
 8004ae4:	08004b35 	.word	0x08004b35
 8004ae8:	08004b35 	.word	0x08004b35
 8004aec:	08004b35 	.word	0x08004b35
 8004af0:	08004b35 	.word	0x08004b35
 8004af4:	08004b35 	.word	0x08004b35
 8004af8:	08004b35 	.word	0x08004b35
 8004afc:	08004b35 	.word	0x08004b35
 8004b00:	08004b2d 	.word	0x08004b2d
 8004b04:	2301      	movs	r3, #1
 8004b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b0a:	e326      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b0c:	2304      	movs	r3, #4
 8004b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b12:	e322      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b14:	2308      	movs	r3, #8
 8004b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b1a:	e31e      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b1c:	2310      	movs	r3, #16
 8004b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b22:	e31a      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b24:	2320      	movs	r3, #32
 8004b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b2a:	e316      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b2c:	2340      	movs	r3, #64	@ 0x40
 8004b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b32:	e312      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b34:	2380      	movs	r3, #128	@ 0x80
 8004b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b3a:	e30e      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a69      	ldr	r2, [pc, #420]	@ (8004ce8 <UART_SetConfig+0x33c>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d130      	bne.n	8004ba8 <UART_SetConfig+0x1fc>
 8004b46:	4b67      	ldr	r3, [pc, #412]	@ (8004ce4 <UART_SetConfig+0x338>)
 8004b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b4a:	f003 0307 	and.w	r3, r3, #7
 8004b4e:	2b05      	cmp	r3, #5
 8004b50:	d826      	bhi.n	8004ba0 <UART_SetConfig+0x1f4>
 8004b52:	a201      	add	r2, pc, #4	@ (adr r2, 8004b58 <UART_SetConfig+0x1ac>)
 8004b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b58:	08004b71 	.word	0x08004b71
 8004b5c:	08004b79 	.word	0x08004b79
 8004b60:	08004b81 	.word	0x08004b81
 8004b64:	08004b89 	.word	0x08004b89
 8004b68:	08004b91 	.word	0x08004b91
 8004b6c:	08004b99 	.word	0x08004b99
 8004b70:	2300      	movs	r3, #0
 8004b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b76:	e2f0      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b78:	2304      	movs	r3, #4
 8004b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b7e:	e2ec      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b80:	2308      	movs	r3, #8
 8004b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b86:	e2e8      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b88:	2310      	movs	r3, #16
 8004b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b8e:	e2e4      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b90:	2320      	movs	r3, #32
 8004b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b96:	e2e0      	b.n	800515a <UART_SetConfig+0x7ae>
 8004b98:	2340      	movs	r3, #64	@ 0x40
 8004b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b9e:	e2dc      	b.n	800515a <UART_SetConfig+0x7ae>
 8004ba0:	2380      	movs	r3, #128	@ 0x80
 8004ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ba6:	e2d8      	b.n	800515a <UART_SetConfig+0x7ae>
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a4f      	ldr	r2, [pc, #316]	@ (8004cec <UART_SetConfig+0x340>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d130      	bne.n	8004c14 <UART_SetConfig+0x268>
 8004bb2:	4b4c      	ldr	r3, [pc, #304]	@ (8004ce4 <UART_SetConfig+0x338>)
 8004bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	2b05      	cmp	r3, #5
 8004bbc:	d826      	bhi.n	8004c0c <UART_SetConfig+0x260>
 8004bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc4 <UART_SetConfig+0x218>)
 8004bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc4:	08004bdd 	.word	0x08004bdd
 8004bc8:	08004be5 	.word	0x08004be5
 8004bcc:	08004bed 	.word	0x08004bed
 8004bd0:	08004bf5 	.word	0x08004bf5
 8004bd4:	08004bfd 	.word	0x08004bfd
 8004bd8:	08004c05 	.word	0x08004c05
 8004bdc:	2300      	movs	r3, #0
 8004bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004be2:	e2ba      	b.n	800515a <UART_SetConfig+0x7ae>
 8004be4:	2304      	movs	r3, #4
 8004be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bea:	e2b6      	b.n	800515a <UART_SetConfig+0x7ae>
 8004bec:	2308      	movs	r3, #8
 8004bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bf2:	e2b2      	b.n	800515a <UART_SetConfig+0x7ae>
 8004bf4:	2310      	movs	r3, #16
 8004bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bfa:	e2ae      	b.n	800515a <UART_SetConfig+0x7ae>
 8004bfc:	2320      	movs	r3, #32
 8004bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c02:	e2aa      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c04:	2340      	movs	r3, #64	@ 0x40
 8004c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c0a:	e2a6      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c0c:	2380      	movs	r3, #128	@ 0x80
 8004c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c12:	e2a2      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a35      	ldr	r2, [pc, #212]	@ (8004cf0 <UART_SetConfig+0x344>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d130      	bne.n	8004c80 <UART_SetConfig+0x2d4>
 8004c1e:	4b31      	ldr	r3, [pc, #196]	@ (8004ce4 <UART_SetConfig+0x338>)
 8004c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	2b05      	cmp	r3, #5
 8004c28:	d826      	bhi.n	8004c78 <UART_SetConfig+0x2cc>
 8004c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c30 <UART_SetConfig+0x284>)
 8004c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c30:	08004c49 	.word	0x08004c49
 8004c34:	08004c51 	.word	0x08004c51
 8004c38:	08004c59 	.word	0x08004c59
 8004c3c:	08004c61 	.word	0x08004c61
 8004c40:	08004c69 	.word	0x08004c69
 8004c44:	08004c71 	.word	0x08004c71
 8004c48:	2300      	movs	r3, #0
 8004c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c4e:	e284      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c50:	2304      	movs	r3, #4
 8004c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c56:	e280      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c58:	2308      	movs	r3, #8
 8004c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c5e:	e27c      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c60:	2310      	movs	r3, #16
 8004c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c66:	e278      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c68:	2320      	movs	r3, #32
 8004c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c6e:	e274      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c70:	2340      	movs	r3, #64	@ 0x40
 8004c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c76:	e270      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c78:	2380      	movs	r3, #128	@ 0x80
 8004c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c7e:	e26c      	b.n	800515a <UART_SetConfig+0x7ae>
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a1b      	ldr	r2, [pc, #108]	@ (8004cf4 <UART_SetConfig+0x348>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d142      	bne.n	8004d10 <UART_SetConfig+0x364>
 8004c8a:	4b16      	ldr	r3, [pc, #88]	@ (8004ce4 <UART_SetConfig+0x338>)
 8004c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	2b05      	cmp	r3, #5
 8004c94:	d838      	bhi.n	8004d08 <UART_SetConfig+0x35c>
 8004c96:	a201      	add	r2, pc, #4	@ (adr r2, 8004c9c <UART_SetConfig+0x2f0>)
 8004c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9c:	08004cb5 	.word	0x08004cb5
 8004ca0:	08004cbd 	.word	0x08004cbd
 8004ca4:	08004cc5 	.word	0x08004cc5
 8004ca8:	08004ccd 	.word	0x08004ccd
 8004cac:	08004cf9 	.word	0x08004cf9
 8004cb0:	08004d01 	.word	0x08004d01
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cba:	e24e      	b.n	800515a <UART_SetConfig+0x7ae>
 8004cbc:	2304      	movs	r3, #4
 8004cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cc2:	e24a      	b.n	800515a <UART_SetConfig+0x7ae>
 8004cc4:	2308      	movs	r3, #8
 8004cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cca:	e246      	b.n	800515a <UART_SetConfig+0x7ae>
 8004ccc:	2310      	movs	r3, #16
 8004cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cd2:	e242      	b.n	800515a <UART_SetConfig+0x7ae>
 8004cd4:	cfff69f3 	.word	0xcfff69f3
 8004cd8:	58000c00 	.word	0x58000c00
 8004cdc:	11fff4ff 	.word	0x11fff4ff
 8004ce0:	40011000 	.word	0x40011000
 8004ce4:	58024400 	.word	0x58024400
 8004ce8:	40004400 	.word	0x40004400
 8004cec:	40004800 	.word	0x40004800
 8004cf0:	40004c00 	.word	0x40004c00
 8004cf4:	40005000 	.word	0x40005000
 8004cf8:	2320      	movs	r3, #32
 8004cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cfe:	e22c      	b.n	800515a <UART_SetConfig+0x7ae>
 8004d00:	2340      	movs	r3, #64	@ 0x40
 8004d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d06:	e228      	b.n	800515a <UART_SetConfig+0x7ae>
 8004d08:	2380      	movs	r3, #128	@ 0x80
 8004d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d0e:	e224      	b.n	800515a <UART_SetConfig+0x7ae>
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4ab1      	ldr	r2, [pc, #708]	@ (8004fdc <UART_SetConfig+0x630>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d176      	bne.n	8004e08 <UART_SetConfig+0x45c>
 8004d1a:	4bb1      	ldr	r3, [pc, #708]	@ (8004fe0 <UART_SetConfig+0x634>)
 8004d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d22:	2b28      	cmp	r3, #40	@ 0x28
 8004d24:	d86c      	bhi.n	8004e00 <UART_SetConfig+0x454>
 8004d26:	a201      	add	r2, pc, #4	@ (adr r2, 8004d2c <UART_SetConfig+0x380>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004dd1 	.word	0x08004dd1
 8004d30:	08004e01 	.word	0x08004e01
 8004d34:	08004e01 	.word	0x08004e01
 8004d38:	08004e01 	.word	0x08004e01
 8004d3c:	08004e01 	.word	0x08004e01
 8004d40:	08004e01 	.word	0x08004e01
 8004d44:	08004e01 	.word	0x08004e01
 8004d48:	08004e01 	.word	0x08004e01
 8004d4c:	08004dd9 	.word	0x08004dd9
 8004d50:	08004e01 	.word	0x08004e01
 8004d54:	08004e01 	.word	0x08004e01
 8004d58:	08004e01 	.word	0x08004e01
 8004d5c:	08004e01 	.word	0x08004e01
 8004d60:	08004e01 	.word	0x08004e01
 8004d64:	08004e01 	.word	0x08004e01
 8004d68:	08004e01 	.word	0x08004e01
 8004d6c:	08004de1 	.word	0x08004de1
 8004d70:	08004e01 	.word	0x08004e01
 8004d74:	08004e01 	.word	0x08004e01
 8004d78:	08004e01 	.word	0x08004e01
 8004d7c:	08004e01 	.word	0x08004e01
 8004d80:	08004e01 	.word	0x08004e01
 8004d84:	08004e01 	.word	0x08004e01
 8004d88:	08004e01 	.word	0x08004e01
 8004d8c:	08004de9 	.word	0x08004de9
 8004d90:	08004e01 	.word	0x08004e01
 8004d94:	08004e01 	.word	0x08004e01
 8004d98:	08004e01 	.word	0x08004e01
 8004d9c:	08004e01 	.word	0x08004e01
 8004da0:	08004e01 	.word	0x08004e01
 8004da4:	08004e01 	.word	0x08004e01
 8004da8:	08004e01 	.word	0x08004e01
 8004dac:	08004df1 	.word	0x08004df1
 8004db0:	08004e01 	.word	0x08004e01
 8004db4:	08004e01 	.word	0x08004e01
 8004db8:	08004e01 	.word	0x08004e01
 8004dbc:	08004e01 	.word	0x08004e01
 8004dc0:	08004e01 	.word	0x08004e01
 8004dc4:	08004e01 	.word	0x08004e01
 8004dc8:	08004e01 	.word	0x08004e01
 8004dcc:	08004df9 	.word	0x08004df9
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dd6:	e1c0      	b.n	800515a <UART_SetConfig+0x7ae>
 8004dd8:	2304      	movs	r3, #4
 8004dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dde:	e1bc      	b.n	800515a <UART_SetConfig+0x7ae>
 8004de0:	2308      	movs	r3, #8
 8004de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004de6:	e1b8      	b.n	800515a <UART_SetConfig+0x7ae>
 8004de8:	2310      	movs	r3, #16
 8004dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dee:	e1b4      	b.n	800515a <UART_SetConfig+0x7ae>
 8004df0:	2320      	movs	r3, #32
 8004df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004df6:	e1b0      	b.n	800515a <UART_SetConfig+0x7ae>
 8004df8:	2340      	movs	r3, #64	@ 0x40
 8004dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dfe:	e1ac      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e00:	2380      	movs	r3, #128	@ 0x80
 8004e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e06:	e1a8      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a75      	ldr	r2, [pc, #468]	@ (8004fe4 <UART_SetConfig+0x638>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d130      	bne.n	8004e74 <UART_SetConfig+0x4c8>
 8004e12:	4b73      	ldr	r3, [pc, #460]	@ (8004fe0 <UART_SetConfig+0x634>)
 8004e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e16:	f003 0307 	and.w	r3, r3, #7
 8004e1a:	2b05      	cmp	r3, #5
 8004e1c:	d826      	bhi.n	8004e6c <UART_SetConfig+0x4c0>
 8004e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e24 <UART_SetConfig+0x478>)
 8004e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e24:	08004e3d 	.word	0x08004e3d
 8004e28:	08004e45 	.word	0x08004e45
 8004e2c:	08004e4d 	.word	0x08004e4d
 8004e30:	08004e55 	.word	0x08004e55
 8004e34:	08004e5d 	.word	0x08004e5d
 8004e38:	08004e65 	.word	0x08004e65
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e42:	e18a      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e44:	2304      	movs	r3, #4
 8004e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e4a:	e186      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e4c:	2308      	movs	r3, #8
 8004e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e52:	e182      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e54:	2310      	movs	r3, #16
 8004e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e5a:	e17e      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e5c:	2320      	movs	r3, #32
 8004e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e62:	e17a      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e64:	2340      	movs	r3, #64	@ 0x40
 8004e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e6a:	e176      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e6c:	2380      	movs	r3, #128	@ 0x80
 8004e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e72:	e172      	b.n	800515a <UART_SetConfig+0x7ae>
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a5b      	ldr	r2, [pc, #364]	@ (8004fe8 <UART_SetConfig+0x63c>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d130      	bne.n	8004ee0 <UART_SetConfig+0x534>
 8004e7e:	4b58      	ldr	r3, [pc, #352]	@ (8004fe0 <UART_SetConfig+0x634>)
 8004e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e82:	f003 0307 	and.w	r3, r3, #7
 8004e86:	2b05      	cmp	r3, #5
 8004e88:	d826      	bhi.n	8004ed8 <UART_SetConfig+0x52c>
 8004e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e90 <UART_SetConfig+0x4e4>)
 8004e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e90:	08004ea9 	.word	0x08004ea9
 8004e94:	08004eb1 	.word	0x08004eb1
 8004e98:	08004eb9 	.word	0x08004eb9
 8004e9c:	08004ec1 	.word	0x08004ec1
 8004ea0:	08004ec9 	.word	0x08004ec9
 8004ea4:	08004ed1 	.word	0x08004ed1
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eae:	e154      	b.n	800515a <UART_SetConfig+0x7ae>
 8004eb0:	2304      	movs	r3, #4
 8004eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eb6:	e150      	b.n	800515a <UART_SetConfig+0x7ae>
 8004eb8:	2308      	movs	r3, #8
 8004eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ebe:	e14c      	b.n	800515a <UART_SetConfig+0x7ae>
 8004ec0:	2310      	movs	r3, #16
 8004ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ec6:	e148      	b.n	800515a <UART_SetConfig+0x7ae>
 8004ec8:	2320      	movs	r3, #32
 8004eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ece:	e144      	b.n	800515a <UART_SetConfig+0x7ae>
 8004ed0:	2340      	movs	r3, #64	@ 0x40
 8004ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ed6:	e140      	b.n	800515a <UART_SetConfig+0x7ae>
 8004ed8:	2380      	movs	r3, #128	@ 0x80
 8004eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ede:	e13c      	b.n	800515a <UART_SetConfig+0x7ae>
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a41      	ldr	r2, [pc, #260]	@ (8004fec <UART_SetConfig+0x640>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	f040 8082 	bne.w	8004ff0 <UART_SetConfig+0x644>
 8004eec:	4b3c      	ldr	r3, [pc, #240]	@ (8004fe0 <UART_SetConfig+0x634>)
 8004eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ef4:	2b28      	cmp	r3, #40	@ 0x28
 8004ef6:	d86d      	bhi.n	8004fd4 <UART_SetConfig+0x628>
 8004ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8004f00 <UART_SetConfig+0x554>)
 8004efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efe:	bf00      	nop
 8004f00:	08004fa5 	.word	0x08004fa5
 8004f04:	08004fd5 	.word	0x08004fd5
 8004f08:	08004fd5 	.word	0x08004fd5
 8004f0c:	08004fd5 	.word	0x08004fd5
 8004f10:	08004fd5 	.word	0x08004fd5
 8004f14:	08004fd5 	.word	0x08004fd5
 8004f18:	08004fd5 	.word	0x08004fd5
 8004f1c:	08004fd5 	.word	0x08004fd5
 8004f20:	08004fad 	.word	0x08004fad
 8004f24:	08004fd5 	.word	0x08004fd5
 8004f28:	08004fd5 	.word	0x08004fd5
 8004f2c:	08004fd5 	.word	0x08004fd5
 8004f30:	08004fd5 	.word	0x08004fd5
 8004f34:	08004fd5 	.word	0x08004fd5
 8004f38:	08004fd5 	.word	0x08004fd5
 8004f3c:	08004fd5 	.word	0x08004fd5
 8004f40:	08004fb5 	.word	0x08004fb5
 8004f44:	08004fd5 	.word	0x08004fd5
 8004f48:	08004fd5 	.word	0x08004fd5
 8004f4c:	08004fd5 	.word	0x08004fd5
 8004f50:	08004fd5 	.word	0x08004fd5
 8004f54:	08004fd5 	.word	0x08004fd5
 8004f58:	08004fd5 	.word	0x08004fd5
 8004f5c:	08004fd5 	.word	0x08004fd5
 8004f60:	08004fbd 	.word	0x08004fbd
 8004f64:	08004fd5 	.word	0x08004fd5
 8004f68:	08004fd5 	.word	0x08004fd5
 8004f6c:	08004fd5 	.word	0x08004fd5
 8004f70:	08004fd5 	.word	0x08004fd5
 8004f74:	08004fd5 	.word	0x08004fd5
 8004f78:	08004fd5 	.word	0x08004fd5
 8004f7c:	08004fd5 	.word	0x08004fd5
 8004f80:	08004fc5 	.word	0x08004fc5
 8004f84:	08004fd5 	.word	0x08004fd5
 8004f88:	08004fd5 	.word	0x08004fd5
 8004f8c:	08004fd5 	.word	0x08004fd5
 8004f90:	08004fd5 	.word	0x08004fd5
 8004f94:	08004fd5 	.word	0x08004fd5
 8004f98:	08004fd5 	.word	0x08004fd5
 8004f9c:	08004fd5 	.word	0x08004fd5
 8004fa0:	08004fcd 	.word	0x08004fcd
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004faa:	e0d6      	b.n	800515a <UART_SetConfig+0x7ae>
 8004fac:	2304      	movs	r3, #4
 8004fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fb2:	e0d2      	b.n	800515a <UART_SetConfig+0x7ae>
 8004fb4:	2308      	movs	r3, #8
 8004fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fba:	e0ce      	b.n	800515a <UART_SetConfig+0x7ae>
 8004fbc:	2310      	movs	r3, #16
 8004fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fc2:	e0ca      	b.n	800515a <UART_SetConfig+0x7ae>
 8004fc4:	2320      	movs	r3, #32
 8004fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fca:	e0c6      	b.n	800515a <UART_SetConfig+0x7ae>
 8004fcc:	2340      	movs	r3, #64	@ 0x40
 8004fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fd2:	e0c2      	b.n	800515a <UART_SetConfig+0x7ae>
 8004fd4:	2380      	movs	r3, #128	@ 0x80
 8004fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fda:	e0be      	b.n	800515a <UART_SetConfig+0x7ae>
 8004fdc:	40011400 	.word	0x40011400
 8004fe0:	58024400 	.word	0x58024400
 8004fe4:	40007800 	.word	0x40007800
 8004fe8:	40007c00 	.word	0x40007c00
 8004fec:	40011800 	.word	0x40011800
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4aad      	ldr	r2, [pc, #692]	@ (80052ac <UART_SetConfig+0x900>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d176      	bne.n	80050e8 <UART_SetConfig+0x73c>
 8004ffa:	4bad      	ldr	r3, [pc, #692]	@ (80052b0 <UART_SetConfig+0x904>)
 8004ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ffe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005002:	2b28      	cmp	r3, #40	@ 0x28
 8005004:	d86c      	bhi.n	80050e0 <UART_SetConfig+0x734>
 8005006:	a201      	add	r2, pc, #4	@ (adr r2, 800500c <UART_SetConfig+0x660>)
 8005008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500c:	080050b1 	.word	0x080050b1
 8005010:	080050e1 	.word	0x080050e1
 8005014:	080050e1 	.word	0x080050e1
 8005018:	080050e1 	.word	0x080050e1
 800501c:	080050e1 	.word	0x080050e1
 8005020:	080050e1 	.word	0x080050e1
 8005024:	080050e1 	.word	0x080050e1
 8005028:	080050e1 	.word	0x080050e1
 800502c:	080050b9 	.word	0x080050b9
 8005030:	080050e1 	.word	0x080050e1
 8005034:	080050e1 	.word	0x080050e1
 8005038:	080050e1 	.word	0x080050e1
 800503c:	080050e1 	.word	0x080050e1
 8005040:	080050e1 	.word	0x080050e1
 8005044:	080050e1 	.word	0x080050e1
 8005048:	080050e1 	.word	0x080050e1
 800504c:	080050c1 	.word	0x080050c1
 8005050:	080050e1 	.word	0x080050e1
 8005054:	080050e1 	.word	0x080050e1
 8005058:	080050e1 	.word	0x080050e1
 800505c:	080050e1 	.word	0x080050e1
 8005060:	080050e1 	.word	0x080050e1
 8005064:	080050e1 	.word	0x080050e1
 8005068:	080050e1 	.word	0x080050e1
 800506c:	080050c9 	.word	0x080050c9
 8005070:	080050e1 	.word	0x080050e1
 8005074:	080050e1 	.word	0x080050e1
 8005078:	080050e1 	.word	0x080050e1
 800507c:	080050e1 	.word	0x080050e1
 8005080:	080050e1 	.word	0x080050e1
 8005084:	080050e1 	.word	0x080050e1
 8005088:	080050e1 	.word	0x080050e1
 800508c:	080050d1 	.word	0x080050d1
 8005090:	080050e1 	.word	0x080050e1
 8005094:	080050e1 	.word	0x080050e1
 8005098:	080050e1 	.word	0x080050e1
 800509c:	080050e1 	.word	0x080050e1
 80050a0:	080050e1 	.word	0x080050e1
 80050a4:	080050e1 	.word	0x080050e1
 80050a8:	080050e1 	.word	0x080050e1
 80050ac:	080050d9 	.word	0x080050d9
 80050b0:	2301      	movs	r3, #1
 80050b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050b6:	e050      	b.n	800515a <UART_SetConfig+0x7ae>
 80050b8:	2304      	movs	r3, #4
 80050ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050be:	e04c      	b.n	800515a <UART_SetConfig+0x7ae>
 80050c0:	2308      	movs	r3, #8
 80050c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050c6:	e048      	b.n	800515a <UART_SetConfig+0x7ae>
 80050c8:	2310      	movs	r3, #16
 80050ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ce:	e044      	b.n	800515a <UART_SetConfig+0x7ae>
 80050d0:	2320      	movs	r3, #32
 80050d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050d6:	e040      	b.n	800515a <UART_SetConfig+0x7ae>
 80050d8:	2340      	movs	r3, #64	@ 0x40
 80050da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050de:	e03c      	b.n	800515a <UART_SetConfig+0x7ae>
 80050e0:	2380      	movs	r3, #128	@ 0x80
 80050e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050e6:	e038      	b.n	800515a <UART_SetConfig+0x7ae>
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a71      	ldr	r2, [pc, #452]	@ (80052b4 <UART_SetConfig+0x908>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d130      	bne.n	8005154 <UART_SetConfig+0x7a8>
 80050f2:	4b6f      	ldr	r3, [pc, #444]	@ (80052b0 <UART_SetConfig+0x904>)
 80050f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	2b05      	cmp	r3, #5
 80050fc:	d826      	bhi.n	800514c <UART_SetConfig+0x7a0>
 80050fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005104 <UART_SetConfig+0x758>)
 8005100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005104:	0800511d 	.word	0x0800511d
 8005108:	08005125 	.word	0x08005125
 800510c:	0800512d 	.word	0x0800512d
 8005110:	08005135 	.word	0x08005135
 8005114:	0800513d 	.word	0x0800513d
 8005118:	08005145 	.word	0x08005145
 800511c:	2302      	movs	r3, #2
 800511e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005122:	e01a      	b.n	800515a <UART_SetConfig+0x7ae>
 8005124:	2304      	movs	r3, #4
 8005126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800512a:	e016      	b.n	800515a <UART_SetConfig+0x7ae>
 800512c:	2308      	movs	r3, #8
 800512e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005132:	e012      	b.n	800515a <UART_SetConfig+0x7ae>
 8005134:	2310      	movs	r3, #16
 8005136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800513a:	e00e      	b.n	800515a <UART_SetConfig+0x7ae>
 800513c:	2320      	movs	r3, #32
 800513e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005142:	e00a      	b.n	800515a <UART_SetConfig+0x7ae>
 8005144:	2340      	movs	r3, #64	@ 0x40
 8005146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800514a:	e006      	b.n	800515a <UART_SetConfig+0x7ae>
 800514c:	2380      	movs	r3, #128	@ 0x80
 800514e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005152:	e002      	b.n	800515a <UART_SetConfig+0x7ae>
 8005154:	2380      	movs	r3, #128	@ 0x80
 8005156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a55      	ldr	r2, [pc, #340]	@ (80052b4 <UART_SetConfig+0x908>)
 8005160:	4293      	cmp	r3, r2
 8005162:	f040 80f8 	bne.w	8005356 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005166:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800516a:	2b20      	cmp	r3, #32
 800516c:	dc46      	bgt.n	80051fc <UART_SetConfig+0x850>
 800516e:	2b02      	cmp	r3, #2
 8005170:	db75      	blt.n	800525e <UART_SetConfig+0x8b2>
 8005172:	3b02      	subs	r3, #2
 8005174:	2b1e      	cmp	r3, #30
 8005176:	d872      	bhi.n	800525e <UART_SetConfig+0x8b2>
 8005178:	a201      	add	r2, pc, #4	@ (adr r2, 8005180 <UART_SetConfig+0x7d4>)
 800517a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800517e:	bf00      	nop
 8005180:	08005203 	.word	0x08005203
 8005184:	0800525f 	.word	0x0800525f
 8005188:	0800520b 	.word	0x0800520b
 800518c:	0800525f 	.word	0x0800525f
 8005190:	0800525f 	.word	0x0800525f
 8005194:	0800525f 	.word	0x0800525f
 8005198:	0800521b 	.word	0x0800521b
 800519c:	0800525f 	.word	0x0800525f
 80051a0:	0800525f 	.word	0x0800525f
 80051a4:	0800525f 	.word	0x0800525f
 80051a8:	0800525f 	.word	0x0800525f
 80051ac:	0800525f 	.word	0x0800525f
 80051b0:	0800525f 	.word	0x0800525f
 80051b4:	0800525f 	.word	0x0800525f
 80051b8:	0800522b 	.word	0x0800522b
 80051bc:	0800525f 	.word	0x0800525f
 80051c0:	0800525f 	.word	0x0800525f
 80051c4:	0800525f 	.word	0x0800525f
 80051c8:	0800525f 	.word	0x0800525f
 80051cc:	0800525f 	.word	0x0800525f
 80051d0:	0800525f 	.word	0x0800525f
 80051d4:	0800525f 	.word	0x0800525f
 80051d8:	0800525f 	.word	0x0800525f
 80051dc:	0800525f 	.word	0x0800525f
 80051e0:	0800525f 	.word	0x0800525f
 80051e4:	0800525f 	.word	0x0800525f
 80051e8:	0800525f 	.word	0x0800525f
 80051ec:	0800525f 	.word	0x0800525f
 80051f0:	0800525f 	.word	0x0800525f
 80051f4:	0800525f 	.word	0x0800525f
 80051f8:	08005251 	.word	0x08005251
 80051fc:	2b40      	cmp	r3, #64	@ 0x40
 80051fe:	d02a      	beq.n	8005256 <UART_SetConfig+0x8aa>
 8005200:	e02d      	b.n	800525e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005202:	f7fe fed3 	bl	8003fac <HAL_RCCEx_GetD3PCLK1Freq>
 8005206:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005208:	e02f      	b.n	800526a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800520a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800520e:	4618      	mov	r0, r3
 8005210:	f7fe fee2 	bl	8003fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005218:	e027      	b.n	800526a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800521a:	f107 0318 	add.w	r3, r7, #24
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff f82e 	bl	8004280 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005228:	e01f      	b.n	800526a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800522a:	4b21      	ldr	r3, [pc, #132]	@ (80052b0 <UART_SetConfig+0x904>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0320 	and.w	r3, r3, #32
 8005232:	2b00      	cmp	r3, #0
 8005234:	d009      	beq.n	800524a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005236:	4b1e      	ldr	r3, [pc, #120]	@ (80052b0 <UART_SetConfig+0x904>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	08db      	lsrs	r3, r3, #3
 800523c:	f003 0303 	and.w	r3, r3, #3
 8005240:	4a1d      	ldr	r2, [pc, #116]	@ (80052b8 <UART_SetConfig+0x90c>)
 8005242:	fa22 f303 	lsr.w	r3, r2, r3
 8005246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005248:	e00f      	b.n	800526a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800524a:	4b1b      	ldr	r3, [pc, #108]	@ (80052b8 <UART_SetConfig+0x90c>)
 800524c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800524e:	e00c      	b.n	800526a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005250:	4b1a      	ldr	r3, [pc, #104]	@ (80052bc <UART_SetConfig+0x910>)
 8005252:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005254:	e009      	b.n	800526a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800525a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800525c:	e005      	b.n	800526a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800525e:	2300      	movs	r3, #0
 8005260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005268:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800526a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 81ee 	beq.w	800564e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005276:	4a12      	ldr	r2, [pc, #72]	@ (80052c0 <UART_SetConfig+0x914>)
 8005278:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800527c:	461a      	mov	r2, r3
 800527e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005280:	fbb3 f3f2 	udiv	r3, r3, r2
 8005284:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	4613      	mov	r3, r2
 800528c:	005b      	lsls	r3, r3, #1
 800528e:	4413      	add	r3, r2
 8005290:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005292:	429a      	cmp	r2, r3
 8005294:	d305      	bcc.n	80052a2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800529c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800529e:	429a      	cmp	r2, r3
 80052a0:	d910      	bls.n	80052c4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80052a8:	e1d1      	b.n	800564e <UART_SetConfig+0xca2>
 80052aa:	bf00      	nop
 80052ac:	40011c00 	.word	0x40011c00
 80052b0:	58024400 	.word	0x58024400
 80052b4:	58000c00 	.word	0x58000c00
 80052b8:	03d09000 	.word	0x03d09000
 80052bc:	003d0900 	.word	0x003d0900
 80052c0:	08006f38 	.word	0x08006f38
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052c6:	2200      	movs	r2, #0
 80052c8:	60bb      	str	r3, [r7, #8]
 80052ca:	60fa      	str	r2, [r7, #12]
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d0:	4ac0      	ldr	r2, [pc, #768]	@ (80055d4 <UART_SetConfig+0xc28>)
 80052d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2200      	movs	r2, #0
 80052da:	603b      	str	r3, [r7, #0]
 80052dc:	607a      	str	r2, [r7, #4]
 80052de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80052e6:	f7fb f85b 	bl	80003a0 <__aeabi_uldivmod>
 80052ea:	4602      	mov	r2, r0
 80052ec:	460b      	mov	r3, r1
 80052ee:	4610      	mov	r0, r2
 80052f0:	4619      	mov	r1, r3
 80052f2:	f04f 0200 	mov.w	r2, #0
 80052f6:	f04f 0300 	mov.w	r3, #0
 80052fa:	020b      	lsls	r3, r1, #8
 80052fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005300:	0202      	lsls	r2, r0, #8
 8005302:	6979      	ldr	r1, [r7, #20]
 8005304:	6849      	ldr	r1, [r1, #4]
 8005306:	0849      	lsrs	r1, r1, #1
 8005308:	2000      	movs	r0, #0
 800530a:	460c      	mov	r4, r1
 800530c:	4605      	mov	r5, r0
 800530e:	eb12 0804 	adds.w	r8, r2, r4
 8005312:	eb43 0905 	adc.w	r9, r3, r5
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	469a      	mov	sl, r3
 800531e:	4693      	mov	fp, r2
 8005320:	4652      	mov	r2, sl
 8005322:	465b      	mov	r3, fp
 8005324:	4640      	mov	r0, r8
 8005326:	4649      	mov	r1, r9
 8005328:	f7fb f83a 	bl	80003a0 <__aeabi_uldivmod>
 800532c:	4602      	mov	r2, r0
 800532e:	460b      	mov	r3, r1
 8005330:	4613      	mov	r3, r2
 8005332:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005336:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800533a:	d308      	bcc.n	800534e <UART_SetConfig+0x9a2>
 800533c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800533e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005342:	d204      	bcs.n	800534e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800534a:	60da      	str	r2, [r3, #12]
 800534c:	e17f      	b.n	800564e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005354:	e17b      	b.n	800564e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800535e:	f040 80bd 	bne.w	80054dc <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8005362:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005366:	2b20      	cmp	r3, #32
 8005368:	dc48      	bgt.n	80053fc <UART_SetConfig+0xa50>
 800536a:	2b00      	cmp	r3, #0
 800536c:	db7b      	blt.n	8005466 <UART_SetConfig+0xaba>
 800536e:	2b20      	cmp	r3, #32
 8005370:	d879      	bhi.n	8005466 <UART_SetConfig+0xaba>
 8005372:	a201      	add	r2, pc, #4	@ (adr r2, 8005378 <UART_SetConfig+0x9cc>)
 8005374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005378:	08005403 	.word	0x08005403
 800537c:	0800540b 	.word	0x0800540b
 8005380:	08005467 	.word	0x08005467
 8005384:	08005467 	.word	0x08005467
 8005388:	08005413 	.word	0x08005413
 800538c:	08005467 	.word	0x08005467
 8005390:	08005467 	.word	0x08005467
 8005394:	08005467 	.word	0x08005467
 8005398:	08005423 	.word	0x08005423
 800539c:	08005467 	.word	0x08005467
 80053a0:	08005467 	.word	0x08005467
 80053a4:	08005467 	.word	0x08005467
 80053a8:	08005467 	.word	0x08005467
 80053ac:	08005467 	.word	0x08005467
 80053b0:	08005467 	.word	0x08005467
 80053b4:	08005467 	.word	0x08005467
 80053b8:	08005433 	.word	0x08005433
 80053bc:	08005467 	.word	0x08005467
 80053c0:	08005467 	.word	0x08005467
 80053c4:	08005467 	.word	0x08005467
 80053c8:	08005467 	.word	0x08005467
 80053cc:	08005467 	.word	0x08005467
 80053d0:	08005467 	.word	0x08005467
 80053d4:	08005467 	.word	0x08005467
 80053d8:	08005467 	.word	0x08005467
 80053dc:	08005467 	.word	0x08005467
 80053e0:	08005467 	.word	0x08005467
 80053e4:	08005467 	.word	0x08005467
 80053e8:	08005467 	.word	0x08005467
 80053ec:	08005467 	.word	0x08005467
 80053f0:	08005467 	.word	0x08005467
 80053f4:	08005467 	.word	0x08005467
 80053f8:	08005459 	.word	0x08005459
 80053fc:	2b40      	cmp	r3, #64	@ 0x40
 80053fe:	d02e      	beq.n	800545e <UART_SetConfig+0xab2>
 8005400:	e031      	b.n	8005466 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005402:	f7fd fbe9 	bl	8002bd8 <HAL_RCC_GetPCLK1Freq>
 8005406:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005408:	e033      	b.n	8005472 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800540a:	f7fd fbfb 	bl	8002c04 <HAL_RCC_GetPCLK2Freq>
 800540e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005410:	e02f      	b.n	8005472 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005412:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005416:	4618      	mov	r0, r3
 8005418:	f7fe fdde 	bl	8003fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800541c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005420:	e027      	b.n	8005472 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005422:	f107 0318 	add.w	r3, r7, #24
 8005426:	4618      	mov	r0, r3
 8005428:	f7fe ff2a 	bl	8004280 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005430:	e01f      	b.n	8005472 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005432:	4b69      	ldr	r3, [pc, #420]	@ (80055d8 <UART_SetConfig+0xc2c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0320 	and.w	r3, r3, #32
 800543a:	2b00      	cmp	r3, #0
 800543c:	d009      	beq.n	8005452 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800543e:	4b66      	ldr	r3, [pc, #408]	@ (80055d8 <UART_SetConfig+0xc2c>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	08db      	lsrs	r3, r3, #3
 8005444:	f003 0303 	and.w	r3, r3, #3
 8005448:	4a64      	ldr	r2, [pc, #400]	@ (80055dc <UART_SetConfig+0xc30>)
 800544a:	fa22 f303 	lsr.w	r3, r2, r3
 800544e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005450:	e00f      	b.n	8005472 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8005452:	4b62      	ldr	r3, [pc, #392]	@ (80055dc <UART_SetConfig+0xc30>)
 8005454:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005456:	e00c      	b.n	8005472 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005458:	4b61      	ldr	r3, [pc, #388]	@ (80055e0 <UART_SetConfig+0xc34>)
 800545a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800545c:	e009      	b.n	8005472 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800545e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005464:	e005      	b.n	8005472 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8005466:	2300      	movs	r3, #0
 8005468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005470:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005472:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005474:	2b00      	cmp	r3, #0
 8005476:	f000 80ea 	beq.w	800564e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547e:	4a55      	ldr	r2, [pc, #340]	@ (80055d4 <UART_SetConfig+0xc28>)
 8005480:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005484:	461a      	mov	r2, r3
 8005486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005488:	fbb3 f3f2 	udiv	r3, r3, r2
 800548c:	005a      	lsls	r2, r3, #1
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	085b      	lsrs	r3, r3, #1
 8005494:	441a      	add	r2, r3
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	fbb2 f3f3 	udiv	r3, r2, r3
 800549e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a2:	2b0f      	cmp	r3, #15
 80054a4:	d916      	bls.n	80054d4 <UART_SetConfig+0xb28>
 80054a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ac:	d212      	bcs.n	80054d4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	f023 030f 	bic.w	r3, r3, #15
 80054b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ba:	085b      	lsrs	r3, r3, #1
 80054bc:	b29b      	uxth	r3, r3
 80054be:	f003 0307 	and.w	r3, r3, #7
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80054c6:	4313      	orrs	r3, r2
 80054c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80054d0:	60da      	str	r2, [r3, #12]
 80054d2:	e0bc      	b.n	800564e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80054da:	e0b8      	b.n	800564e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054dc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	dc4b      	bgt.n	800557c <UART_SetConfig+0xbd0>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f2c0 8087 	blt.w	80055f8 <UART_SetConfig+0xc4c>
 80054ea:	2b20      	cmp	r3, #32
 80054ec:	f200 8084 	bhi.w	80055f8 <UART_SetConfig+0xc4c>
 80054f0:	a201      	add	r2, pc, #4	@ (adr r2, 80054f8 <UART_SetConfig+0xb4c>)
 80054f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f6:	bf00      	nop
 80054f8:	08005583 	.word	0x08005583
 80054fc:	0800558b 	.word	0x0800558b
 8005500:	080055f9 	.word	0x080055f9
 8005504:	080055f9 	.word	0x080055f9
 8005508:	08005593 	.word	0x08005593
 800550c:	080055f9 	.word	0x080055f9
 8005510:	080055f9 	.word	0x080055f9
 8005514:	080055f9 	.word	0x080055f9
 8005518:	080055a3 	.word	0x080055a3
 800551c:	080055f9 	.word	0x080055f9
 8005520:	080055f9 	.word	0x080055f9
 8005524:	080055f9 	.word	0x080055f9
 8005528:	080055f9 	.word	0x080055f9
 800552c:	080055f9 	.word	0x080055f9
 8005530:	080055f9 	.word	0x080055f9
 8005534:	080055f9 	.word	0x080055f9
 8005538:	080055b3 	.word	0x080055b3
 800553c:	080055f9 	.word	0x080055f9
 8005540:	080055f9 	.word	0x080055f9
 8005544:	080055f9 	.word	0x080055f9
 8005548:	080055f9 	.word	0x080055f9
 800554c:	080055f9 	.word	0x080055f9
 8005550:	080055f9 	.word	0x080055f9
 8005554:	080055f9 	.word	0x080055f9
 8005558:	080055f9 	.word	0x080055f9
 800555c:	080055f9 	.word	0x080055f9
 8005560:	080055f9 	.word	0x080055f9
 8005564:	080055f9 	.word	0x080055f9
 8005568:	080055f9 	.word	0x080055f9
 800556c:	080055f9 	.word	0x080055f9
 8005570:	080055f9 	.word	0x080055f9
 8005574:	080055f9 	.word	0x080055f9
 8005578:	080055eb 	.word	0x080055eb
 800557c:	2b40      	cmp	r3, #64	@ 0x40
 800557e:	d037      	beq.n	80055f0 <UART_SetConfig+0xc44>
 8005580:	e03a      	b.n	80055f8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005582:	f7fd fb29 	bl	8002bd8 <HAL_RCC_GetPCLK1Freq>
 8005586:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005588:	e03c      	b.n	8005604 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800558a:	f7fd fb3b 	bl	8002c04 <HAL_RCC_GetPCLK2Freq>
 800558e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005590:	e038      	b.n	8005604 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005592:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005596:	4618      	mov	r0, r3
 8005598:	f7fe fd1e 	bl	8003fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800559c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055a0:	e030      	b.n	8005604 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80055a2:	f107 0318 	add.w	r3, r7, #24
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fe fe6a 	bl	8004280 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055b0:	e028      	b.n	8005604 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055b2:	4b09      	ldr	r3, [pc, #36]	@ (80055d8 <UART_SetConfig+0xc2c>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0320 	and.w	r3, r3, #32
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d012      	beq.n	80055e4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80055be:	4b06      	ldr	r3, [pc, #24]	@ (80055d8 <UART_SetConfig+0xc2c>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	08db      	lsrs	r3, r3, #3
 80055c4:	f003 0303 	and.w	r3, r3, #3
 80055c8:	4a04      	ldr	r2, [pc, #16]	@ (80055dc <UART_SetConfig+0xc30>)
 80055ca:	fa22 f303 	lsr.w	r3, r2, r3
 80055ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80055d0:	e018      	b.n	8005604 <UART_SetConfig+0xc58>
 80055d2:	bf00      	nop
 80055d4:	08006f38 	.word	0x08006f38
 80055d8:	58024400 	.word	0x58024400
 80055dc:	03d09000 	.word	0x03d09000
 80055e0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80055e4:	4b24      	ldr	r3, [pc, #144]	@ (8005678 <UART_SetConfig+0xccc>)
 80055e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055e8:	e00c      	b.n	8005604 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80055ea:	4b24      	ldr	r3, [pc, #144]	@ (800567c <UART_SetConfig+0xcd0>)
 80055ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055ee:	e009      	b.n	8005604 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055f6:	e005      	b.n	8005604 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005602:	bf00      	nop
    }

    if (pclk != 0U)
 8005604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005606:	2b00      	cmp	r3, #0
 8005608:	d021      	beq.n	800564e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560e:	4a1c      	ldr	r2, [pc, #112]	@ (8005680 <UART_SetConfig+0xcd4>)
 8005610:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005614:	461a      	mov	r2, r3
 8005616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005618:	fbb3 f2f2 	udiv	r2, r3, r2
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	085b      	lsrs	r3, r3, #1
 8005622:	441a      	add	r2, r3
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	fbb2 f3f3 	udiv	r3, r2, r3
 800562c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800562e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005630:	2b0f      	cmp	r3, #15
 8005632:	d909      	bls.n	8005648 <UART_SetConfig+0xc9c>
 8005634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005636:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800563a:	d205      	bcs.n	8005648 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800563c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563e:	b29a      	uxth	r2, r3
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	60da      	str	r2, [r3, #12]
 8005646:	e002      	b.n	800564e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2201      	movs	r2, #1
 8005652:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	2201      	movs	r2, #1
 800565a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2200      	movs	r2, #0
 8005662:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2200      	movs	r2, #0
 8005668:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800566a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800566e:	4618      	mov	r0, r3
 8005670:	3748      	adds	r7, #72	@ 0x48
 8005672:	46bd      	mov	sp, r7
 8005674:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005678:	03d09000 	.word	0x03d09000
 800567c:	003d0900 	.word	0x003d0900
 8005680:	08006f38 	.word	0x08006f38

08005684 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005690:	f003 0308 	and.w	r3, r3, #8
 8005694:	2b00      	cmp	r3, #0
 8005696:	d00a      	beq.n	80056ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	430a      	orrs	r2, r1
 80056ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00a      	beq.n	80056d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	430a      	orrs	r2, r1
 80056ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d00a      	beq.n	80056f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f6:	f003 0304 	and.w	r3, r3, #4
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00a      	beq.n	8005714 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005718:	f003 0310 	and.w	r3, r3, #16
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00a      	beq.n	8005736 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	430a      	orrs	r2, r1
 8005734:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800573a:	f003 0320 	and.w	r3, r3, #32
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00a      	beq.n	8005758 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	430a      	orrs	r2, r1
 8005756:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800575c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005760:	2b00      	cmp	r3, #0
 8005762:	d01a      	beq.n	800579a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005782:	d10a      	bne.n	800579a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	430a      	orrs	r2, r1
 8005798:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00a      	beq.n	80057bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	430a      	orrs	r2, r1
 80057ba:	605a      	str	r2, [r3, #4]
  }
}
 80057bc:	bf00      	nop
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b098      	sub	sp, #96	@ 0x60
 80057cc:	af02      	add	r7, sp, #8
 80057ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057d8:	f7fb fe12 	bl	8001400 <HAL_GetTick>
 80057dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b08      	cmp	r3, #8
 80057ea:	d12f      	bne.n	800584c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057f0:	9300      	str	r3, [sp, #0]
 80057f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057f4:	2200      	movs	r2, #0
 80057f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f88e 	bl	800591c <UART_WaitOnFlagUntilTimeout>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d022      	beq.n	800584c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800580e:	e853 3f00 	ldrex	r3, [r3]
 8005812:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005816:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800581a:	653b      	str	r3, [r7, #80]	@ 0x50
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	461a      	mov	r2, r3
 8005822:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005824:	647b      	str	r3, [r7, #68]	@ 0x44
 8005826:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005828:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800582a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800582c:	e841 2300 	strex	r3, r2, [r1]
 8005830:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005834:	2b00      	cmp	r3, #0
 8005836:	d1e6      	bne.n	8005806 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2220      	movs	r2, #32
 800583c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e063      	b.n	8005914 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0304 	and.w	r3, r3, #4
 8005856:	2b04      	cmp	r3, #4
 8005858:	d149      	bne.n	80058ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800585a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005862:	2200      	movs	r2, #0
 8005864:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 f857 	bl	800591c <UART_WaitOnFlagUntilTimeout>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d03c      	beq.n	80058ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587c:	e853 3f00 	ldrex	r3, [r3]
 8005880:	623b      	str	r3, [r7, #32]
   return(result);
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005888:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	461a      	mov	r2, r3
 8005890:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005892:	633b      	str	r3, [r7, #48]	@ 0x30
 8005894:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e6      	bne.n	8005874 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3308      	adds	r3, #8
 80058ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	e853 3f00 	ldrex	r3, [r3]
 80058b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f023 0301 	bic.w	r3, r3, #1
 80058bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3308      	adds	r3, #8
 80058c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058c6:	61fa      	str	r2, [r7, #28]
 80058c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ca:	69b9      	ldr	r1, [r7, #24]
 80058cc:	69fa      	ldr	r2, [r7, #28]
 80058ce:	e841 2300 	strex	r3, r2, [r1]
 80058d2:	617b      	str	r3, [r7, #20]
   return(result);
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1e5      	bne.n	80058a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2220      	movs	r2, #32
 80058de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e012      	b.n	8005914 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2220      	movs	r2, #32
 80058fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3758      	adds	r7, #88	@ 0x58
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	603b      	str	r3, [r7, #0]
 8005928:	4613      	mov	r3, r2
 800592a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800592c:	e04f      	b.n	80059ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005934:	d04b      	beq.n	80059ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005936:	f7fb fd63 	bl	8001400 <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	69ba      	ldr	r2, [r7, #24]
 8005942:	429a      	cmp	r2, r3
 8005944:	d302      	bcc.n	800594c <UART_WaitOnFlagUntilTimeout+0x30>
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e04e      	b.n	80059ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0304 	and.w	r3, r3, #4
 800595a:	2b00      	cmp	r3, #0
 800595c:	d037      	beq.n	80059ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2b80      	cmp	r3, #128	@ 0x80
 8005962:	d034      	beq.n	80059ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b40      	cmp	r3, #64	@ 0x40
 8005968:	d031      	beq.n	80059ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b08      	cmp	r3, #8
 8005976:	d110      	bne.n	800599a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2208      	movs	r2, #8
 800597e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f000 f839 	bl	80059f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2208      	movs	r2, #8
 800598a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e029      	b.n	80059ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69db      	ldr	r3, [r3, #28]
 80059a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059a8:	d111      	bne.n	80059ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f81f 	bl	80059f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2220      	movs	r2, #32
 80059be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e00f      	b.n	80059ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69da      	ldr	r2, [r3, #28]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	4013      	ands	r3, r2
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	429a      	cmp	r2, r3
 80059dc:	bf0c      	ite	eq
 80059de:	2301      	moveq	r3, #1
 80059e0:	2300      	movne	r3, #0
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	461a      	mov	r2, r3
 80059e6:	79fb      	ldrb	r3, [r7, #7]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d0a0      	beq.n	800592e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
	...

080059f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b095      	sub	sp, #84	@ 0x54
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a08:	e853 3f00 	ldrex	r3, [r3]
 8005a0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a20:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1e6      	bne.n	8005a00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	3308      	adds	r3, #8
 8005a38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3a:	6a3b      	ldr	r3, [r7, #32]
 8005a3c:	e853 3f00 	ldrex	r3, [r3]
 8005a40:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a42:	69fa      	ldr	r2, [r7, #28]
 8005a44:	4b1e      	ldr	r3, [pc, #120]	@ (8005ac0 <UART_EndRxTransfer+0xc8>)
 8005a46:	4013      	ands	r3, r2
 8005a48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3308      	adds	r3, #8
 8005a50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a5a:	e841 2300 	strex	r3, r2, [r1]
 8005a5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1e5      	bne.n	8005a32 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d118      	bne.n	8005aa0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	e853 3f00 	ldrex	r3, [r3]
 8005a7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f023 0310 	bic.w	r3, r3, #16
 8005a82:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a8c:	61bb      	str	r3, [r7, #24]
 8005a8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a90:	6979      	ldr	r1, [r7, #20]
 8005a92:	69ba      	ldr	r2, [r7, #24]
 8005a94:	e841 2300 	strex	r3, r2, [r1]
 8005a98:	613b      	str	r3, [r7, #16]
   return(result);
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1e6      	bne.n	8005a6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005ab4:	bf00      	nop
 8005ab6:	3754      	adds	r7, #84	@ 0x54
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr
 8005ac0:	effffffe 	.word	0xeffffffe

08005ac4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d101      	bne.n	8005ada <HAL_UARTEx_DisableFifoMode+0x16>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e027      	b.n	8005b2a <HAL_UARTEx_DisableFifoMode+0x66>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2224      	movs	r2, #36	@ 0x24
 8005ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0201 	bic.w	r2, r2, #1
 8005b00:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005b08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3714      	adds	r7, #20
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr

08005b36 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b084      	sub	sp, #16
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
 8005b3e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d101      	bne.n	8005b4e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	e02d      	b.n	8005baa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2224      	movs	r2, #36	@ 0x24
 8005b5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f022 0201 	bic.w	r2, r2, #1
 8005b74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f850 	bl	8005c30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b084      	sub	sp, #16
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
 8005bba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d101      	bne.n	8005bca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005bc6:	2302      	movs	r3, #2
 8005bc8:	e02d      	b.n	8005c26 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2224      	movs	r2, #36	@ 0x24
 8005bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f022 0201 	bic.w	r2, r2, #1
 8005bf0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	683a      	ldr	r2, [r7, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 f812 	bl	8005c30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2220      	movs	r2, #32
 8005c18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3710      	adds	r7, #16
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
	...

08005c30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d108      	bne.n	8005c52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005c50:	e031      	b.n	8005cb6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005c52:	2310      	movs	r3, #16
 8005c54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005c56:	2310      	movs	r3, #16
 8005c58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	0e5b      	lsrs	r3, r3, #25
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	f003 0307 	and.w	r3, r3, #7
 8005c68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	0f5b      	lsrs	r3, r3, #29
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	f003 0307 	and.w	r3, r3, #7
 8005c78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c7a:	7bbb      	ldrb	r3, [r7, #14]
 8005c7c:	7b3a      	ldrb	r2, [r7, #12]
 8005c7e:	4911      	ldr	r1, [pc, #68]	@ (8005cc4 <UARTEx_SetNbDataToProcess+0x94>)
 8005c80:	5c8a      	ldrb	r2, [r1, r2]
 8005c82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005c86:	7b3a      	ldrb	r2, [r7, #12]
 8005c88:	490f      	ldr	r1, [pc, #60]	@ (8005cc8 <UARTEx_SetNbDataToProcess+0x98>)
 8005c8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c98:	7bfb      	ldrb	r3, [r7, #15]
 8005c9a:	7b7a      	ldrb	r2, [r7, #13]
 8005c9c:	4909      	ldr	r1, [pc, #36]	@ (8005cc4 <UARTEx_SetNbDataToProcess+0x94>)
 8005c9e:	5c8a      	ldrb	r2, [r1, r2]
 8005ca0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005ca4:	7b7a      	ldrb	r2, [r7, #13]
 8005ca6:	4908      	ldr	r1, [pc, #32]	@ (8005cc8 <UARTEx_SetNbDataToProcess+0x98>)
 8005ca8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005caa:	fb93 f3f2 	sdiv	r3, r3, r2
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005cb6:	bf00      	nop
 8005cb8:	3714      	adds	r7, #20
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	08006f50 	.word	0x08006f50
 8005cc8:	08006f58 	.word	0x08006f58

08005ccc <std>:
 8005ccc:	2300      	movs	r3, #0
 8005cce:	b510      	push	{r4, lr}
 8005cd0:	4604      	mov	r4, r0
 8005cd2:	e9c0 3300 	strd	r3, r3, [r0]
 8005cd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005cda:	6083      	str	r3, [r0, #8]
 8005cdc:	8181      	strh	r1, [r0, #12]
 8005cde:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ce0:	81c2      	strh	r2, [r0, #14]
 8005ce2:	6183      	str	r3, [r0, #24]
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	2208      	movs	r2, #8
 8005ce8:	305c      	adds	r0, #92	@ 0x5c
 8005cea:	f000 f928 	bl	8005f3e <memset>
 8005cee:	4b0d      	ldr	r3, [pc, #52]	@ (8005d24 <std+0x58>)
 8005cf0:	6263      	str	r3, [r4, #36]	@ 0x24
 8005cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8005d28 <std+0x5c>)
 8005cf4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8005d2c <std+0x60>)
 8005cf8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8005d30 <std+0x64>)
 8005cfc:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8005d34 <std+0x68>)
 8005d00:	6224      	str	r4, [r4, #32]
 8005d02:	429c      	cmp	r4, r3
 8005d04:	d006      	beq.n	8005d14 <std+0x48>
 8005d06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d0a:	4294      	cmp	r4, r2
 8005d0c:	d002      	beq.n	8005d14 <std+0x48>
 8005d0e:	33d0      	adds	r3, #208	@ 0xd0
 8005d10:	429c      	cmp	r4, r3
 8005d12:	d105      	bne.n	8005d20 <std+0x54>
 8005d14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d1c:	f000 b988 	b.w	8006030 <__retarget_lock_init_recursive>
 8005d20:	bd10      	pop	{r4, pc}
 8005d22:	bf00      	nop
 8005d24:	08005eb9 	.word	0x08005eb9
 8005d28:	08005edb 	.word	0x08005edb
 8005d2c:	08005f13 	.word	0x08005f13
 8005d30:	08005f37 	.word	0x08005f37
 8005d34:	2400022c 	.word	0x2400022c

08005d38 <stdio_exit_handler>:
 8005d38:	4a02      	ldr	r2, [pc, #8]	@ (8005d44 <stdio_exit_handler+0xc>)
 8005d3a:	4903      	ldr	r1, [pc, #12]	@ (8005d48 <stdio_exit_handler+0x10>)
 8005d3c:	4803      	ldr	r0, [pc, #12]	@ (8005d4c <stdio_exit_handler+0x14>)
 8005d3e:	f000 b869 	b.w	8005e14 <_fwalk_sglue>
 8005d42:	bf00      	nop
 8005d44:	2400002c 	.word	0x2400002c
 8005d48:	08006b7d 	.word	0x08006b7d
 8005d4c:	2400003c 	.word	0x2400003c

08005d50 <cleanup_stdio>:
 8005d50:	6841      	ldr	r1, [r0, #4]
 8005d52:	4b0c      	ldr	r3, [pc, #48]	@ (8005d84 <cleanup_stdio+0x34>)
 8005d54:	4299      	cmp	r1, r3
 8005d56:	b510      	push	{r4, lr}
 8005d58:	4604      	mov	r4, r0
 8005d5a:	d001      	beq.n	8005d60 <cleanup_stdio+0x10>
 8005d5c:	f000 ff0e 	bl	8006b7c <_fflush_r>
 8005d60:	68a1      	ldr	r1, [r4, #8]
 8005d62:	4b09      	ldr	r3, [pc, #36]	@ (8005d88 <cleanup_stdio+0x38>)
 8005d64:	4299      	cmp	r1, r3
 8005d66:	d002      	beq.n	8005d6e <cleanup_stdio+0x1e>
 8005d68:	4620      	mov	r0, r4
 8005d6a:	f000 ff07 	bl	8006b7c <_fflush_r>
 8005d6e:	68e1      	ldr	r1, [r4, #12]
 8005d70:	4b06      	ldr	r3, [pc, #24]	@ (8005d8c <cleanup_stdio+0x3c>)
 8005d72:	4299      	cmp	r1, r3
 8005d74:	d004      	beq.n	8005d80 <cleanup_stdio+0x30>
 8005d76:	4620      	mov	r0, r4
 8005d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d7c:	f000 befe 	b.w	8006b7c <_fflush_r>
 8005d80:	bd10      	pop	{r4, pc}
 8005d82:	bf00      	nop
 8005d84:	2400022c 	.word	0x2400022c
 8005d88:	24000294 	.word	0x24000294
 8005d8c:	240002fc 	.word	0x240002fc

08005d90 <global_stdio_init.part.0>:
 8005d90:	b510      	push	{r4, lr}
 8005d92:	4b0b      	ldr	r3, [pc, #44]	@ (8005dc0 <global_stdio_init.part.0+0x30>)
 8005d94:	4c0b      	ldr	r4, [pc, #44]	@ (8005dc4 <global_stdio_init.part.0+0x34>)
 8005d96:	4a0c      	ldr	r2, [pc, #48]	@ (8005dc8 <global_stdio_init.part.0+0x38>)
 8005d98:	601a      	str	r2, [r3, #0]
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	2104      	movs	r1, #4
 8005da0:	f7ff ff94 	bl	8005ccc <std>
 8005da4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005da8:	2201      	movs	r2, #1
 8005daa:	2109      	movs	r1, #9
 8005dac:	f7ff ff8e 	bl	8005ccc <std>
 8005db0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005db4:	2202      	movs	r2, #2
 8005db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dba:	2112      	movs	r1, #18
 8005dbc:	f7ff bf86 	b.w	8005ccc <std>
 8005dc0:	24000364 	.word	0x24000364
 8005dc4:	2400022c 	.word	0x2400022c
 8005dc8:	08005d39 	.word	0x08005d39

08005dcc <__sfp_lock_acquire>:
 8005dcc:	4801      	ldr	r0, [pc, #4]	@ (8005dd4 <__sfp_lock_acquire+0x8>)
 8005dce:	f000 b930 	b.w	8006032 <__retarget_lock_acquire_recursive>
 8005dd2:	bf00      	nop
 8005dd4:	2400036d 	.word	0x2400036d

08005dd8 <__sfp_lock_release>:
 8005dd8:	4801      	ldr	r0, [pc, #4]	@ (8005de0 <__sfp_lock_release+0x8>)
 8005dda:	f000 b92b 	b.w	8006034 <__retarget_lock_release_recursive>
 8005dde:	bf00      	nop
 8005de0:	2400036d 	.word	0x2400036d

08005de4 <__sinit>:
 8005de4:	b510      	push	{r4, lr}
 8005de6:	4604      	mov	r4, r0
 8005de8:	f7ff fff0 	bl	8005dcc <__sfp_lock_acquire>
 8005dec:	6a23      	ldr	r3, [r4, #32]
 8005dee:	b11b      	cbz	r3, 8005df8 <__sinit+0x14>
 8005df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005df4:	f7ff bff0 	b.w	8005dd8 <__sfp_lock_release>
 8005df8:	4b04      	ldr	r3, [pc, #16]	@ (8005e0c <__sinit+0x28>)
 8005dfa:	6223      	str	r3, [r4, #32]
 8005dfc:	4b04      	ldr	r3, [pc, #16]	@ (8005e10 <__sinit+0x2c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1f5      	bne.n	8005df0 <__sinit+0xc>
 8005e04:	f7ff ffc4 	bl	8005d90 <global_stdio_init.part.0>
 8005e08:	e7f2      	b.n	8005df0 <__sinit+0xc>
 8005e0a:	bf00      	nop
 8005e0c:	08005d51 	.word	0x08005d51
 8005e10:	24000364 	.word	0x24000364

08005e14 <_fwalk_sglue>:
 8005e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e18:	4607      	mov	r7, r0
 8005e1a:	4688      	mov	r8, r1
 8005e1c:	4614      	mov	r4, r2
 8005e1e:	2600      	movs	r6, #0
 8005e20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e24:	f1b9 0901 	subs.w	r9, r9, #1
 8005e28:	d505      	bpl.n	8005e36 <_fwalk_sglue+0x22>
 8005e2a:	6824      	ldr	r4, [r4, #0]
 8005e2c:	2c00      	cmp	r4, #0
 8005e2e:	d1f7      	bne.n	8005e20 <_fwalk_sglue+0xc>
 8005e30:	4630      	mov	r0, r6
 8005e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e36:	89ab      	ldrh	r3, [r5, #12]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d907      	bls.n	8005e4c <_fwalk_sglue+0x38>
 8005e3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e40:	3301      	adds	r3, #1
 8005e42:	d003      	beq.n	8005e4c <_fwalk_sglue+0x38>
 8005e44:	4629      	mov	r1, r5
 8005e46:	4638      	mov	r0, r7
 8005e48:	47c0      	blx	r8
 8005e4a:	4306      	orrs	r6, r0
 8005e4c:	3568      	adds	r5, #104	@ 0x68
 8005e4e:	e7e9      	b.n	8005e24 <_fwalk_sglue+0x10>

08005e50 <iprintf>:
 8005e50:	b40f      	push	{r0, r1, r2, r3}
 8005e52:	b507      	push	{r0, r1, r2, lr}
 8005e54:	4906      	ldr	r1, [pc, #24]	@ (8005e70 <iprintf+0x20>)
 8005e56:	ab04      	add	r3, sp, #16
 8005e58:	6808      	ldr	r0, [r1, #0]
 8005e5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e5e:	6881      	ldr	r1, [r0, #8]
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	f000 fb63 	bl	800652c <_vfiprintf_r>
 8005e66:	b003      	add	sp, #12
 8005e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e6c:	b004      	add	sp, #16
 8005e6e:	4770      	bx	lr
 8005e70:	24000038 	.word	0x24000038

08005e74 <siprintf>:
 8005e74:	b40e      	push	{r1, r2, r3}
 8005e76:	b510      	push	{r4, lr}
 8005e78:	b09d      	sub	sp, #116	@ 0x74
 8005e7a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005e7c:	9002      	str	r0, [sp, #8]
 8005e7e:	9006      	str	r0, [sp, #24]
 8005e80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005e84:	480a      	ldr	r0, [pc, #40]	@ (8005eb0 <siprintf+0x3c>)
 8005e86:	9107      	str	r1, [sp, #28]
 8005e88:	9104      	str	r1, [sp, #16]
 8005e8a:	490a      	ldr	r1, [pc, #40]	@ (8005eb4 <siprintf+0x40>)
 8005e8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e90:	9105      	str	r1, [sp, #20]
 8005e92:	2400      	movs	r4, #0
 8005e94:	a902      	add	r1, sp, #8
 8005e96:	6800      	ldr	r0, [r0, #0]
 8005e98:	9301      	str	r3, [sp, #4]
 8005e9a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005e9c:	f000 fa20 	bl	80062e0 <_svfiprintf_r>
 8005ea0:	9b02      	ldr	r3, [sp, #8]
 8005ea2:	701c      	strb	r4, [r3, #0]
 8005ea4:	b01d      	add	sp, #116	@ 0x74
 8005ea6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eaa:	b003      	add	sp, #12
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	24000038 	.word	0x24000038
 8005eb4:	ffff0208 	.word	0xffff0208

08005eb8 <__sread>:
 8005eb8:	b510      	push	{r4, lr}
 8005eba:	460c      	mov	r4, r1
 8005ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ec0:	f000 f868 	bl	8005f94 <_read_r>
 8005ec4:	2800      	cmp	r0, #0
 8005ec6:	bfab      	itete	ge
 8005ec8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005eca:	89a3      	ldrhlt	r3, [r4, #12]
 8005ecc:	181b      	addge	r3, r3, r0
 8005ece:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ed2:	bfac      	ite	ge
 8005ed4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005ed6:	81a3      	strhlt	r3, [r4, #12]
 8005ed8:	bd10      	pop	{r4, pc}

08005eda <__swrite>:
 8005eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ede:	461f      	mov	r7, r3
 8005ee0:	898b      	ldrh	r3, [r1, #12]
 8005ee2:	05db      	lsls	r3, r3, #23
 8005ee4:	4605      	mov	r5, r0
 8005ee6:	460c      	mov	r4, r1
 8005ee8:	4616      	mov	r6, r2
 8005eea:	d505      	bpl.n	8005ef8 <__swrite+0x1e>
 8005eec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f000 f83c 	bl	8005f70 <_lseek_r>
 8005ef8:	89a3      	ldrh	r3, [r4, #12]
 8005efa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005efe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f02:	81a3      	strh	r3, [r4, #12]
 8005f04:	4632      	mov	r2, r6
 8005f06:	463b      	mov	r3, r7
 8005f08:	4628      	mov	r0, r5
 8005f0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f0e:	f000 b853 	b.w	8005fb8 <_write_r>

08005f12 <__sseek>:
 8005f12:	b510      	push	{r4, lr}
 8005f14:	460c      	mov	r4, r1
 8005f16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f1a:	f000 f829 	bl	8005f70 <_lseek_r>
 8005f1e:	1c43      	adds	r3, r0, #1
 8005f20:	89a3      	ldrh	r3, [r4, #12]
 8005f22:	bf15      	itete	ne
 8005f24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005f26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005f2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005f2e:	81a3      	strheq	r3, [r4, #12]
 8005f30:	bf18      	it	ne
 8005f32:	81a3      	strhne	r3, [r4, #12]
 8005f34:	bd10      	pop	{r4, pc}

08005f36 <__sclose>:
 8005f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f3a:	f000 b809 	b.w	8005f50 <_close_r>

08005f3e <memset>:
 8005f3e:	4402      	add	r2, r0
 8005f40:	4603      	mov	r3, r0
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d100      	bne.n	8005f48 <memset+0xa>
 8005f46:	4770      	bx	lr
 8005f48:	f803 1b01 	strb.w	r1, [r3], #1
 8005f4c:	e7f9      	b.n	8005f42 <memset+0x4>
	...

08005f50 <_close_r>:
 8005f50:	b538      	push	{r3, r4, r5, lr}
 8005f52:	4d06      	ldr	r5, [pc, #24]	@ (8005f6c <_close_r+0x1c>)
 8005f54:	2300      	movs	r3, #0
 8005f56:	4604      	mov	r4, r0
 8005f58:	4608      	mov	r0, r1
 8005f5a:	602b      	str	r3, [r5, #0]
 8005f5c:	f7fa fe5f 	bl	8000c1e <_close>
 8005f60:	1c43      	adds	r3, r0, #1
 8005f62:	d102      	bne.n	8005f6a <_close_r+0x1a>
 8005f64:	682b      	ldr	r3, [r5, #0]
 8005f66:	b103      	cbz	r3, 8005f6a <_close_r+0x1a>
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	bd38      	pop	{r3, r4, r5, pc}
 8005f6c:	24000368 	.word	0x24000368

08005f70 <_lseek_r>:
 8005f70:	b538      	push	{r3, r4, r5, lr}
 8005f72:	4d07      	ldr	r5, [pc, #28]	@ (8005f90 <_lseek_r+0x20>)
 8005f74:	4604      	mov	r4, r0
 8005f76:	4608      	mov	r0, r1
 8005f78:	4611      	mov	r1, r2
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	602a      	str	r2, [r5, #0]
 8005f7e:	461a      	mov	r2, r3
 8005f80:	f7fa fe74 	bl	8000c6c <_lseek>
 8005f84:	1c43      	adds	r3, r0, #1
 8005f86:	d102      	bne.n	8005f8e <_lseek_r+0x1e>
 8005f88:	682b      	ldr	r3, [r5, #0]
 8005f8a:	b103      	cbz	r3, 8005f8e <_lseek_r+0x1e>
 8005f8c:	6023      	str	r3, [r4, #0]
 8005f8e:	bd38      	pop	{r3, r4, r5, pc}
 8005f90:	24000368 	.word	0x24000368

08005f94 <_read_r>:
 8005f94:	b538      	push	{r3, r4, r5, lr}
 8005f96:	4d07      	ldr	r5, [pc, #28]	@ (8005fb4 <_read_r+0x20>)
 8005f98:	4604      	mov	r4, r0
 8005f9a:	4608      	mov	r0, r1
 8005f9c:	4611      	mov	r1, r2
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	602a      	str	r2, [r5, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	f7fa fe02 	bl	8000bac <_read>
 8005fa8:	1c43      	adds	r3, r0, #1
 8005faa:	d102      	bne.n	8005fb2 <_read_r+0x1e>
 8005fac:	682b      	ldr	r3, [r5, #0]
 8005fae:	b103      	cbz	r3, 8005fb2 <_read_r+0x1e>
 8005fb0:	6023      	str	r3, [r4, #0]
 8005fb2:	bd38      	pop	{r3, r4, r5, pc}
 8005fb4:	24000368 	.word	0x24000368

08005fb8 <_write_r>:
 8005fb8:	b538      	push	{r3, r4, r5, lr}
 8005fba:	4d07      	ldr	r5, [pc, #28]	@ (8005fd8 <_write_r+0x20>)
 8005fbc:	4604      	mov	r4, r0
 8005fbe:	4608      	mov	r0, r1
 8005fc0:	4611      	mov	r1, r2
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	602a      	str	r2, [r5, #0]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f7fa fe0d 	bl	8000be6 <_write>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d102      	bne.n	8005fd6 <_write_r+0x1e>
 8005fd0:	682b      	ldr	r3, [r5, #0]
 8005fd2:	b103      	cbz	r3, 8005fd6 <_write_r+0x1e>
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	24000368 	.word	0x24000368

08005fdc <__errno>:
 8005fdc:	4b01      	ldr	r3, [pc, #4]	@ (8005fe4 <__errno+0x8>)
 8005fde:	6818      	ldr	r0, [r3, #0]
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	24000038 	.word	0x24000038

08005fe8 <__libc_init_array>:
 8005fe8:	b570      	push	{r4, r5, r6, lr}
 8005fea:	4d0d      	ldr	r5, [pc, #52]	@ (8006020 <__libc_init_array+0x38>)
 8005fec:	4c0d      	ldr	r4, [pc, #52]	@ (8006024 <__libc_init_array+0x3c>)
 8005fee:	1b64      	subs	r4, r4, r5
 8005ff0:	10a4      	asrs	r4, r4, #2
 8005ff2:	2600      	movs	r6, #0
 8005ff4:	42a6      	cmp	r6, r4
 8005ff6:	d109      	bne.n	800600c <__libc_init_array+0x24>
 8005ff8:	4d0b      	ldr	r5, [pc, #44]	@ (8006028 <__libc_init_array+0x40>)
 8005ffa:	4c0c      	ldr	r4, [pc, #48]	@ (800602c <__libc_init_array+0x44>)
 8005ffc:	f000 ff6c 	bl	8006ed8 <_init>
 8006000:	1b64      	subs	r4, r4, r5
 8006002:	10a4      	asrs	r4, r4, #2
 8006004:	2600      	movs	r6, #0
 8006006:	42a6      	cmp	r6, r4
 8006008:	d105      	bne.n	8006016 <__libc_init_array+0x2e>
 800600a:	bd70      	pop	{r4, r5, r6, pc}
 800600c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006010:	4798      	blx	r3
 8006012:	3601      	adds	r6, #1
 8006014:	e7ee      	b.n	8005ff4 <__libc_init_array+0xc>
 8006016:	f855 3b04 	ldr.w	r3, [r5], #4
 800601a:	4798      	blx	r3
 800601c:	3601      	adds	r6, #1
 800601e:	e7f2      	b.n	8006006 <__libc_init_array+0x1e>
 8006020:	08006f9c 	.word	0x08006f9c
 8006024:	08006f9c 	.word	0x08006f9c
 8006028:	08006f9c 	.word	0x08006f9c
 800602c:	08006fa0 	.word	0x08006fa0

08006030 <__retarget_lock_init_recursive>:
 8006030:	4770      	bx	lr

08006032 <__retarget_lock_acquire_recursive>:
 8006032:	4770      	bx	lr

08006034 <__retarget_lock_release_recursive>:
 8006034:	4770      	bx	lr
	...

08006038 <_free_r>:
 8006038:	b538      	push	{r3, r4, r5, lr}
 800603a:	4605      	mov	r5, r0
 800603c:	2900      	cmp	r1, #0
 800603e:	d041      	beq.n	80060c4 <_free_r+0x8c>
 8006040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006044:	1f0c      	subs	r4, r1, #4
 8006046:	2b00      	cmp	r3, #0
 8006048:	bfb8      	it	lt
 800604a:	18e4      	addlt	r4, r4, r3
 800604c:	f000 f8e0 	bl	8006210 <__malloc_lock>
 8006050:	4a1d      	ldr	r2, [pc, #116]	@ (80060c8 <_free_r+0x90>)
 8006052:	6813      	ldr	r3, [r2, #0]
 8006054:	b933      	cbnz	r3, 8006064 <_free_r+0x2c>
 8006056:	6063      	str	r3, [r4, #4]
 8006058:	6014      	str	r4, [r2, #0]
 800605a:	4628      	mov	r0, r5
 800605c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006060:	f000 b8dc 	b.w	800621c <__malloc_unlock>
 8006064:	42a3      	cmp	r3, r4
 8006066:	d908      	bls.n	800607a <_free_r+0x42>
 8006068:	6820      	ldr	r0, [r4, #0]
 800606a:	1821      	adds	r1, r4, r0
 800606c:	428b      	cmp	r3, r1
 800606e:	bf01      	itttt	eq
 8006070:	6819      	ldreq	r1, [r3, #0]
 8006072:	685b      	ldreq	r3, [r3, #4]
 8006074:	1809      	addeq	r1, r1, r0
 8006076:	6021      	streq	r1, [r4, #0]
 8006078:	e7ed      	b.n	8006056 <_free_r+0x1e>
 800607a:	461a      	mov	r2, r3
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	b10b      	cbz	r3, 8006084 <_free_r+0x4c>
 8006080:	42a3      	cmp	r3, r4
 8006082:	d9fa      	bls.n	800607a <_free_r+0x42>
 8006084:	6811      	ldr	r1, [r2, #0]
 8006086:	1850      	adds	r0, r2, r1
 8006088:	42a0      	cmp	r0, r4
 800608a:	d10b      	bne.n	80060a4 <_free_r+0x6c>
 800608c:	6820      	ldr	r0, [r4, #0]
 800608e:	4401      	add	r1, r0
 8006090:	1850      	adds	r0, r2, r1
 8006092:	4283      	cmp	r3, r0
 8006094:	6011      	str	r1, [r2, #0]
 8006096:	d1e0      	bne.n	800605a <_free_r+0x22>
 8006098:	6818      	ldr	r0, [r3, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	6053      	str	r3, [r2, #4]
 800609e:	4408      	add	r0, r1
 80060a0:	6010      	str	r0, [r2, #0]
 80060a2:	e7da      	b.n	800605a <_free_r+0x22>
 80060a4:	d902      	bls.n	80060ac <_free_r+0x74>
 80060a6:	230c      	movs	r3, #12
 80060a8:	602b      	str	r3, [r5, #0]
 80060aa:	e7d6      	b.n	800605a <_free_r+0x22>
 80060ac:	6820      	ldr	r0, [r4, #0]
 80060ae:	1821      	adds	r1, r4, r0
 80060b0:	428b      	cmp	r3, r1
 80060b2:	bf04      	itt	eq
 80060b4:	6819      	ldreq	r1, [r3, #0]
 80060b6:	685b      	ldreq	r3, [r3, #4]
 80060b8:	6063      	str	r3, [r4, #4]
 80060ba:	bf04      	itt	eq
 80060bc:	1809      	addeq	r1, r1, r0
 80060be:	6021      	streq	r1, [r4, #0]
 80060c0:	6054      	str	r4, [r2, #4]
 80060c2:	e7ca      	b.n	800605a <_free_r+0x22>
 80060c4:	bd38      	pop	{r3, r4, r5, pc}
 80060c6:	bf00      	nop
 80060c8:	24000374 	.word	0x24000374

080060cc <sbrk_aligned>:
 80060cc:	b570      	push	{r4, r5, r6, lr}
 80060ce:	4e0f      	ldr	r6, [pc, #60]	@ (800610c <sbrk_aligned+0x40>)
 80060d0:	460c      	mov	r4, r1
 80060d2:	6831      	ldr	r1, [r6, #0]
 80060d4:	4605      	mov	r5, r0
 80060d6:	b911      	cbnz	r1, 80060de <sbrk_aligned+0x12>
 80060d8:	f000 fe26 	bl	8006d28 <_sbrk_r>
 80060dc:	6030      	str	r0, [r6, #0]
 80060de:	4621      	mov	r1, r4
 80060e0:	4628      	mov	r0, r5
 80060e2:	f000 fe21 	bl	8006d28 <_sbrk_r>
 80060e6:	1c43      	adds	r3, r0, #1
 80060e8:	d103      	bne.n	80060f2 <sbrk_aligned+0x26>
 80060ea:	f04f 34ff 	mov.w	r4, #4294967295
 80060ee:	4620      	mov	r0, r4
 80060f0:	bd70      	pop	{r4, r5, r6, pc}
 80060f2:	1cc4      	adds	r4, r0, #3
 80060f4:	f024 0403 	bic.w	r4, r4, #3
 80060f8:	42a0      	cmp	r0, r4
 80060fa:	d0f8      	beq.n	80060ee <sbrk_aligned+0x22>
 80060fc:	1a21      	subs	r1, r4, r0
 80060fe:	4628      	mov	r0, r5
 8006100:	f000 fe12 	bl	8006d28 <_sbrk_r>
 8006104:	3001      	adds	r0, #1
 8006106:	d1f2      	bne.n	80060ee <sbrk_aligned+0x22>
 8006108:	e7ef      	b.n	80060ea <sbrk_aligned+0x1e>
 800610a:	bf00      	nop
 800610c:	24000370 	.word	0x24000370

08006110 <_malloc_r>:
 8006110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006114:	1ccd      	adds	r5, r1, #3
 8006116:	f025 0503 	bic.w	r5, r5, #3
 800611a:	3508      	adds	r5, #8
 800611c:	2d0c      	cmp	r5, #12
 800611e:	bf38      	it	cc
 8006120:	250c      	movcc	r5, #12
 8006122:	2d00      	cmp	r5, #0
 8006124:	4606      	mov	r6, r0
 8006126:	db01      	blt.n	800612c <_malloc_r+0x1c>
 8006128:	42a9      	cmp	r1, r5
 800612a:	d904      	bls.n	8006136 <_malloc_r+0x26>
 800612c:	230c      	movs	r3, #12
 800612e:	6033      	str	r3, [r6, #0]
 8006130:	2000      	movs	r0, #0
 8006132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006136:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800620c <_malloc_r+0xfc>
 800613a:	f000 f869 	bl	8006210 <__malloc_lock>
 800613e:	f8d8 3000 	ldr.w	r3, [r8]
 8006142:	461c      	mov	r4, r3
 8006144:	bb44      	cbnz	r4, 8006198 <_malloc_r+0x88>
 8006146:	4629      	mov	r1, r5
 8006148:	4630      	mov	r0, r6
 800614a:	f7ff ffbf 	bl	80060cc <sbrk_aligned>
 800614e:	1c43      	adds	r3, r0, #1
 8006150:	4604      	mov	r4, r0
 8006152:	d158      	bne.n	8006206 <_malloc_r+0xf6>
 8006154:	f8d8 4000 	ldr.w	r4, [r8]
 8006158:	4627      	mov	r7, r4
 800615a:	2f00      	cmp	r7, #0
 800615c:	d143      	bne.n	80061e6 <_malloc_r+0xd6>
 800615e:	2c00      	cmp	r4, #0
 8006160:	d04b      	beq.n	80061fa <_malloc_r+0xea>
 8006162:	6823      	ldr	r3, [r4, #0]
 8006164:	4639      	mov	r1, r7
 8006166:	4630      	mov	r0, r6
 8006168:	eb04 0903 	add.w	r9, r4, r3
 800616c:	f000 fddc 	bl	8006d28 <_sbrk_r>
 8006170:	4581      	cmp	r9, r0
 8006172:	d142      	bne.n	80061fa <_malloc_r+0xea>
 8006174:	6821      	ldr	r1, [r4, #0]
 8006176:	1a6d      	subs	r5, r5, r1
 8006178:	4629      	mov	r1, r5
 800617a:	4630      	mov	r0, r6
 800617c:	f7ff ffa6 	bl	80060cc <sbrk_aligned>
 8006180:	3001      	adds	r0, #1
 8006182:	d03a      	beq.n	80061fa <_malloc_r+0xea>
 8006184:	6823      	ldr	r3, [r4, #0]
 8006186:	442b      	add	r3, r5
 8006188:	6023      	str	r3, [r4, #0]
 800618a:	f8d8 3000 	ldr.w	r3, [r8]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	bb62      	cbnz	r2, 80061ec <_malloc_r+0xdc>
 8006192:	f8c8 7000 	str.w	r7, [r8]
 8006196:	e00f      	b.n	80061b8 <_malloc_r+0xa8>
 8006198:	6822      	ldr	r2, [r4, #0]
 800619a:	1b52      	subs	r2, r2, r5
 800619c:	d420      	bmi.n	80061e0 <_malloc_r+0xd0>
 800619e:	2a0b      	cmp	r2, #11
 80061a0:	d917      	bls.n	80061d2 <_malloc_r+0xc2>
 80061a2:	1961      	adds	r1, r4, r5
 80061a4:	42a3      	cmp	r3, r4
 80061a6:	6025      	str	r5, [r4, #0]
 80061a8:	bf18      	it	ne
 80061aa:	6059      	strne	r1, [r3, #4]
 80061ac:	6863      	ldr	r3, [r4, #4]
 80061ae:	bf08      	it	eq
 80061b0:	f8c8 1000 	streq.w	r1, [r8]
 80061b4:	5162      	str	r2, [r4, r5]
 80061b6:	604b      	str	r3, [r1, #4]
 80061b8:	4630      	mov	r0, r6
 80061ba:	f000 f82f 	bl	800621c <__malloc_unlock>
 80061be:	f104 000b 	add.w	r0, r4, #11
 80061c2:	1d23      	adds	r3, r4, #4
 80061c4:	f020 0007 	bic.w	r0, r0, #7
 80061c8:	1ac2      	subs	r2, r0, r3
 80061ca:	bf1c      	itt	ne
 80061cc:	1a1b      	subne	r3, r3, r0
 80061ce:	50a3      	strne	r3, [r4, r2]
 80061d0:	e7af      	b.n	8006132 <_malloc_r+0x22>
 80061d2:	6862      	ldr	r2, [r4, #4]
 80061d4:	42a3      	cmp	r3, r4
 80061d6:	bf0c      	ite	eq
 80061d8:	f8c8 2000 	streq.w	r2, [r8]
 80061dc:	605a      	strne	r2, [r3, #4]
 80061de:	e7eb      	b.n	80061b8 <_malloc_r+0xa8>
 80061e0:	4623      	mov	r3, r4
 80061e2:	6864      	ldr	r4, [r4, #4]
 80061e4:	e7ae      	b.n	8006144 <_malloc_r+0x34>
 80061e6:	463c      	mov	r4, r7
 80061e8:	687f      	ldr	r7, [r7, #4]
 80061ea:	e7b6      	b.n	800615a <_malloc_r+0x4a>
 80061ec:	461a      	mov	r2, r3
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	42a3      	cmp	r3, r4
 80061f2:	d1fb      	bne.n	80061ec <_malloc_r+0xdc>
 80061f4:	2300      	movs	r3, #0
 80061f6:	6053      	str	r3, [r2, #4]
 80061f8:	e7de      	b.n	80061b8 <_malloc_r+0xa8>
 80061fa:	230c      	movs	r3, #12
 80061fc:	6033      	str	r3, [r6, #0]
 80061fe:	4630      	mov	r0, r6
 8006200:	f000 f80c 	bl	800621c <__malloc_unlock>
 8006204:	e794      	b.n	8006130 <_malloc_r+0x20>
 8006206:	6005      	str	r5, [r0, #0]
 8006208:	e7d6      	b.n	80061b8 <_malloc_r+0xa8>
 800620a:	bf00      	nop
 800620c:	24000374 	.word	0x24000374

08006210 <__malloc_lock>:
 8006210:	4801      	ldr	r0, [pc, #4]	@ (8006218 <__malloc_lock+0x8>)
 8006212:	f7ff bf0e 	b.w	8006032 <__retarget_lock_acquire_recursive>
 8006216:	bf00      	nop
 8006218:	2400036c 	.word	0x2400036c

0800621c <__malloc_unlock>:
 800621c:	4801      	ldr	r0, [pc, #4]	@ (8006224 <__malloc_unlock+0x8>)
 800621e:	f7ff bf09 	b.w	8006034 <__retarget_lock_release_recursive>
 8006222:	bf00      	nop
 8006224:	2400036c 	.word	0x2400036c

08006228 <__ssputs_r>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	688e      	ldr	r6, [r1, #8]
 800622e:	461f      	mov	r7, r3
 8006230:	42be      	cmp	r6, r7
 8006232:	680b      	ldr	r3, [r1, #0]
 8006234:	4682      	mov	sl, r0
 8006236:	460c      	mov	r4, r1
 8006238:	4690      	mov	r8, r2
 800623a:	d82d      	bhi.n	8006298 <__ssputs_r+0x70>
 800623c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006240:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006244:	d026      	beq.n	8006294 <__ssputs_r+0x6c>
 8006246:	6965      	ldr	r5, [r4, #20]
 8006248:	6909      	ldr	r1, [r1, #16]
 800624a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800624e:	eba3 0901 	sub.w	r9, r3, r1
 8006252:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006256:	1c7b      	adds	r3, r7, #1
 8006258:	444b      	add	r3, r9
 800625a:	106d      	asrs	r5, r5, #1
 800625c:	429d      	cmp	r5, r3
 800625e:	bf38      	it	cc
 8006260:	461d      	movcc	r5, r3
 8006262:	0553      	lsls	r3, r2, #21
 8006264:	d527      	bpl.n	80062b6 <__ssputs_r+0x8e>
 8006266:	4629      	mov	r1, r5
 8006268:	f7ff ff52 	bl	8006110 <_malloc_r>
 800626c:	4606      	mov	r6, r0
 800626e:	b360      	cbz	r0, 80062ca <__ssputs_r+0xa2>
 8006270:	6921      	ldr	r1, [r4, #16]
 8006272:	464a      	mov	r2, r9
 8006274:	f000 fd68 	bl	8006d48 <memcpy>
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800627e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006282:	81a3      	strh	r3, [r4, #12]
 8006284:	6126      	str	r6, [r4, #16]
 8006286:	6165      	str	r5, [r4, #20]
 8006288:	444e      	add	r6, r9
 800628a:	eba5 0509 	sub.w	r5, r5, r9
 800628e:	6026      	str	r6, [r4, #0]
 8006290:	60a5      	str	r5, [r4, #8]
 8006292:	463e      	mov	r6, r7
 8006294:	42be      	cmp	r6, r7
 8006296:	d900      	bls.n	800629a <__ssputs_r+0x72>
 8006298:	463e      	mov	r6, r7
 800629a:	6820      	ldr	r0, [r4, #0]
 800629c:	4632      	mov	r2, r6
 800629e:	4641      	mov	r1, r8
 80062a0:	f000 fd28 	bl	8006cf4 <memmove>
 80062a4:	68a3      	ldr	r3, [r4, #8]
 80062a6:	1b9b      	subs	r3, r3, r6
 80062a8:	60a3      	str	r3, [r4, #8]
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	4433      	add	r3, r6
 80062ae:	6023      	str	r3, [r4, #0]
 80062b0:	2000      	movs	r0, #0
 80062b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b6:	462a      	mov	r2, r5
 80062b8:	f000 fd54 	bl	8006d64 <_realloc_r>
 80062bc:	4606      	mov	r6, r0
 80062be:	2800      	cmp	r0, #0
 80062c0:	d1e0      	bne.n	8006284 <__ssputs_r+0x5c>
 80062c2:	6921      	ldr	r1, [r4, #16]
 80062c4:	4650      	mov	r0, sl
 80062c6:	f7ff feb7 	bl	8006038 <_free_r>
 80062ca:	230c      	movs	r3, #12
 80062cc:	f8ca 3000 	str.w	r3, [sl]
 80062d0:	89a3      	ldrh	r3, [r4, #12]
 80062d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062d6:	81a3      	strh	r3, [r4, #12]
 80062d8:	f04f 30ff 	mov.w	r0, #4294967295
 80062dc:	e7e9      	b.n	80062b2 <__ssputs_r+0x8a>
	...

080062e0 <_svfiprintf_r>:
 80062e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e4:	4698      	mov	r8, r3
 80062e6:	898b      	ldrh	r3, [r1, #12]
 80062e8:	061b      	lsls	r3, r3, #24
 80062ea:	b09d      	sub	sp, #116	@ 0x74
 80062ec:	4607      	mov	r7, r0
 80062ee:	460d      	mov	r5, r1
 80062f0:	4614      	mov	r4, r2
 80062f2:	d510      	bpl.n	8006316 <_svfiprintf_r+0x36>
 80062f4:	690b      	ldr	r3, [r1, #16]
 80062f6:	b973      	cbnz	r3, 8006316 <_svfiprintf_r+0x36>
 80062f8:	2140      	movs	r1, #64	@ 0x40
 80062fa:	f7ff ff09 	bl	8006110 <_malloc_r>
 80062fe:	6028      	str	r0, [r5, #0]
 8006300:	6128      	str	r0, [r5, #16]
 8006302:	b930      	cbnz	r0, 8006312 <_svfiprintf_r+0x32>
 8006304:	230c      	movs	r3, #12
 8006306:	603b      	str	r3, [r7, #0]
 8006308:	f04f 30ff 	mov.w	r0, #4294967295
 800630c:	b01d      	add	sp, #116	@ 0x74
 800630e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006312:	2340      	movs	r3, #64	@ 0x40
 8006314:	616b      	str	r3, [r5, #20]
 8006316:	2300      	movs	r3, #0
 8006318:	9309      	str	r3, [sp, #36]	@ 0x24
 800631a:	2320      	movs	r3, #32
 800631c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006320:	f8cd 800c 	str.w	r8, [sp, #12]
 8006324:	2330      	movs	r3, #48	@ 0x30
 8006326:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80064c4 <_svfiprintf_r+0x1e4>
 800632a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800632e:	f04f 0901 	mov.w	r9, #1
 8006332:	4623      	mov	r3, r4
 8006334:	469a      	mov	sl, r3
 8006336:	f813 2b01 	ldrb.w	r2, [r3], #1
 800633a:	b10a      	cbz	r2, 8006340 <_svfiprintf_r+0x60>
 800633c:	2a25      	cmp	r2, #37	@ 0x25
 800633e:	d1f9      	bne.n	8006334 <_svfiprintf_r+0x54>
 8006340:	ebba 0b04 	subs.w	fp, sl, r4
 8006344:	d00b      	beq.n	800635e <_svfiprintf_r+0x7e>
 8006346:	465b      	mov	r3, fp
 8006348:	4622      	mov	r2, r4
 800634a:	4629      	mov	r1, r5
 800634c:	4638      	mov	r0, r7
 800634e:	f7ff ff6b 	bl	8006228 <__ssputs_r>
 8006352:	3001      	adds	r0, #1
 8006354:	f000 80a7 	beq.w	80064a6 <_svfiprintf_r+0x1c6>
 8006358:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800635a:	445a      	add	r2, fp
 800635c:	9209      	str	r2, [sp, #36]	@ 0x24
 800635e:	f89a 3000 	ldrb.w	r3, [sl]
 8006362:	2b00      	cmp	r3, #0
 8006364:	f000 809f 	beq.w	80064a6 <_svfiprintf_r+0x1c6>
 8006368:	2300      	movs	r3, #0
 800636a:	f04f 32ff 	mov.w	r2, #4294967295
 800636e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006372:	f10a 0a01 	add.w	sl, sl, #1
 8006376:	9304      	str	r3, [sp, #16]
 8006378:	9307      	str	r3, [sp, #28]
 800637a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800637e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006380:	4654      	mov	r4, sl
 8006382:	2205      	movs	r2, #5
 8006384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006388:	484e      	ldr	r0, [pc, #312]	@ (80064c4 <_svfiprintf_r+0x1e4>)
 800638a:	f7f9 ffb9 	bl	8000300 <memchr>
 800638e:	9a04      	ldr	r2, [sp, #16]
 8006390:	b9d8      	cbnz	r0, 80063ca <_svfiprintf_r+0xea>
 8006392:	06d0      	lsls	r0, r2, #27
 8006394:	bf44      	itt	mi
 8006396:	2320      	movmi	r3, #32
 8006398:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800639c:	0711      	lsls	r1, r2, #28
 800639e:	bf44      	itt	mi
 80063a0:	232b      	movmi	r3, #43	@ 0x2b
 80063a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063a6:	f89a 3000 	ldrb.w	r3, [sl]
 80063aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80063ac:	d015      	beq.n	80063da <_svfiprintf_r+0xfa>
 80063ae:	9a07      	ldr	r2, [sp, #28]
 80063b0:	4654      	mov	r4, sl
 80063b2:	2000      	movs	r0, #0
 80063b4:	f04f 0c0a 	mov.w	ip, #10
 80063b8:	4621      	mov	r1, r4
 80063ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063be:	3b30      	subs	r3, #48	@ 0x30
 80063c0:	2b09      	cmp	r3, #9
 80063c2:	d94b      	bls.n	800645c <_svfiprintf_r+0x17c>
 80063c4:	b1b0      	cbz	r0, 80063f4 <_svfiprintf_r+0x114>
 80063c6:	9207      	str	r2, [sp, #28]
 80063c8:	e014      	b.n	80063f4 <_svfiprintf_r+0x114>
 80063ca:	eba0 0308 	sub.w	r3, r0, r8
 80063ce:	fa09 f303 	lsl.w	r3, r9, r3
 80063d2:	4313      	orrs	r3, r2
 80063d4:	9304      	str	r3, [sp, #16]
 80063d6:	46a2      	mov	sl, r4
 80063d8:	e7d2      	b.n	8006380 <_svfiprintf_r+0xa0>
 80063da:	9b03      	ldr	r3, [sp, #12]
 80063dc:	1d19      	adds	r1, r3, #4
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	9103      	str	r1, [sp, #12]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	bfbb      	ittet	lt
 80063e6:	425b      	neglt	r3, r3
 80063e8:	f042 0202 	orrlt.w	r2, r2, #2
 80063ec:	9307      	strge	r3, [sp, #28]
 80063ee:	9307      	strlt	r3, [sp, #28]
 80063f0:	bfb8      	it	lt
 80063f2:	9204      	strlt	r2, [sp, #16]
 80063f4:	7823      	ldrb	r3, [r4, #0]
 80063f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80063f8:	d10a      	bne.n	8006410 <_svfiprintf_r+0x130>
 80063fa:	7863      	ldrb	r3, [r4, #1]
 80063fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80063fe:	d132      	bne.n	8006466 <_svfiprintf_r+0x186>
 8006400:	9b03      	ldr	r3, [sp, #12]
 8006402:	1d1a      	adds	r2, r3, #4
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	9203      	str	r2, [sp, #12]
 8006408:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800640c:	3402      	adds	r4, #2
 800640e:	9305      	str	r3, [sp, #20]
 8006410:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80064d4 <_svfiprintf_r+0x1f4>
 8006414:	7821      	ldrb	r1, [r4, #0]
 8006416:	2203      	movs	r2, #3
 8006418:	4650      	mov	r0, sl
 800641a:	f7f9 ff71 	bl	8000300 <memchr>
 800641e:	b138      	cbz	r0, 8006430 <_svfiprintf_r+0x150>
 8006420:	9b04      	ldr	r3, [sp, #16]
 8006422:	eba0 000a 	sub.w	r0, r0, sl
 8006426:	2240      	movs	r2, #64	@ 0x40
 8006428:	4082      	lsls	r2, r0
 800642a:	4313      	orrs	r3, r2
 800642c:	3401      	adds	r4, #1
 800642e:	9304      	str	r3, [sp, #16]
 8006430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006434:	4824      	ldr	r0, [pc, #144]	@ (80064c8 <_svfiprintf_r+0x1e8>)
 8006436:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800643a:	2206      	movs	r2, #6
 800643c:	f7f9 ff60 	bl	8000300 <memchr>
 8006440:	2800      	cmp	r0, #0
 8006442:	d036      	beq.n	80064b2 <_svfiprintf_r+0x1d2>
 8006444:	4b21      	ldr	r3, [pc, #132]	@ (80064cc <_svfiprintf_r+0x1ec>)
 8006446:	bb1b      	cbnz	r3, 8006490 <_svfiprintf_r+0x1b0>
 8006448:	9b03      	ldr	r3, [sp, #12]
 800644a:	3307      	adds	r3, #7
 800644c:	f023 0307 	bic.w	r3, r3, #7
 8006450:	3308      	adds	r3, #8
 8006452:	9303      	str	r3, [sp, #12]
 8006454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006456:	4433      	add	r3, r6
 8006458:	9309      	str	r3, [sp, #36]	@ 0x24
 800645a:	e76a      	b.n	8006332 <_svfiprintf_r+0x52>
 800645c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006460:	460c      	mov	r4, r1
 8006462:	2001      	movs	r0, #1
 8006464:	e7a8      	b.n	80063b8 <_svfiprintf_r+0xd8>
 8006466:	2300      	movs	r3, #0
 8006468:	3401      	adds	r4, #1
 800646a:	9305      	str	r3, [sp, #20]
 800646c:	4619      	mov	r1, r3
 800646e:	f04f 0c0a 	mov.w	ip, #10
 8006472:	4620      	mov	r0, r4
 8006474:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006478:	3a30      	subs	r2, #48	@ 0x30
 800647a:	2a09      	cmp	r2, #9
 800647c:	d903      	bls.n	8006486 <_svfiprintf_r+0x1a6>
 800647e:	2b00      	cmp	r3, #0
 8006480:	d0c6      	beq.n	8006410 <_svfiprintf_r+0x130>
 8006482:	9105      	str	r1, [sp, #20]
 8006484:	e7c4      	b.n	8006410 <_svfiprintf_r+0x130>
 8006486:	fb0c 2101 	mla	r1, ip, r1, r2
 800648a:	4604      	mov	r4, r0
 800648c:	2301      	movs	r3, #1
 800648e:	e7f0      	b.n	8006472 <_svfiprintf_r+0x192>
 8006490:	ab03      	add	r3, sp, #12
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	462a      	mov	r2, r5
 8006496:	4b0e      	ldr	r3, [pc, #56]	@ (80064d0 <_svfiprintf_r+0x1f0>)
 8006498:	a904      	add	r1, sp, #16
 800649a:	4638      	mov	r0, r7
 800649c:	f3af 8000 	nop.w
 80064a0:	1c42      	adds	r2, r0, #1
 80064a2:	4606      	mov	r6, r0
 80064a4:	d1d6      	bne.n	8006454 <_svfiprintf_r+0x174>
 80064a6:	89ab      	ldrh	r3, [r5, #12]
 80064a8:	065b      	lsls	r3, r3, #25
 80064aa:	f53f af2d 	bmi.w	8006308 <_svfiprintf_r+0x28>
 80064ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064b0:	e72c      	b.n	800630c <_svfiprintf_r+0x2c>
 80064b2:	ab03      	add	r3, sp, #12
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	462a      	mov	r2, r5
 80064b8:	4b05      	ldr	r3, [pc, #20]	@ (80064d0 <_svfiprintf_r+0x1f0>)
 80064ba:	a904      	add	r1, sp, #16
 80064bc:	4638      	mov	r0, r7
 80064be:	f000 f9bb 	bl	8006838 <_printf_i>
 80064c2:	e7ed      	b.n	80064a0 <_svfiprintf_r+0x1c0>
 80064c4:	08006f60 	.word	0x08006f60
 80064c8:	08006f6a 	.word	0x08006f6a
 80064cc:	00000000 	.word	0x00000000
 80064d0:	08006229 	.word	0x08006229
 80064d4:	08006f66 	.word	0x08006f66

080064d8 <__sfputc_r>:
 80064d8:	6893      	ldr	r3, [r2, #8]
 80064da:	3b01      	subs	r3, #1
 80064dc:	2b00      	cmp	r3, #0
 80064de:	b410      	push	{r4}
 80064e0:	6093      	str	r3, [r2, #8]
 80064e2:	da08      	bge.n	80064f6 <__sfputc_r+0x1e>
 80064e4:	6994      	ldr	r4, [r2, #24]
 80064e6:	42a3      	cmp	r3, r4
 80064e8:	db01      	blt.n	80064ee <__sfputc_r+0x16>
 80064ea:	290a      	cmp	r1, #10
 80064ec:	d103      	bne.n	80064f6 <__sfputc_r+0x1e>
 80064ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064f2:	f000 bb6b 	b.w	8006bcc <__swbuf_r>
 80064f6:	6813      	ldr	r3, [r2, #0]
 80064f8:	1c58      	adds	r0, r3, #1
 80064fa:	6010      	str	r0, [r2, #0]
 80064fc:	7019      	strb	r1, [r3, #0]
 80064fe:	4608      	mov	r0, r1
 8006500:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006504:	4770      	bx	lr

08006506 <__sfputs_r>:
 8006506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006508:	4606      	mov	r6, r0
 800650a:	460f      	mov	r7, r1
 800650c:	4614      	mov	r4, r2
 800650e:	18d5      	adds	r5, r2, r3
 8006510:	42ac      	cmp	r4, r5
 8006512:	d101      	bne.n	8006518 <__sfputs_r+0x12>
 8006514:	2000      	movs	r0, #0
 8006516:	e007      	b.n	8006528 <__sfputs_r+0x22>
 8006518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800651c:	463a      	mov	r2, r7
 800651e:	4630      	mov	r0, r6
 8006520:	f7ff ffda 	bl	80064d8 <__sfputc_r>
 8006524:	1c43      	adds	r3, r0, #1
 8006526:	d1f3      	bne.n	8006510 <__sfputs_r+0xa>
 8006528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800652c <_vfiprintf_r>:
 800652c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006530:	460d      	mov	r5, r1
 8006532:	b09d      	sub	sp, #116	@ 0x74
 8006534:	4614      	mov	r4, r2
 8006536:	4698      	mov	r8, r3
 8006538:	4606      	mov	r6, r0
 800653a:	b118      	cbz	r0, 8006544 <_vfiprintf_r+0x18>
 800653c:	6a03      	ldr	r3, [r0, #32]
 800653e:	b90b      	cbnz	r3, 8006544 <_vfiprintf_r+0x18>
 8006540:	f7ff fc50 	bl	8005de4 <__sinit>
 8006544:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006546:	07d9      	lsls	r1, r3, #31
 8006548:	d405      	bmi.n	8006556 <_vfiprintf_r+0x2a>
 800654a:	89ab      	ldrh	r3, [r5, #12]
 800654c:	059a      	lsls	r2, r3, #22
 800654e:	d402      	bmi.n	8006556 <_vfiprintf_r+0x2a>
 8006550:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006552:	f7ff fd6e 	bl	8006032 <__retarget_lock_acquire_recursive>
 8006556:	89ab      	ldrh	r3, [r5, #12]
 8006558:	071b      	lsls	r3, r3, #28
 800655a:	d501      	bpl.n	8006560 <_vfiprintf_r+0x34>
 800655c:	692b      	ldr	r3, [r5, #16]
 800655e:	b99b      	cbnz	r3, 8006588 <_vfiprintf_r+0x5c>
 8006560:	4629      	mov	r1, r5
 8006562:	4630      	mov	r0, r6
 8006564:	f000 fb70 	bl	8006c48 <__swsetup_r>
 8006568:	b170      	cbz	r0, 8006588 <_vfiprintf_r+0x5c>
 800656a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800656c:	07dc      	lsls	r4, r3, #31
 800656e:	d504      	bpl.n	800657a <_vfiprintf_r+0x4e>
 8006570:	f04f 30ff 	mov.w	r0, #4294967295
 8006574:	b01d      	add	sp, #116	@ 0x74
 8006576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800657a:	89ab      	ldrh	r3, [r5, #12]
 800657c:	0598      	lsls	r0, r3, #22
 800657e:	d4f7      	bmi.n	8006570 <_vfiprintf_r+0x44>
 8006580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006582:	f7ff fd57 	bl	8006034 <__retarget_lock_release_recursive>
 8006586:	e7f3      	b.n	8006570 <_vfiprintf_r+0x44>
 8006588:	2300      	movs	r3, #0
 800658a:	9309      	str	r3, [sp, #36]	@ 0x24
 800658c:	2320      	movs	r3, #32
 800658e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006592:	f8cd 800c 	str.w	r8, [sp, #12]
 8006596:	2330      	movs	r3, #48	@ 0x30
 8006598:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006748 <_vfiprintf_r+0x21c>
 800659c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065a0:	f04f 0901 	mov.w	r9, #1
 80065a4:	4623      	mov	r3, r4
 80065a6:	469a      	mov	sl, r3
 80065a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065ac:	b10a      	cbz	r2, 80065b2 <_vfiprintf_r+0x86>
 80065ae:	2a25      	cmp	r2, #37	@ 0x25
 80065b0:	d1f9      	bne.n	80065a6 <_vfiprintf_r+0x7a>
 80065b2:	ebba 0b04 	subs.w	fp, sl, r4
 80065b6:	d00b      	beq.n	80065d0 <_vfiprintf_r+0xa4>
 80065b8:	465b      	mov	r3, fp
 80065ba:	4622      	mov	r2, r4
 80065bc:	4629      	mov	r1, r5
 80065be:	4630      	mov	r0, r6
 80065c0:	f7ff ffa1 	bl	8006506 <__sfputs_r>
 80065c4:	3001      	adds	r0, #1
 80065c6:	f000 80a7 	beq.w	8006718 <_vfiprintf_r+0x1ec>
 80065ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065cc:	445a      	add	r2, fp
 80065ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80065d0:	f89a 3000 	ldrb.w	r3, [sl]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 809f 	beq.w	8006718 <_vfiprintf_r+0x1ec>
 80065da:	2300      	movs	r3, #0
 80065dc:	f04f 32ff 	mov.w	r2, #4294967295
 80065e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065e4:	f10a 0a01 	add.w	sl, sl, #1
 80065e8:	9304      	str	r3, [sp, #16]
 80065ea:	9307      	str	r3, [sp, #28]
 80065ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80065f2:	4654      	mov	r4, sl
 80065f4:	2205      	movs	r2, #5
 80065f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065fa:	4853      	ldr	r0, [pc, #332]	@ (8006748 <_vfiprintf_r+0x21c>)
 80065fc:	f7f9 fe80 	bl	8000300 <memchr>
 8006600:	9a04      	ldr	r2, [sp, #16]
 8006602:	b9d8      	cbnz	r0, 800663c <_vfiprintf_r+0x110>
 8006604:	06d1      	lsls	r1, r2, #27
 8006606:	bf44      	itt	mi
 8006608:	2320      	movmi	r3, #32
 800660a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800660e:	0713      	lsls	r3, r2, #28
 8006610:	bf44      	itt	mi
 8006612:	232b      	movmi	r3, #43	@ 0x2b
 8006614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006618:	f89a 3000 	ldrb.w	r3, [sl]
 800661c:	2b2a      	cmp	r3, #42	@ 0x2a
 800661e:	d015      	beq.n	800664c <_vfiprintf_r+0x120>
 8006620:	9a07      	ldr	r2, [sp, #28]
 8006622:	4654      	mov	r4, sl
 8006624:	2000      	movs	r0, #0
 8006626:	f04f 0c0a 	mov.w	ip, #10
 800662a:	4621      	mov	r1, r4
 800662c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006630:	3b30      	subs	r3, #48	@ 0x30
 8006632:	2b09      	cmp	r3, #9
 8006634:	d94b      	bls.n	80066ce <_vfiprintf_r+0x1a2>
 8006636:	b1b0      	cbz	r0, 8006666 <_vfiprintf_r+0x13a>
 8006638:	9207      	str	r2, [sp, #28]
 800663a:	e014      	b.n	8006666 <_vfiprintf_r+0x13a>
 800663c:	eba0 0308 	sub.w	r3, r0, r8
 8006640:	fa09 f303 	lsl.w	r3, r9, r3
 8006644:	4313      	orrs	r3, r2
 8006646:	9304      	str	r3, [sp, #16]
 8006648:	46a2      	mov	sl, r4
 800664a:	e7d2      	b.n	80065f2 <_vfiprintf_r+0xc6>
 800664c:	9b03      	ldr	r3, [sp, #12]
 800664e:	1d19      	adds	r1, r3, #4
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	9103      	str	r1, [sp, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	bfbb      	ittet	lt
 8006658:	425b      	neglt	r3, r3
 800665a:	f042 0202 	orrlt.w	r2, r2, #2
 800665e:	9307      	strge	r3, [sp, #28]
 8006660:	9307      	strlt	r3, [sp, #28]
 8006662:	bfb8      	it	lt
 8006664:	9204      	strlt	r2, [sp, #16]
 8006666:	7823      	ldrb	r3, [r4, #0]
 8006668:	2b2e      	cmp	r3, #46	@ 0x2e
 800666a:	d10a      	bne.n	8006682 <_vfiprintf_r+0x156>
 800666c:	7863      	ldrb	r3, [r4, #1]
 800666e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006670:	d132      	bne.n	80066d8 <_vfiprintf_r+0x1ac>
 8006672:	9b03      	ldr	r3, [sp, #12]
 8006674:	1d1a      	adds	r2, r3, #4
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	9203      	str	r2, [sp, #12]
 800667a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800667e:	3402      	adds	r4, #2
 8006680:	9305      	str	r3, [sp, #20]
 8006682:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006758 <_vfiprintf_r+0x22c>
 8006686:	7821      	ldrb	r1, [r4, #0]
 8006688:	2203      	movs	r2, #3
 800668a:	4650      	mov	r0, sl
 800668c:	f7f9 fe38 	bl	8000300 <memchr>
 8006690:	b138      	cbz	r0, 80066a2 <_vfiprintf_r+0x176>
 8006692:	9b04      	ldr	r3, [sp, #16]
 8006694:	eba0 000a 	sub.w	r0, r0, sl
 8006698:	2240      	movs	r2, #64	@ 0x40
 800669a:	4082      	lsls	r2, r0
 800669c:	4313      	orrs	r3, r2
 800669e:	3401      	adds	r4, #1
 80066a0:	9304      	str	r3, [sp, #16]
 80066a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a6:	4829      	ldr	r0, [pc, #164]	@ (800674c <_vfiprintf_r+0x220>)
 80066a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066ac:	2206      	movs	r2, #6
 80066ae:	f7f9 fe27 	bl	8000300 <memchr>
 80066b2:	2800      	cmp	r0, #0
 80066b4:	d03f      	beq.n	8006736 <_vfiprintf_r+0x20a>
 80066b6:	4b26      	ldr	r3, [pc, #152]	@ (8006750 <_vfiprintf_r+0x224>)
 80066b8:	bb1b      	cbnz	r3, 8006702 <_vfiprintf_r+0x1d6>
 80066ba:	9b03      	ldr	r3, [sp, #12]
 80066bc:	3307      	adds	r3, #7
 80066be:	f023 0307 	bic.w	r3, r3, #7
 80066c2:	3308      	adds	r3, #8
 80066c4:	9303      	str	r3, [sp, #12]
 80066c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c8:	443b      	add	r3, r7
 80066ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80066cc:	e76a      	b.n	80065a4 <_vfiprintf_r+0x78>
 80066ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80066d2:	460c      	mov	r4, r1
 80066d4:	2001      	movs	r0, #1
 80066d6:	e7a8      	b.n	800662a <_vfiprintf_r+0xfe>
 80066d8:	2300      	movs	r3, #0
 80066da:	3401      	adds	r4, #1
 80066dc:	9305      	str	r3, [sp, #20]
 80066de:	4619      	mov	r1, r3
 80066e0:	f04f 0c0a 	mov.w	ip, #10
 80066e4:	4620      	mov	r0, r4
 80066e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066ea:	3a30      	subs	r2, #48	@ 0x30
 80066ec:	2a09      	cmp	r2, #9
 80066ee:	d903      	bls.n	80066f8 <_vfiprintf_r+0x1cc>
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d0c6      	beq.n	8006682 <_vfiprintf_r+0x156>
 80066f4:	9105      	str	r1, [sp, #20]
 80066f6:	e7c4      	b.n	8006682 <_vfiprintf_r+0x156>
 80066f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80066fc:	4604      	mov	r4, r0
 80066fe:	2301      	movs	r3, #1
 8006700:	e7f0      	b.n	80066e4 <_vfiprintf_r+0x1b8>
 8006702:	ab03      	add	r3, sp, #12
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	462a      	mov	r2, r5
 8006708:	4b12      	ldr	r3, [pc, #72]	@ (8006754 <_vfiprintf_r+0x228>)
 800670a:	a904      	add	r1, sp, #16
 800670c:	4630      	mov	r0, r6
 800670e:	f3af 8000 	nop.w
 8006712:	4607      	mov	r7, r0
 8006714:	1c78      	adds	r0, r7, #1
 8006716:	d1d6      	bne.n	80066c6 <_vfiprintf_r+0x19a>
 8006718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800671a:	07d9      	lsls	r1, r3, #31
 800671c:	d405      	bmi.n	800672a <_vfiprintf_r+0x1fe>
 800671e:	89ab      	ldrh	r3, [r5, #12]
 8006720:	059a      	lsls	r2, r3, #22
 8006722:	d402      	bmi.n	800672a <_vfiprintf_r+0x1fe>
 8006724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006726:	f7ff fc85 	bl	8006034 <__retarget_lock_release_recursive>
 800672a:	89ab      	ldrh	r3, [r5, #12]
 800672c:	065b      	lsls	r3, r3, #25
 800672e:	f53f af1f 	bmi.w	8006570 <_vfiprintf_r+0x44>
 8006732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006734:	e71e      	b.n	8006574 <_vfiprintf_r+0x48>
 8006736:	ab03      	add	r3, sp, #12
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	462a      	mov	r2, r5
 800673c:	4b05      	ldr	r3, [pc, #20]	@ (8006754 <_vfiprintf_r+0x228>)
 800673e:	a904      	add	r1, sp, #16
 8006740:	4630      	mov	r0, r6
 8006742:	f000 f879 	bl	8006838 <_printf_i>
 8006746:	e7e4      	b.n	8006712 <_vfiprintf_r+0x1e6>
 8006748:	08006f60 	.word	0x08006f60
 800674c:	08006f6a 	.word	0x08006f6a
 8006750:	00000000 	.word	0x00000000
 8006754:	08006507 	.word	0x08006507
 8006758:	08006f66 	.word	0x08006f66

0800675c <_printf_common>:
 800675c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006760:	4616      	mov	r6, r2
 8006762:	4698      	mov	r8, r3
 8006764:	688a      	ldr	r2, [r1, #8]
 8006766:	690b      	ldr	r3, [r1, #16]
 8006768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800676c:	4293      	cmp	r3, r2
 800676e:	bfb8      	it	lt
 8006770:	4613      	movlt	r3, r2
 8006772:	6033      	str	r3, [r6, #0]
 8006774:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006778:	4607      	mov	r7, r0
 800677a:	460c      	mov	r4, r1
 800677c:	b10a      	cbz	r2, 8006782 <_printf_common+0x26>
 800677e:	3301      	adds	r3, #1
 8006780:	6033      	str	r3, [r6, #0]
 8006782:	6823      	ldr	r3, [r4, #0]
 8006784:	0699      	lsls	r1, r3, #26
 8006786:	bf42      	ittt	mi
 8006788:	6833      	ldrmi	r3, [r6, #0]
 800678a:	3302      	addmi	r3, #2
 800678c:	6033      	strmi	r3, [r6, #0]
 800678e:	6825      	ldr	r5, [r4, #0]
 8006790:	f015 0506 	ands.w	r5, r5, #6
 8006794:	d106      	bne.n	80067a4 <_printf_common+0x48>
 8006796:	f104 0a19 	add.w	sl, r4, #25
 800679a:	68e3      	ldr	r3, [r4, #12]
 800679c:	6832      	ldr	r2, [r6, #0]
 800679e:	1a9b      	subs	r3, r3, r2
 80067a0:	42ab      	cmp	r3, r5
 80067a2:	dc26      	bgt.n	80067f2 <_printf_common+0x96>
 80067a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067a8:	6822      	ldr	r2, [r4, #0]
 80067aa:	3b00      	subs	r3, #0
 80067ac:	bf18      	it	ne
 80067ae:	2301      	movne	r3, #1
 80067b0:	0692      	lsls	r2, r2, #26
 80067b2:	d42b      	bmi.n	800680c <_printf_common+0xb0>
 80067b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067b8:	4641      	mov	r1, r8
 80067ba:	4638      	mov	r0, r7
 80067bc:	47c8      	blx	r9
 80067be:	3001      	adds	r0, #1
 80067c0:	d01e      	beq.n	8006800 <_printf_common+0xa4>
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	6922      	ldr	r2, [r4, #16]
 80067c6:	f003 0306 	and.w	r3, r3, #6
 80067ca:	2b04      	cmp	r3, #4
 80067cc:	bf02      	ittt	eq
 80067ce:	68e5      	ldreq	r5, [r4, #12]
 80067d0:	6833      	ldreq	r3, [r6, #0]
 80067d2:	1aed      	subeq	r5, r5, r3
 80067d4:	68a3      	ldr	r3, [r4, #8]
 80067d6:	bf0c      	ite	eq
 80067d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067dc:	2500      	movne	r5, #0
 80067de:	4293      	cmp	r3, r2
 80067e0:	bfc4      	itt	gt
 80067e2:	1a9b      	subgt	r3, r3, r2
 80067e4:	18ed      	addgt	r5, r5, r3
 80067e6:	2600      	movs	r6, #0
 80067e8:	341a      	adds	r4, #26
 80067ea:	42b5      	cmp	r5, r6
 80067ec:	d11a      	bne.n	8006824 <_printf_common+0xc8>
 80067ee:	2000      	movs	r0, #0
 80067f0:	e008      	b.n	8006804 <_printf_common+0xa8>
 80067f2:	2301      	movs	r3, #1
 80067f4:	4652      	mov	r2, sl
 80067f6:	4641      	mov	r1, r8
 80067f8:	4638      	mov	r0, r7
 80067fa:	47c8      	blx	r9
 80067fc:	3001      	adds	r0, #1
 80067fe:	d103      	bne.n	8006808 <_printf_common+0xac>
 8006800:	f04f 30ff 	mov.w	r0, #4294967295
 8006804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006808:	3501      	adds	r5, #1
 800680a:	e7c6      	b.n	800679a <_printf_common+0x3e>
 800680c:	18e1      	adds	r1, r4, r3
 800680e:	1c5a      	adds	r2, r3, #1
 8006810:	2030      	movs	r0, #48	@ 0x30
 8006812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006816:	4422      	add	r2, r4
 8006818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800681c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006820:	3302      	adds	r3, #2
 8006822:	e7c7      	b.n	80067b4 <_printf_common+0x58>
 8006824:	2301      	movs	r3, #1
 8006826:	4622      	mov	r2, r4
 8006828:	4641      	mov	r1, r8
 800682a:	4638      	mov	r0, r7
 800682c:	47c8      	blx	r9
 800682e:	3001      	adds	r0, #1
 8006830:	d0e6      	beq.n	8006800 <_printf_common+0xa4>
 8006832:	3601      	adds	r6, #1
 8006834:	e7d9      	b.n	80067ea <_printf_common+0x8e>
	...

08006838 <_printf_i>:
 8006838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800683c:	7e0f      	ldrb	r7, [r1, #24]
 800683e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006840:	2f78      	cmp	r7, #120	@ 0x78
 8006842:	4691      	mov	r9, r2
 8006844:	4680      	mov	r8, r0
 8006846:	460c      	mov	r4, r1
 8006848:	469a      	mov	sl, r3
 800684a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800684e:	d807      	bhi.n	8006860 <_printf_i+0x28>
 8006850:	2f62      	cmp	r7, #98	@ 0x62
 8006852:	d80a      	bhi.n	800686a <_printf_i+0x32>
 8006854:	2f00      	cmp	r7, #0
 8006856:	f000 80d1 	beq.w	80069fc <_printf_i+0x1c4>
 800685a:	2f58      	cmp	r7, #88	@ 0x58
 800685c:	f000 80b8 	beq.w	80069d0 <_printf_i+0x198>
 8006860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006868:	e03a      	b.n	80068e0 <_printf_i+0xa8>
 800686a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800686e:	2b15      	cmp	r3, #21
 8006870:	d8f6      	bhi.n	8006860 <_printf_i+0x28>
 8006872:	a101      	add	r1, pc, #4	@ (adr r1, 8006878 <_printf_i+0x40>)
 8006874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006878:	080068d1 	.word	0x080068d1
 800687c:	080068e5 	.word	0x080068e5
 8006880:	08006861 	.word	0x08006861
 8006884:	08006861 	.word	0x08006861
 8006888:	08006861 	.word	0x08006861
 800688c:	08006861 	.word	0x08006861
 8006890:	080068e5 	.word	0x080068e5
 8006894:	08006861 	.word	0x08006861
 8006898:	08006861 	.word	0x08006861
 800689c:	08006861 	.word	0x08006861
 80068a0:	08006861 	.word	0x08006861
 80068a4:	080069e3 	.word	0x080069e3
 80068a8:	0800690f 	.word	0x0800690f
 80068ac:	0800699d 	.word	0x0800699d
 80068b0:	08006861 	.word	0x08006861
 80068b4:	08006861 	.word	0x08006861
 80068b8:	08006a05 	.word	0x08006a05
 80068bc:	08006861 	.word	0x08006861
 80068c0:	0800690f 	.word	0x0800690f
 80068c4:	08006861 	.word	0x08006861
 80068c8:	08006861 	.word	0x08006861
 80068cc:	080069a5 	.word	0x080069a5
 80068d0:	6833      	ldr	r3, [r6, #0]
 80068d2:	1d1a      	adds	r2, r3, #4
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6032      	str	r2, [r6, #0]
 80068d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068e0:	2301      	movs	r3, #1
 80068e2:	e09c      	b.n	8006a1e <_printf_i+0x1e6>
 80068e4:	6833      	ldr	r3, [r6, #0]
 80068e6:	6820      	ldr	r0, [r4, #0]
 80068e8:	1d19      	adds	r1, r3, #4
 80068ea:	6031      	str	r1, [r6, #0]
 80068ec:	0606      	lsls	r6, r0, #24
 80068ee:	d501      	bpl.n	80068f4 <_printf_i+0xbc>
 80068f0:	681d      	ldr	r5, [r3, #0]
 80068f2:	e003      	b.n	80068fc <_printf_i+0xc4>
 80068f4:	0645      	lsls	r5, r0, #25
 80068f6:	d5fb      	bpl.n	80068f0 <_printf_i+0xb8>
 80068f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068fc:	2d00      	cmp	r5, #0
 80068fe:	da03      	bge.n	8006908 <_printf_i+0xd0>
 8006900:	232d      	movs	r3, #45	@ 0x2d
 8006902:	426d      	negs	r5, r5
 8006904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006908:	4858      	ldr	r0, [pc, #352]	@ (8006a6c <_printf_i+0x234>)
 800690a:	230a      	movs	r3, #10
 800690c:	e011      	b.n	8006932 <_printf_i+0xfa>
 800690e:	6821      	ldr	r1, [r4, #0]
 8006910:	6833      	ldr	r3, [r6, #0]
 8006912:	0608      	lsls	r0, r1, #24
 8006914:	f853 5b04 	ldr.w	r5, [r3], #4
 8006918:	d402      	bmi.n	8006920 <_printf_i+0xe8>
 800691a:	0649      	lsls	r1, r1, #25
 800691c:	bf48      	it	mi
 800691e:	b2ad      	uxthmi	r5, r5
 8006920:	2f6f      	cmp	r7, #111	@ 0x6f
 8006922:	4852      	ldr	r0, [pc, #328]	@ (8006a6c <_printf_i+0x234>)
 8006924:	6033      	str	r3, [r6, #0]
 8006926:	bf14      	ite	ne
 8006928:	230a      	movne	r3, #10
 800692a:	2308      	moveq	r3, #8
 800692c:	2100      	movs	r1, #0
 800692e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006932:	6866      	ldr	r6, [r4, #4]
 8006934:	60a6      	str	r6, [r4, #8]
 8006936:	2e00      	cmp	r6, #0
 8006938:	db05      	blt.n	8006946 <_printf_i+0x10e>
 800693a:	6821      	ldr	r1, [r4, #0]
 800693c:	432e      	orrs	r6, r5
 800693e:	f021 0104 	bic.w	r1, r1, #4
 8006942:	6021      	str	r1, [r4, #0]
 8006944:	d04b      	beq.n	80069de <_printf_i+0x1a6>
 8006946:	4616      	mov	r6, r2
 8006948:	fbb5 f1f3 	udiv	r1, r5, r3
 800694c:	fb03 5711 	mls	r7, r3, r1, r5
 8006950:	5dc7      	ldrb	r7, [r0, r7]
 8006952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006956:	462f      	mov	r7, r5
 8006958:	42bb      	cmp	r3, r7
 800695a:	460d      	mov	r5, r1
 800695c:	d9f4      	bls.n	8006948 <_printf_i+0x110>
 800695e:	2b08      	cmp	r3, #8
 8006960:	d10b      	bne.n	800697a <_printf_i+0x142>
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	07df      	lsls	r7, r3, #31
 8006966:	d508      	bpl.n	800697a <_printf_i+0x142>
 8006968:	6923      	ldr	r3, [r4, #16]
 800696a:	6861      	ldr	r1, [r4, #4]
 800696c:	4299      	cmp	r1, r3
 800696e:	bfde      	ittt	le
 8006970:	2330      	movle	r3, #48	@ 0x30
 8006972:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006976:	f106 36ff 	addle.w	r6, r6, #4294967295
 800697a:	1b92      	subs	r2, r2, r6
 800697c:	6122      	str	r2, [r4, #16]
 800697e:	f8cd a000 	str.w	sl, [sp]
 8006982:	464b      	mov	r3, r9
 8006984:	aa03      	add	r2, sp, #12
 8006986:	4621      	mov	r1, r4
 8006988:	4640      	mov	r0, r8
 800698a:	f7ff fee7 	bl	800675c <_printf_common>
 800698e:	3001      	adds	r0, #1
 8006990:	d14a      	bne.n	8006a28 <_printf_i+0x1f0>
 8006992:	f04f 30ff 	mov.w	r0, #4294967295
 8006996:	b004      	add	sp, #16
 8006998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800699c:	6823      	ldr	r3, [r4, #0]
 800699e:	f043 0320 	orr.w	r3, r3, #32
 80069a2:	6023      	str	r3, [r4, #0]
 80069a4:	4832      	ldr	r0, [pc, #200]	@ (8006a70 <_printf_i+0x238>)
 80069a6:	2778      	movs	r7, #120	@ 0x78
 80069a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	6831      	ldr	r1, [r6, #0]
 80069b0:	061f      	lsls	r7, r3, #24
 80069b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80069b6:	d402      	bmi.n	80069be <_printf_i+0x186>
 80069b8:	065f      	lsls	r7, r3, #25
 80069ba:	bf48      	it	mi
 80069bc:	b2ad      	uxthmi	r5, r5
 80069be:	6031      	str	r1, [r6, #0]
 80069c0:	07d9      	lsls	r1, r3, #31
 80069c2:	bf44      	itt	mi
 80069c4:	f043 0320 	orrmi.w	r3, r3, #32
 80069c8:	6023      	strmi	r3, [r4, #0]
 80069ca:	b11d      	cbz	r5, 80069d4 <_printf_i+0x19c>
 80069cc:	2310      	movs	r3, #16
 80069ce:	e7ad      	b.n	800692c <_printf_i+0xf4>
 80069d0:	4826      	ldr	r0, [pc, #152]	@ (8006a6c <_printf_i+0x234>)
 80069d2:	e7e9      	b.n	80069a8 <_printf_i+0x170>
 80069d4:	6823      	ldr	r3, [r4, #0]
 80069d6:	f023 0320 	bic.w	r3, r3, #32
 80069da:	6023      	str	r3, [r4, #0]
 80069dc:	e7f6      	b.n	80069cc <_printf_i+0x194>
 80069de:	4616      	mov	r6, r2
 80069e0:	e7bd      	b.n	800695e <_printf_i+0x126>
 80069e2:	6833      	ldr	r3, [r6, #0]
 80069e4:	6825      	ldr	r5, [r4, #0]
 80069e6:	6961      	ldr	r1, [r4, #20]
 80069e8:	1d18      	adds	r0, r3, #4
 80069ea:	6030      	str	r0, [r6, #0]
 80069ec:	062e      	lsls	r6, r5, #24
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	d501      	bpl.n	80069f6 <_printf_i+0x1be>
 80069f2:	6019      	str	r1, [r3, #0]
 80069f4:	e002      	b.n	80069fc <_printf_i+0x1c4>
 80069f6:	0668      	lsls	r0, r5, #25
 80069f8:	d5fb      	bpl.n	80069f2 <_printf_i+0x1ba>
 80069fa:	8019      	strh	r1, [r3, #0]
 80069fc:	2300      	movs	r3, #0
 80069fe:	6123      	str	r3, [r4, #16]
 8006a00:	4616      	mov	r6, r2
 8006a02:	e7bc      	b.n	800697e <_printf_i+0x146>
 8006a04:	6833      	ldr	r3, [r6, #0]
 8006a06:	1d1a      	adds	r2, r3, #4
 8006a08:	6032      	str	r2, [r6, #0]
 8006a0a:	681e      	ldr	r6, [r3, #0]
 8006a0c:	6862      	ldr	r2, [r4, #4]
 8006a0e:	2100      	movs	r1, #0
 8006a10:	4630      	mov	r0, r6
 8006a12:	f7f9 fc75 	bl	8000300 <memchr>
 8006a16:	b108      	cbz	r0, 8006a1c <_printf_i+0x1e4>
 8006a18:	1b80      	subs	r0, r0, r6
 8006a1a:	6060      	str	r0, [r4, #4]
 8006a1c:	6863      	ldr	r3, [r4, #4]
 8006a1e:	6123      	str	r3, [r4, #16]
 8006a20:	2300      	movs	r3, #0
 8006a22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a26:	e7aa      	b.n	800697e <_printf_i+0x146>
 8006a28:	6923      	ldr	r3, [r4, #16]
 8006a2a:	4632      	mov	r2, r6
 8006a2c:	4649      	mov	r1, r9
 8006a2e:	4640      	mov	r0, r8
 8006a30:	47d0      	blx	sl
 8006a32:	3001      	adds	r0, #1
 8006a34:	d0ad      	beq.n	8006992 <_printf_i+0x15a>
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	079b      	lsls	r3, r3, #30
 8006a3a:	d413      	bmi.n	8006a64 <_printf_i+0x22c>
 8006a3c:	68e0      	ldr	r0, [r4, #12]
 8006a3e:	9b03      	ldr	r3, [sp, #12]
 8006a40:	4298      	cmp	r0, r3
 8006a42:	bfb8      	it	lt
 8006a44:	4618      	movlt	r0, r3
 8006a46:	e7a6      	b.n	8006996 <_printf_i+0x15e>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	4632      	mov	r2, r6
 8006a4c:	4649      	mov	r1, r9
 8006a4e:	4640      	mov	r0, r8
 8006a50:	47d0      	blx	sl
 8006a52:	3001      	adds	r0, #1
 8006a54:	d09d      	beq.n	8006992 <_printf_i+0x15a>
 8006a56:	3501      	adds	r5, #1
 8006a58:	68e3      	ldr	r3, [r4, #12]
 8006a5a:	9903      	ldr	r1, [sp, #12]
 8006a5c:	1a5b      	subs	r3, r3, r1
 8006a5e:	42ab      	cmp	r3, r5
 8006a60:	dcf2      	bgt.n	8006a48 <_printf_i+0x210>
 8006a62:	e7eb      	b.n	8006a3c <_printf_i+0x204>
 8006a64:	2500      	movs	r5, #0
 8006a66:	f104 0619 	add.w	r6, r4, #25
 8006a6a:	e7f5      	b.n	8006a58 <_printf_i+0x220>
 8006a6c:	08006f71 	.word	0x08006f71
 8006a70:	08006f82 	.word	0x08006f82

08006a74 <__sflush_r>:
 8006a74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a7c:	0716      	lsls	r6, r2, #28
 8006a7e:	4605      	mov	r5, r0
 8006a80:	460c      	mov	r4, r1
 8006a82:	d454      	bmi.n	8006b2e <__sflush_r+0xba>
 8006a84:	684b      	ldr	r3, [r1, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	dc02      	bgt.n	8006a90 <__sflush_r+0x1c>
 8006a8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	dd48      	ble.n	8006b22 <__sflush_r+0xae>
 8006a90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a92:	2e00      	cmp	r6, #0
 8006a94:	d045      	beq.n	8006b22 <__sflush_r+0xae>
 8006a96:	2300      	movs	r3, #0
 8006a98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a9c:	682f      	ldr	r7, [r5, #0]
 8006a9e:	6a21      	ldr	r1, [r4, #32]
 8006aa0:	602b      	str	r3, [r5, #0]
 8006aa2:	d030      	beq.n	8006b06 <__sflush_r+0x92>
 8006aa4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006aa6:	89a3      	ldrh	r3, [r4, #12]
 8006aa8:	0759      	lsls	r1, r3, #29
 8006aaa:	d505      	bpl.n	8006ab8 <__sflush_r+0x44>
 8006aac:	6863      	ldr	r3, [r4, #4]
 8006aae:	1ad2      	subs	r2, r2, r3
 8006ab0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ab2:	b10b      	cbz	r3, 8006ab8 <__sflush_r+0x44>
 8006ab4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ab6:	1ad2      	subs	r2, r2, r3
 8006ab8:	2300      	movs	r3, #0
 8006aba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006abc:	6a21      	ldr	r1, [r4, #32]
 8006abe:	4628      	mov	r0, r5
 8006ac0:	47b0      	blx	r6
 8006ac2:	1c43      	adds	r3, r0, #1
 8006ac4:	89a3      	ldrh	r3, [r4, #12]
 8006ac6:	d106      	bne.n	8006ad6 <__sflush_r+0x62>
 8006ac8:	6829      	ldr	r1, [r5, #0]
 8006aca:	291d      	cmp	r1, #29
 8006acc:	d82b      	bhi.n	8006b26 <__sflush_r+0xb2>
 8006ace:	4a2a      	ldr	r2, [pc, #168]	@ (8006b78 <__sflush_r+0x104>)
 8006ad0:	40ca      	lsrs	r2, r1
 8006ad2:	07d6      	lsls	r6, r2, #31
 8006ad4:	d527      	bpl.n	8006b26 <__sflush_r+0xb2>
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	6062      	str	r2, [r4, #4]
 8006ada:	04d9      	lsls	r1, r3, #19
 8006adc:	6922      	ldr	r2, [r4, #16]
 8006ade:	6022      	str	r2, [r4, #0]
 8006ae0:	d504      	bpl.n	8006aec <__sflush_r+0x78>
 8006ae2:	1c42      	adds	r2, r0, #1
 8006ae4:	d101      	bne.n	8006aea <__sflush_r+0x76>
 8006ae6:	682b      	ldr	r3, [r5, #0]
 8006ae8:	b903      	cbnz	r3, 8006aec <__sflush_r+0x78>
 8006aea:	6560      	str	r0, [r4, #84]	@ 0x54
 8006aec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006aee:	602f      	str	r7, [r5, #0]
 8006af0:	b1b9      	cbz	r1, 8006b22 <__sflush_r+0xae>
 8006af2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006af6:	4299      	cmp	r1, r3
 8006af8:	d002      	beq.n	8006b00 <__sflush_r+0x8c>
 8006afa:	4628      	mov	r0, r5
 8006afc:	f7ff fa9c 	bl	8006038 <_free_r>
 8006b00:	2300      	movs	r3, #0
 8006b02:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b04:	e00d      	b.n	8006b22 <__sflush_r+0xae>
 8006b06:	2301      	movs	r3, #1
 8006b08:	4628      	mov	r0, r5
 8006b0a:	47b0      	blx	r6
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	1c50      	adds	r0, r2, #1
 8006b10:	d1c9      	bne.n	8006aa6 <__sflush_r+0x32>
 8006b12:	682b      	ldr	r3, [r5, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d0c6      	beq.n	8006aa6 <__sflush_r+0x32>
 8006b18:	2b1d      	cmp	r3, #29
 8006b1a:	d001      	beq.n	8006b20 <__sflush_r+0xac>
 8006b1c:	2b16      	cmp	r3, #22
 8006b1e:	d11e      	bne.n	8006b5e <__sflush_r+0xea>
 8006b20:	602f      	str	r7, [r5, #0]
 8006b22:	2000      	movs	r0, #0
 8006b24:	e022      	b.n	8006b6c <__sflush_r+0xf8>
 8006b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b2a:	b21b      	sxth	r3, r3
 8006b2c:	e01b      	b.n	8006b66 <__sflush_r+0xf2>
 8006b2e:	690f      	ldr	r7, [r1, #16]
 8006b30:	2f00      	cmp	r7, #0
 8006b32:	d0f6      	beq.n	8006b22 <__sflush_r+0xae>
 8006b34:	0793      	lsls	r3, r2, #30
 8006b36:	680e      	ldr	r6, [r1, #0]
 8006b38:	bf08      	it	eq
 8006b3a:	694b      	ldreq	r3, [r1, #20]
 8006b3c:	600f      	str	r7, [r1, #0]
 8006b3e:	bf18      	it	ne
 8006b40:	2300      	movne	r3, #0
 8006b42:	eba6 0807 	sub.w	r8, r6, r7
 8006b46:	608b      	str	r3, [r1, #8]
 8006b48:	f1b8 0f00 	cmp.w	r8, #0
 8006b4c:	dde9      	ble.n	8006b22 <__sflush_r+0xae>
 8006b4e:	6a21      	ldr	r1, [r4, #32]
 8006b50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b52:	4643      	mov	r3, r8
 8006b54:	463a      	mov	r2, r7
 8006b56:	4628      	mov	r0, r5
 8006b58:	47b0      	blx	r6
 8006b5a:	2800      	cmp	r0, #0
 8006b5c:	dc08      	bgt.n	8006b70 <__sflush_r+0xfc>
 8006b5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b66:	81a3      	strh	r3, [r4, #12]
 8006b68:	f04f 30ff 	mov.w	r0, #4294967295
 8006b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b70:	4407      	add	r7, r0
 8006b72:	eba8 0800 	sub.w	r8, r8, r0
 8006b76:	e7e7      	b.n	8006b48 <__sflush_r+0xd4>
 8006b78:	20400001 	.word	0x20400001

08006b7c <_fflush_r>:
 8006b7c:	b538      	push	{r3, r4, r5, lr}
 8006b7e:	690b      	ldr	r3, [r1, #16]
 8006b80:	4605      	mov	r5, r0
 8006b82:	460c      	mov	r4, r1
 8006b84:	b913      	cbnz	r3, 8006b8c <_fflush_r+0x10>
 8006b86:	2500      	movs	r5, #0
 8006b88:	4628      	mov	r0, r5
 8006b8a:	bd38      	pop	{r3, r4, r5, pc}
 8006b8c:	b118      	cbz	r0, 8006b96 <_fflush_r+0x1a>
 8006b8e:	6a03      	ldr	r3, [r0, #32]
 8006b90:	b90b      	cbnz	r3, 8006b96 <_fflush_r+0x1a>
 8006b92:	f7ff f927 	bl	8005de4 <__sinit>
 8006b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d0f3      	beq.n	8006b86 <_fflush_r+0xa>
 8006b9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ba0:	07d0      	lsls	r0, r2, #31
 8006ba2:	d404      	bmi.n	8006bae <_fflush_r+0x32>
 8006ba4:	0599      	lsls	r1, r3, #22
 8006ba6:	d402      	bmi.n	8006bae <_fflush_r+0x32>
 8006ba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006baa:	f7ff fa42 	bl	8006032 <__retarget_lock_acquire_recursive>
 8006bae:	4628      	mov	r0, r5
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	f7ff ff5f 	bl	8006a74 <__sflush_r>
 8006bb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bb8:	07da      	lsls	r2, r3, #31
 8006bba:	4605      	mov	r5, r0
 8006bbc:	d4e4      	bmi.n	8006b88 <_fflush_r+0xc>
 8006bbe:	89a3      	ldrh	r3, [r4, #12]
 8006bc0:	059b      	lsls	r3, r3, #22
 8006bc2:	d4e1      	bmi.n	8006b88 <_fflush_r+0xc>
 8006bc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bc6:	f7ff fa35 	bl	8006034 <__retarget_lock_release_recursive>
 8006bca:	e7dd      	b.n	8006b88 <_fflush_r+0xc>

08006bcc <__swbuf_r>:
 8006bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bce:	460e      	mov	r6, r1
 8006bd0:	4614      	mov	r4, r2
 8006bd2:	4605      	mov	r5, r0
 8006bd4:	b118      	cbz	r0, 8006bde <__swbuf_r+0x12>
 8006bd6:	6a03      	ldr	r3, [r0, #32]
 8006bd8:	b90b      	cbnz	r3, 8006bde <__swbuf_r+0x12>
 8006bda:	f7ff f903 	bl	8005de4 <__sinit>
 8006bde:	69a3      	ldr	r3, [r4, #24]
 8006be0:	60a3      	str	r3, [r4, #8]
 8006be2:	89a3      	ldrh	r3, [r4, #12]
 8006be4:	071a      	lsls	r2, r3, #28
 8006be6:	d501      	bpl.n	8006bec <__swbuf_r+0x20>
 8006be8:	6923      	ldr	r3, [r4, #16]
 8006bea:	b943      	cbnz	r3, 8006bfe <__swbuf_r+0x32>
 8006bec:	4621      	mov	r1, r4
 8006bee:	4628      	mov	r0, r5
 8006bf0:	f000 f82a 	bl	8006c48 <__swsetup_r>
 8006bf4:	b118      	cbz	r0, 8006bfe <__swbuf_r+0x32>
 8006bf6:	f04f 37ff 	mov.w	r7, #4294967295
 8006bfa:	4638      	mov	r0, r7
 8006bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	6922      	ldr	r2, [r4, #16]
 8006c02:	1a98      	subs	r0, r3, r2
 8006c04:	6963      	ldr	r3, [r4, #20]
 8006c06:	b2f6      	uxtb	r6, r6
 8006c08:	4283      	cmp	r3, r0
 8006c0a:	4637      	mov	r7, r6
 8006c0c:	dc05      	bgt.n	8006c1a <__swbuf_r+0x4e>
 8006c0e:	4621      	mov	r1, r4
 8006c10:	4628      	mov	r0, r5
 8006c12:	f7ff ffb3 	bl	8006b7c <_fflush_r>
 8006c16:	2800      	cmp	r0, #0
 8006c18:	d1ed      	bne.n	8006bf6 <__swbuf_r+0x2a>
 8006c1a:	68a3      	ldr	r3, [r4, #8]
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	60a3      	str	r3, [r4, #8]
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	1c5a      	adds	r2, r3, #1
 8006c24:	6022      	str	r2, [r4, #0]
 8006c26:	701e      	strb	r6, [r3, #0]
 8006c28:	6962      	ldr	r2, [r4, #20]
 8006c2a:	1c43      	adds	r3, r0, #1
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d004      	beq.n	8006c3a <__swbuf_r+0x6e>
 8006c30:	89a3      	ldrh	r3, [r4, #12]
 8006c32:	07db      	lsls	r3, r3, #31
 8006c34:	d5e1      	bpl.n	8006bfa <__swbuf_r+0x2e>
 8006c36:	2e0a      	cmp	r6, #10
 8006c38:	d1df      	bne.n	8006bfa <__swbuf_r+0x2e>
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	f7ff ff9d 	bl	8006b7c <_fflush_r>
 8006c42:	2800      	cmp	r0, #0
 8006c44:	d0d9      	beq.n	8006bfa <__swbuf_r+0x2e>
 8006c46:	e7d6      	b.n	8006bf6 <__swbuf_r+0x2a>

08006c48 <__swsetup_r>:
 8006c48:	b538      	push	{r3, r4, r5, lr}
 8006c4a:	4b29      	ldr	r3, [pc, #164]	@ (8006cf0 <__swsetup_r+0xa8>)
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	6818      	ldr	r0, [r3, #0]
 8006c50:	460c      	mov	r4, r1
 8006c52:	b118      	cbz	r0, 8006c5c <__swsetup_r+0x14>
 8006c54:	6a03      	ldr	r3, [r0, #32]
 8006c56:	b90b      	cbnz	r3, 8006c5c <__swsetup_r+0x14>
 8006c58:	f7ff f8c4 	bl	8005de4 <__sinit>
 8006c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c60:	0719      	lsls	r1, r3, #28
 8006c62:	d422      	bmi.n	8006caa <__swsetup_r+0x62>
 8006c64:	06da      	lsls	r2, r3, #27
 8006c66:	d407      	bmi.n	8006c78 <__swsetup_r+0x30>
 8006c68:	2209      	movs	r2, #9
 8006c6a:	602a      	str	r2, [r5, #0]
 8006c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c70:	81a3      	strh	r3, [r4, #12]
 8006c72:	f04f 30ff 	mov.w	r0, #4294967295
 8006c76:	e033      	b.n	8006ce0 <__swsetup_r+0x98>
 8006c78:	0758      	lsls	r0, r3, #29
 8006c7a:	d512      	bpl.n	8006ca2 <__swsetup_r+0x5a>
 8006c7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c7e:	b141      	cbz	r1, 8006c92 <__swsetup_r+0x4a>
 8006c80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c84:	4299      	cmp	r1, r3
 8006c86:	d002      	beq.n	8006c8e <__swsetup_r+0x46>
 8006c88:	4628      	mov	r0, r5
 8006c8a:	f7ff f9d5 	bl	8006038 <_free_r>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c92:	89a3      	ldrh	r3, [r4, #12]
 8006c94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c98:	81a3      	strh	r3, [r4, #12]
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	6063      	str	r3, [r4, #4]
 8006c9e:	6923      	ldr	r3, [r4, #16]
 8006ca0:	6023      	str	r3, [r4, #0]
 8006ca2:	89a3      	ldrh	r3, [r4, #12]
 8006ca4:	f043 0308 	orr.w	r3, r3, #8
 8006ca8:	81a3      	strh	r3, [r4, #12]
 8006caa:	6923      	ldr	r3, [r4, #16]
 8006cac:	b94b      	cbnz	r3, 8006cc2 <__swsetup_r+0x7a>
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cb8:	d003      	beq.n	8006cc2 <__swsetup_r+0x7a>
 8006cba:	4621      	mov	r1, r4
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f000 f8a5 	bl	8006e0c <__smakebuf_r>
 8006cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cc6:	f013 0201 	ands.w	r2, r3, #1
 8006cca:	d00a      	beq.n	8006ce2 <__swsetup_r+0x9a>
 8006ccc:	2200      	movs	r2, #0
 8006cce:	60a2      	str	r2, [r4, #8]
 8006cd0:	6962      	ldr	r2, [r4, #20]
 8006cd2:	4252      	negs	r2, r2
 8006cd4:	61a2      	str	r2, [r4, #24]
 8006cd6:	6922      	ldr	r2, [r4, #16]
 8006cd8:	b942      	cbnz	r2, 8006cec <__swsetup_r+0xa4>
 8006cda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006cde:	d1c5      	bne.n	8006c6c <__swsetup_r+0x24>
 8006ce0:	bd38      	pop	{r3, r4, r5, pc}
 8006ce2:	0799      	lsls	r1, r3, #30
 8006ce4:	bf58      	it	pl
 8006ce6:	6962      	ldrpl	r2, [r4, #20]
 8006ce8:	60a2      	str	r2, [r4, #8]
 8006cea:	e7f4      	b.n	8006cd6 <__swsetup_r+0x8e>
 8006cec:	2000      	movs	r0, #0
 8006cee:	e7f7      	b.n	8006ce0 <__swsetup_r+0x98>
 8006cf0:	24000038 	.word	0x24000038

08006cf4 <memmove>:
 8006cf4:	4288      	cmp	r0, r1
 8006cf6:	b510      	push	{r4, lr}
 8006cf8:	eb01 0402 	add.w	r4, r1, r2
 8006cfc:	d902      	bls.n	8006d04 <memmove+0x10>
 8006cfe:	4284      	cmp	r4, r0
 8006d00:	4623      	mov	r3, r4
 8006d02:	d807      	bhi.n	8006d14 <memmove+0x20>
 8006d04:	1e43      	subs	r3, r0, #1
 8006d06:	42a1      	cmp	r1, r4
 8006d08:	d008      	beq.n	8006d1c <memmove+0x28>
 8006d0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d12:	e7f8      	b.n	8006d06 <memmove+0x12>
 8006d14:	4402      	add	r2, r0
 8006d16:	4601      	mov	r1, r0
 8006d18:	428a      	cmp	r2, r1
 8006d1a:	d100      	bne.n	8006d1e <memmove+0x2a>
 8006d1c:	bd10      	pop	{r4, pc}
 8006d1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d26:	e7f7      	b.n	8006d18 <memmove+0x24>

08006d28 <_sbrk_r>:
 8006d28:	b538      	push	{r3, r4, r5, lr}
 8006d2a:	4d06      	ldr	r5, [pc, #24]	@ (8006d44 <_sbrk_r+0x1c>)
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	4604      	mov	r4, r0
 8006d30:	4608      	mov	r0, r1
 8006d32:	602b      	str	r3, [r5, #0]
 8006d34:	f7f9 ffa8 	bl	8000c88 <_sbrk>
 8006d38:	1c43      	adds	r3, r0, #1
 8006d3a:	d102      	bne.n	8006d42 <_sbrk_r+0x1a>
 8006d3c:	682b      	ldr	r3, [r5, #0]
 8006d3e:	b103      	cbz	r3, 8006d42 <_sbrk_r+0x1a>
 8006d40:	6023      	str	r3, [r4, #0]
 8006d42:	bd38      	pop	{r3, r4, r5, pc}
 8006d44:	24000368 	.word	0x24000368

08006d48 <memcpy>:
 8006d48:	440a      	add	r2, r1
 8006d4a:	4291      	cmp	r1, r2
 8006d4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d50:	d100      	bne.n	8006d54 <memcpy+0xc>
 8006d52:	4770      	bx	lr
 8006d54:	b510      	push	{r4, lr}
 8006d56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d5e:	4291      	cmp	r1, r2
 8006d60:	d1f9      	bne.n	8006d56 <memcpy+0xe>
 8006d62:	bd10      	pop	{r4, pc}

08006d64 <_realloc_r>:
 8006d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d68:	4607      	mov	r7, r0
 8006d6a:	4614      	mov	r4, r2
 8006d6c:	460d      	mov	r5, r1
 8006d6e:	b921      	cbnz	r1, 8006d7a <_realloc_r+0x16>
 8006d70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d74:	4611      	mov	r1, r2
 8006d76:	f7ff b9cb 	b.w	8006110 <_malloc_r>
 8006d7a:	b92a      	cbnz	r2, 8006d88 <_realloc_r+0x24>
 8006d7c:	f7ff f95c 	bl	8006038 <_free_r>
 8006d80:	4625      	mov	r5, r4
 8006d82:	4628      	mov	r0, r5
 8006d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d88:	f000 f89e 	bl	8006ec8 <_malloc_usable_size_r>
 8006d8c:	4284      	cmp	r4, r0
 8006d8e:	4606      	mov	r6, r0
 8006d90:	d802      	bhi.n	8006d98 <_realloc_r+0x34>
 8006d92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d96:	d8f4      	bhi.n	8006d82 <_realloc_r+0x1e>
 8006d98:	4621      	mov	r1, r4
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	f7ff f9b8 	bl	8006110 <_malloc_r>
 8006da0:	4680      	mov	r8, r0
 8006da2:	b908      	cbnz	r0, 8006da8 <_realloc_r+0x44>
 8006da4:	4645      	mov	r5, r8
 8006da6:	e7ec      	b.n	8006d82 <_realloc_r+0x1e>
 8006da8:	42b4      	cmp	r4, r6
 8006daa:	4622      	mov	r2, r4
 8006dac:	4629      	mov	r1, r5
 8006dae:	bf28      	it	cs
 8006db0:	4632      	movcs	r2, r6
 8006db2:	f7ff ffc9 	bl	8006d48 <memcpy>
 8006db6:	4629      	mov	r1, r5
 8006db8:	4638      	mov	r0, r7
 8006dba:	f7ff f93d 	bl	8006038 <_free_r>
 8006dbe:	e7f1      	b.n	8006da4 <_realloc_r+0x40>

08006dc0 <__swhatbuf_r>:
 8006dc0:	b570      	push	{r4, r5, r6, lr}
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc8:	2900      	cmp	r1, #0
 8006dca:	b096      	sub	sp, #88	@ 0x58
 8006dcc:	4615      	mov	r5, r2
 8006dce:	461e      	mov	r6, r3
 8006dd0:	da0d      	bge.n	8006dee <__swhatbuf_r+0x2e>
 8006dd2:	89a3      	ldrh	r3, [r4, #12]
 8006dd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006dd8:	f04f 0100 	mov.w	r1, #0
 8006ddc:	bf14      	ite	ne
 8006dde:	2340      	movne	r3, #64	@ 0x40
 8006de0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006de4:	2000      	movs	r0, #0
 8006de6:	6031      	str	r1, [r6, #0]
 8006de8:	602b      	str	r3, [r5, #0]
 8006dea:	b016      	add	sp, #88	@ 0x58
 8006dec:	bd70      	pop	{r4, r5, r6, pc}
 8006dee:	466a      	mov	r2, sp
 8006df0:	f000 f848 	bl	8006e84 <_fstat_r>
 8006df4:	2800      	cmp	r0, #0
 8006df6:	dbec      	blt.n	8006dd2 <__swhatbuf_r+0x12>
 8006df8:	9901      	ldr	r1, [sp, #4]
 8006dfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006dfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e02:	4259      	negs	r1, r3
 8006e04:	4159      	adcs	r1, r3
 8006e06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e0a:	e7eb      	b.n	8006de4 <__swhatbuf_r+0x24>

08006e0c <__smakebuf_r>:
 8006e0c:	898b      	ldrh	r3, [r1, #12]
 8006e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e10:	079d      	lsls	r5, r3, #30
 8006e12:	4606      	mov	r6, r0
 8006e14:	460c      	mov	r4, r1
 8006e16:	d507      	bpl.n	8006e28 <__smakebuf_r+0x1c>
 8006e18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e1c:	6023      	str	r3, [r4, #0]
 8006e1e:	6123      	str	r3, [r4, #16]
 8006e20:	2301      	movs	r3, #1
 8006e22:	6163      	str	r3, [r4, #20]
 8006e24:	b003      	add	sp, #12
 8006e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e28:	ab01      	add	r3, sp, #4
 8006e2a:	466a      	mov	r2, sp
 8006e2c:	f7ff ffc8 	bl	8006dc0 <__swhatbuf_r>
 8006e30:	9f00      	ldr	r7, [sp, #0]
 8006e32:	4605      	mov	r5, r0
 8006e34:	4639      	mov	r1, r7
 8006e36:	4630      	mov	r0, r6
 8006e38:	f7ff f96a 	bl	8006110 <_malloc_r>
 8006e3c:	b948      	cbnz	r0, 8006e52 <__smakebuf_r+0x46>
 8006e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e42:	059a      	lsls	r2, r3, #22
 8006e44:	d4ee      	bmi.n	8006e24 <__smakebuf_r+0x18>
 8006e46:	f023 0303 	bic.w	r3, r3, #3
 8006e4a:	f043 0302 	orr.w	r3, r3, #2
 8006e4e:	81a3      	strh	r3, [r4, #12]
 8006e50:	e7e2      	b.n	8006e18 <__smakebuf_r+0xc>
 8006e52:	89a3      	ldrh	r3, [r4, #12]
 8006e54:	6020      	str	r0, [r4, #0]
 8006e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e5a:	81a3      	strh	r3, [r4, #12]
 8006e5c:	9b01      	ldr	r3, [sp, #4]
 8006e5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006e62:	b15b      	cbz	r3, 8006e7c <__smakebuf_r+0x70>
 8006e64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e68:	4630      	mov	r0, r6
 8006e6a:	f000 f81d 	bl	8006ea8 <_isatty_r>
 8006e6e:	b128      	cbz	r0, 8006e7c <__smakebuf_r+0x70>
 8006e70:	89a3      	ldrh	r3, [r4, #12]
 8006e72:	f023 0303 	bic.w	r3, r3, #3
 8006e76:	f043 0301 	orr.w	r3, r3, #1
 8006e7a:	81a3      	strh	r3, [r4, #12]
 8006e7c:	89a3      	ldrh	r3, [r4, #12]
 8006e7e:	431d      	orrs	r5, r3
 8006e80:	81a5      	strh	r5, [r4, #12]
 8006e82:	e7cf      	b.n	8006e24 <__smakebuf_r+0x18>

08006e84 <_fstat_r>:
 8006e84:	b538      	push	{r3, r4, r5, lr}
 8006e86:	4d07      	ldr	r5, [pc, #28]	@ (8006ea4 <_fstat_r+0x20>)
 8006e88:	2300      	movs	r3, #0
 8006e8a:	4604      	mov	r4, r0
 8006e8c:	4608      	mov	r0, r1
 8006e8e:	4611      	mov	r1, r2
 8006e90:	602b      	str	r3, [r5, #0]
 8006e92:	f7f9 fed0 	bl	8000c36 <_fstat>
 8006e96:	1c43      	adds	r3, r0, #1
 8006e98:	d102      	bne.n	8006ea0 <_fstat_r+0x1c>
 8006e9a:	682b      	ldr	r3, [r5, #0]
 8006e9c:	b103      	cbz	r3, 8006ea0 <_fstat_r+0x1c>
 8006e9e:	6023      	str	r3, [r4, #0]
 8006ea0:	bd38      	pop	{r3, r4, r5, pc}
 8006ea2:	bf00      	nop
 8006ea4:	24000368 	.word	0x24000368

08006ea8 <_isatty_r>:
 8006ea8:	b538      	push	{r3, r4, r5, lr}
 8006eaa:	4d06      	ldr	r5, [pc, #24]	@ (8006ec4 <_isatty_r+0x1c>)
 8006eac:	2300      	movs	r3, #0
 8006eae:	4604      	mov	r4, r0
 8006eb0:	4608      	mov	r0, r1
 8006eb2:	602b      	str	r3, [r5, #0]
 8006eb4:	f7f9 fecf 	bl	8000c56 <_isatty>
 8006eb8:	1c43      	adds	r3, r0, #1
 8006eba:	d102      	bne.n	8006ec2 <_isatty_r+0x1a>
 8006ebc:	682b      	ldr	r3, [r5, #0]
 8006ebe:	b103      	cbz	r3, 8006ec2 <_isatty_r+0x1a>
 8006ec0:	6023      	str	r3, [r4, #0]
 8006ec2:	bd38      	pop	{r3, r4, r5, pc}
 8006ec4:	24000368 	.word	0x24000368

08006ec8 <_malloc_usable_size_r>:
 8006ec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ecc:	1f18      	subs	r0, r3, #4
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	bfbc      	itt	lt
 8006ed2:	580b      	ldrlt	r3, [r1, r0]
 8006ed4:	18c0      	addlt	r0, r0, r3
 8006ed6:	4770      	bx	lr

08006ed8 <_init>:
 8006ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eda:	bf00      	nop
 8006edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ede:	bc08      	pop	{r3}
 8006ee0:	469e      	mov	lr, r3
 8006ee2:	4770      	bx	lr

08006ee4 <_fini>:
 8006ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ee6:	bf00      	nop
 8006ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eea:	bc08      	pop	{r3}
 8006eec:	469e      	mov	lr, r3
 8006eee:	4770      	bx	lr
