// --------------------------------------------------------
// ALU - RTL (Refined, no $signed, proper default placement)
// --------------------------------------------------------
import risc_pkg::*;

module alu (
  // Operands
  input  logic [31:0] alu_a,   // ALU input A
  input  logic [31:0] alu_b,   // ALU input B

  // Operation selector
  input  alu_opt_t     alu_op,      // ALU operation from risc_pkg

  // Result
  output logic [31:0] alu_res       // ALU output
);

  // Enter your code
logic signed [31:0] signed_a;
logic signed [31:0] signed_b;

assign signed_a = alu_a;
assign signed_b = alu_b;


always_comb begin
alu_res = 32'd0;

case(alu_op)
ADD: alu_res = alu_a + alu_b;
SUB: alu_res = alu_a - alu_b;
SLL: alu_res = alu_a << alu_b[4:0];
SRL: alu_res = signed_a >> alu_b[4:0];
OR: alu_res = alu_a | alu_b;
AND: alu_res = alu_a & alu_b;
XOR: alu_res = alu_a ^ alu_b;
SLTU: alu_res = (alu_a < alu_b) ? 32'd1 : 32'd0;
SLT:  alu_res = (signed_a < signed_b) ? 32'd1 : 32'd0;
endcase
end

endmodule
