
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grolbp_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016d0 <.init>:
  4016d0:	stp	x29, x30, [sp, #-16]!
  4016d4:	mov	x29, sp
  4016d8:	bl	402190 <sqrt@plt+0x690>
  4016dc:	ldp	x29, x30, [sp], #16
  4016e0:	ret

Disassembly of section .plt:

00000000004016f0 <_Znam@plt-0x20>:
  4016f0:	stp	x16, x30, [sp, #-16]!
  4016f4:	adrp	x16, 42a000 <_ZdlPvm@@Base+0x16608>
  4016f8:	ldr	x17, [x16, #4088]
  4016fc:	add	x16, x16, #0xff8
  401700:	br	x17
  401704:	nop
  401708:	nop
  40170c:	nop

0000000000401710 <_Znam@plt>:
  401710:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16]
  401718:	add	x16, x16, #0x0
  40171c:	br	x17

0000000000401720 <fputs@plt>:
  401720:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #8]
  401728:	add	x16, x16, #0x8
  40172c:	br	x17

0000000000401730 <memcpy@plt>:
  401730:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #16]
  401738:	add	x16, x16, #0x10
  40173c:	br	x17

0000000000401740 <fread@plt>:
  401740:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #24]
  401748:	add	x16, x16, #0x18
  40174c:	br	x17

0000000000401750 <ungetc@plt>:
  401750:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #32]
  401758:	add	x16, x16, #0x20
  40175c:	br	x17

0000000000401760 <_ZSt9terminatev@plt>:
  401760:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #40]
  401768:	add	x16, x16, #0x28
  40176c:	br	x17

0000000000401770 <isalnum@plt>:
  401770:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #48]
  401778:	add	x16, x16, #0x30
  40177c:	br	x17

0000000000401780 <strlen@plt>:
  401780:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #56]
  401788:	add	x16, x16, #0x38
  40178c:	br	x17

0000000000401790 <fprintf@plt>:
  401790:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #64]
  401798:	add	x16, x16, #0x40
  40179c:	br	x17

00000000004017a0 <perror@plt>:
  4017a0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #72]
  4017a8:	add	x16, x16, #0x48
  4017ac:	br	x17

00000000004017b0 <__cxa_begin_catch@plt>:
  4017b0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #80]
  4017b8:	add	x16, x16, #0x50
  4017bc:	br	x17

00000000004017c0 <putc@plt>:
  4017c0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #88]
  4017c8:	add	x16, x16, #0x58
  4017cc:	br	x17

00000000004017d0 <islower@plt>:
  4017d0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #96]
  4017d8:	add	x16, x16, #0x60
  4017dc:	br	x17

00000000004017e0 <fclose@plt>:
  4017e0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #104]
  4017e8:	add	x16, x16, #0x68
  4017ec:	br	x17

00000000004017f0 <isspace@plt>:
  4017f0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #112]
  4017f8:	add	x16, x16, #0x70
  4017fc:	br	x17

0000000000401800 <strtol@plt>:
  401800:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #120]
  401808:	add	x16, x16, #0x78
  40180c:	br	x17

0000000000401810 <abs@plt>:
  401810:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #128]
  401818:	add	x16, x16, #0x80
  40181c:	br	x17

0000000000401820 <free@plt>:
  401820:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #136]
  401828:	add	x16, x16, #0x88
  40182c:	br	x17

0000000000401830 <strchr@plt>:
  401830:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #144]
  401838:	add	x16, x16, #0x90
  40183c:	br	x17

0000000000401840 <_exit@plt>:
  401840:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #152]
  401848:	add	x16, x16, #0x98
  40184c:	br	x17

0000000000401850 <strcpy@plt>:
  401850:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #160]
  401858:	add	x16, x16, #0xa0
  40185c:	br	x17

0000000000401860 <strtok@plt>:
  401860:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #168]
  401868:	add	x16, x16, #0xa8
  40186c:	br	x17

0000000000401870 <sprintf@plt>:
  401870:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #176]
  401878:	add	x16, x16, #0xb0
  40187c:	br	x17

0000000000401880 <isxdigit@plt>:
  401880:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #184]
  401888:	add	x16, x16, #0xb8
  40188c:	br	x17

0000000000401890 <__libc_start_main@plt>:
  401890:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #192]
  401898:	add	x16, x16, #0xc0
  40189c:	br	x17

00000000004018a0 <isgraph@plt>:
  4018a0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #200]
  4018a8:	add	x16, x16, #0xc8
  4018ac:	br	x17

00000000004018b0 <getc@plt>:
  4018b0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #208]
  4018b8:	add	x16, x16, #0xd0
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #216]
  4018c8:	add	x16, x16, #0xd8
  4018cc:	br	x17

00000000004018d0 <isprint@plt>:
  4018d0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #224]
  4018d8:	add	x16, x16, #0xe0
  4018dc:	br	x17

00000000004018e0 <strncpy@plt>:
  4018e0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #232]
  4018e8:	add	x16, x16, #0xe8
  4018ec:	br	x17

00000000004018f0 <isupper@plt>:
  4018f0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #240]
  4018f8:	add	x16, x16, #0xf0
  4018fc:	br	x17

0000000000401900 <fputc@plt>:
  401900:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #248]
  401908:	add	x16, x16, #0xf8
  40190c:	br	x17

0000000000401910 <__isoc99_sscanf@plt>:
  401910:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #256]
  401918:	add	x16, x16, #0x100
  40191c:	br	x17

0000000000401920 <__cxa_atexit@plt>:
  401920:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #264]
  401928:	add	x16, x16, #0x108
  40192c:	br	x17

0000000000401930 <fflush@plt>:
  401930:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #272]
  401938:	add	x16, x16, #0x110
  40193c:	br	x17

0000000000401940 <tmpfile@plt>:
  401940:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #280]
  401948:	add	x16, x16, #0x118
  40194c:	br	x17

0000000000401950 <rewind@plt>:
  401950:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #288]
  401958:	add	x16, x16, #0x120
  40195c:	br	x17

0000000000401960 <isalpha@plt>:
  401960:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #296]
  401968:	add	x16, x16, #0x128
  40196c:	br	x17

0000000000401970 <_ZdaPv@plt>:
  401970:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #304]
  401978:	add	x16, x16, #0x130
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #312]
  401988:	add	x16, x16, #0x138
  40198c:	br	x17

0000000000401990 <wcwidth@plt>:
  401990:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #320]
  401998:	add	x16, x16, #0x140
  40199c:	br	x17

00000000004019a0 <fopen@plt>:
  4019a0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #328]
  4019a8:	add	x16, x16, #0x148
  4019ac:	br	x17

00000000004019b0 <strcmp@plt>:
  4019b0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #336]
  4019b8:	add	x16, x16, #0x150
  4019bc:	br	x17

00000000004019c0 <fgets@plt>:
  4019c0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #344]
  4019c8:	add	x16, x16, #0x158
  4019cc:	br	x17

00000000004019d0 <isdigit@plt>:
  4019d0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #352]
  4019d8:	add	x16, x16, #0x160
  4019dc:	br	x17

00000000004019e0 <write@plt>:
  4019e0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #360]
  4019e8:	add	x16, x16, #0x168
  4019ec:	br	x17

00000000004019f0 <malloc@plt>:
  4019f0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #368]
  4019f8:	add	x16, x16, #0x170
  4019fc:	br	x17

0000000000401a00 <ispunct@plt>:
  401a00:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #376]
  401a08:	add	x16, x16, #0x178
  401a0c:	br	x17

0000000000401a10 <iscntrl@plt>:
  401a10:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #384]
  401a18:	add	x16, x16, #0x180
  401a1c:	br	x17

0000000000401a20 <abort@plt>:
  401a20:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #392]
  401a28:	add	x16, x16, #0x188
  401a2c:	br	x17

0000000000401a30 <getenv@plt>:
  401a30:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #400]
  401a38:	add	x16, x16, #0x190
  401a3c:	br	x17

0000000000401a40 <strcasecmp@plt>:
  401a40:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #408]
  401a48:	add	x16, x16, #0x198
  401a4c:	br	x17

0000000000401a50 <__gxx_personality_v0@plt>:
  401a50:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #416]
  401a58:	add	x16, x16, #0x1a0
  401a5c:	br	x17

0000000000401a60 <tan@plt>:
  401a60:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #424]
  401a68:	add	x16, x16, #0x1a8
  401a6c:	br	x17

0000000000401a70 <exit@plt>:
  401a70:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #432]
  401a78:	add	x16, x16, #0x1b0
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #440]
  401a88:	add	x16, x16, #0x1b8
  401a8c:	br	x17

0000000000401a90 <_Unwind_Resume@plt>:
  401a90:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #448]
  401a98:	add	x16, x16, #0x1c0
  401a9c:	br	x17

0000000000401aa0 <ferror@plt>:
  401aa0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #456]
  401aa8:	add	x16, x16, #0x1c8
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #464]
  401ab8:	add	x16, x16, #0x1d0
  401abc:	br	x17

0000000000401ac0 <__cxa_pure_virtual@plt>:
  401ac0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #472]
  401ac8:	add	x16, x16, #0x1d8
  401acc:	br	x17

0000000000401ad0 <strcat@plt>:
  401ad0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #480]
  401ad8:	add	x16, x16, #0x1e0
  401adc:	br	x17

0000000000401ae0 <printf@plt>:
  401ae0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #488]
  401ae8:	add	x16, x16, #0x1e8
  401aec:	br	x17

0000000000401af0 <vfprintf@plt>:
  401af0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #496]
  401af8:	add	x16, x16, #0x1f0
  401afc:	br	x17

0000000000401b00 <sqrt@plt>:
  401b00:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #504]
  401b08:	add	x16, x16, #0x1f8
  401b0c:	br	x17

Disassembly of section .text:

0000000000401b10 <_Znwm@@Base-0x11de4>:
  401b10:	stp	x29, x30, [sp, #-16]!
  401b14:	mov	x29, sp
  401b18:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b1c:	add	x0, x0, #0x340
  401b20:	bl	413a28 <_ZdlPvm@@Base+0x30>
  401b24:	ldp	x29, x30, [sp], #16
  401b28:	ret
  401b2c:	stp	x29, x30, [sp, #-16]!
  401b30:	mov	x29, sp
  401b34:	bl	401b10 <sqrt@plt+0x10>
  401b38:	ldp	x29, x30, [sp], #16
  401b3c:	ret
  401b40:	stp	x29, x30, [sp, #-16]!
  401b44:	mov	x29, sp
  401b48:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b4c:	add	x0, x0, #0x4c8
  401b50:	bl	40a994 <sqrt@plt+0x8e94>
  401b54:	ldp	x29, x30, [sp], #16
  401b58:	ret
  401b5c:	sub	sp, sp, #0x30
  401b60:	stp	x29, x30, [sp, #32]
  401b64:	add	x29, sp, #0x20
  401b68:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  401b6c:	add	x8, x8, #0x550
  401b70:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b74:	add	x9, x9, #0x4d0
  401b78:	adrp	x0, 409000 <sqrt@plt+0x7500>
  401b7c:	add	x0, x0, #0x620
  401b80:	adrp	x2, 42b000 <_Znam@GLIBCXX_3.4>
  401b84:	add	x2, x2, #0x208
  401b88:	ldr	x8, [x8]
  401b8c:	stur	x8, [x29, #-8]
  401b90:	ldur	x1, [x29, #-8]
  401b94:	str	x0, [sp, #16]
  401b98:	mov	x0, x9
  401b9c:	str	x9, [sp, #8]
  401ba0:	str	x2, [sp]
  401ba4:	bl	408870 <sqrt@plt+0x6d70>
  401ba8:	ldr	x0, [sp, #16]
  401bac:	ldr	x1, [sp, #8]
  401bb0:	ldr	x2, [sp]
  401bb4:	bl	401920 <__cxa_atexit@plt>
  401bb8:	ldp	x29, x30, [sp, #32]
  401bbc:	add	sp, sp, #0x30
  401bc0:	ret
  401bc4:	stp	x29, x30, [sp, #-16]!
  401bc8:	mov	x29, sp
  401bcc:	bl	401b40 <sqrt@plt+0x40>
  401bd0:	bl	401b5c <sqrt@plt+0x5c>
  401bd4:	ldp	x29, x30, [sp], #16
  401bd8:	ret
  401bdc:	stp	x29, x30, [sp, #-16]!
  401be0:	mov	x29, sp
  401be4:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401be8:	add	x0, x0, #0x4f8
  401bec:	adrp	x8, 40a000 <sqrt@plt+0x8500>
  401bf0:	add	x8, x8, #0x994
  401bf4:	blr	x8
  401bf8:	ldp	x29, x30, [sp], #16
  401bfc:	ret
  401c00:	stp	x29, x30, [sp, #-16]!
  401c04:	mov	x29, sp
  401c08:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c0c:	add	x0, x0, #0x4f9
  401c10:	mov	w8, wzr
  401c14:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401c18:	add	x9, x9, #0x918
  401c1c:	mov	w1, w8
  401c20:	blr	x9
  401c24:	ldp	x29, x30, [sp], #16
  401c28:	ret
  401c2c:	stp	x29, x30, [sp, #-16]!
  401c30:	mov	x29, sp
  401c34:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c38:	add	x0, x0, #0x5f9
  401c3c:	mov	w8, wzr
  401c40:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401c44:	add	x9, x9, #0x918
  401c48:	mov	w1, w8
  401c4c:	blr	x9
  401c50:	ldp	x29, x30, [sp], #16
  401c54:	ret
  401c58:	stp	x29, x30, [sp, #-16]!
  401c5c:	mov	x29, sp
  401c60:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c64:	add	x0, x0, #0x6f9
  401c68:	mov	w8, wzr
  401c6c:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401c70:	add	x9, x9, #0x918
  401c74:	mov	w1, w8
  401c78:	blr	x9
  401c7c:	ldp	x29, x30, [sp], #16
  401c80:	ret
  401c84:	stp	x29, x30, [sp, #-16]!
  401c88:	mov	x29, sp
  401c8c:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c90:	add	x0, x0, #0x7f9
  401c94:	mov	w8, wzr
  401c98:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401c9c:	add	x9, x9, #0x918
  401ca0:	mov	w1, w8
  401ca4:	blr	x9
  401ca8:	ldp	x29, x30, [sp], #16
  401cac:	ret
  401cb0:	stp	x29, x30, [sp, #-16]!
  401cb4:	mov	x29, sp
  401cb8:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401cbc:	add	x0, x0, #0x8f9
  401cc0:	mov	w8, wzr
  401cc4:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401cc8:	add	x9, x9, #0x918
  401ccc:	mov	w1, w8
  401cd0:	blr	x9
  401cd4:	ldp	x29, x30, [sp], #16
  401cd8:	ret
  401cdc:	stp	x29, x30, [sp, #-16]!
  401ce0:	mov	x29, sp
  401ce4:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ce8:	add	x0, x0, #0x9f9
  401cec:	mov	w8, wzr
  401cf0:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401cf4:	add	x9, x9, #0x918
  401cf8:	mov	w1, w8
  401cfc:	blr	x9
  401d00:	ldp	x29, x30, [sp], #16
  401d04:	ret
  401d08:	stp	x29, x30, [sp, #-16]!
  401d0c:	mov	x29, sp
  401d10:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d14:	add	x0, x0, #0xaf9
  401d18:	mov	w8, wzr
  401d1c:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401d20:	add	x9, x9, #0x918
  401d24:	mov	w1, w8
  401d28:	blr	x9
  401d2c:	ldp	x29, x30, [sp], #16
  401d30:	ret
  401d34:	stp	x29, x30, [sp, #-16]!
  401d38:	mov	x29, sp
  401d3c:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d40:	add	x0, x0, #0xbf9
  401d44:	mov	w8, wzr
  401d48:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401d4c:	add	x9, x9, #0x918
  401d50:	mov	w1, w8
  401d54:	blr	x9
  401d58:	ldp	x29, x30, [sp], #16
  401d5c:	ret
  401d60:	stp	x29, x30, [sp, #-16]!
  401d64:	mov	x29, sp
  401d68:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d6c:	add	x0, x0, #0xcf9
  401d70:	mov	w8, wzr
  401d74:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401d78:	add	x9, x9, #0x918
  401d7c:	mov	w1, w8
  401d80:	blr	x9
  401d84:	ldp	x29, x30, [sp], #16
  401d88:	ret
  401d8c:	stp	x29, x30, [sp, #-16]!
  401d90:	mov	x29, sp
  401d94:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d98:	add	x0, x0, #0xdf9
  401d9c:	mov	w8, wzr
  401da0:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401da4:	add	x9, x9, #0x918
  401da8:	mov	w1, w8
  401dac:	blr	x9
  401db0:	ldp	x29, x30, [sp], #16
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-16]!
  401dbc:	mov	x29, sp
  401dc0:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401dc4:	add	x0, x0, #0xef9
  401dc8:	mov	w8, wzr
  401dcc:	adrp	x9, 40a000 <sqrt@plt+0x8500>
  401dd0:	add	x9, x9, #0x918
  401dd4:	mov	w1, w8
  401dd8:	blr	x9
  401ddc:	ldp	x29, x30, [sp], #16
  401de0:	ret
  401de4:	stp	x29, x30, [sp, #-16]!
  401de8:	mov	x29, sp
  401dec:	bl	401bdc <sqrt@plt+0xdc>
  401df0:	bl	401c00 <sqrt@plt+0x100>
  401df4:	bl	401c2c <sqrt@plt+0x12c>
  401df8:	bl	401c58 <sqrt@plt+0x158>
  401dfc:	bl	401c84 <sqrt@plt+0x184>
  401e00:	bl	401cb0 <sqrt@plt+0x1b0>
  401e04:	bl	401cdc <sqrt@plt+0x1dc>
  401e08:	bl	401d08 <sqrt@plt+0x208>
  401e0c:	bl	401d34 <sqrt@plt+0x234>
  401e10:	bl	401d60 <sqrt@plt+0x260>
  401e14:	bl	401d8c <sqrt@plt+0x28c>
  401e18:	bl	401db8 <sqrt@plt+0x2b8>
  401e1c:	ldp	x29, x30, [sp], #16
  401e20:	ret
  401e24:	stp	x29, x30, [sp, #-16]!
  401e28:	mov	x29, sp
  401e2c:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  401e30:	add	x0, x0, #0x0
  401e34:	adrp	x8, 40a000 <sqrt@plt+0x8500>
  401e38:	add	x8, x8, #0xd30
  401e3c:	blr	x8
  401e40:	ldp	x29, x30, [sp], #16
  401e44:	ret
  401e48:	stp	x29, x30, [sp, #-16]!
  401e4c:	mov	x29, sp
  401e50:	bl	401e24 <sqrt@plt+0x324>
  401e54:	ldp	x29, x30, [sp], #16
  401e58:	ret
  401e5c:	stp	x29, x30, [sp, #-16]!
  401e60:	mov	x29, sp
  401e64:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  401e68:	add	x0, x0, #0x10
  401e6c:	bl	40a994 <sqrt@plt+0x8e94>
  401e70:	ldp	x29, x30, [sp], #16
  401e74:	ret
  401e78:	stp	x29, x30, [sp, #-16]!
  401e7c:	mov	x29, sp
  401e80:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  401e84:	add	x0, x0, #0x11
  401e88:	bl	413a28 <_ZdlPvm@@Base+0x30>
  401e8c:	ldp	x29, x30, [sp], #16
  401e90:	ret
  401e94:	stp	x29, x30, [sp, #-16]!
  401e98:	mov	x29, sp
  401e9c:	bl	401e5c <sqrt@plt+0x35c>
  401ea0:	bl	401e78 <sqrt@plt+0x378>
  401ea4:	ldp	x29, x30, [sp], #16
  401ea8:	ret
  401eac:	sub	sp, sp, #0x30
  401eb0:	stp	x29, x30, [sp, #32]
  401eb4:	add	x29, sp, #0x20
  401eb8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  401ebc:	add	x8, x8, #0x18
  401ec0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  401ec4:	add	x1, x1, #0xf24
  401ec8:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  401ecc:	add	x2, x2, #0xf34
  401ed0:	mov	w9, wzr
  401ed4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x608>
  401ed8:	add	x0, x0, #0x118
  401edc:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  401ee0:	add	x10, x10, #0x208
  401ee4:	stur	x0, [x29, #-8]
  401ee8:	mov	x0, x8
  401eec:	mov	w3, w9
  401ef0:	mov	w4, w9
  401ef4:	str	x8, [sp, #16]
  401ef8:	str	x10, [sp, #8]
  401efc:	bl	413ee0 <_ZdlPvm@@Base+0x4e8>
  401f00:	ldur	x0, [x29, #-8]
  401f04:	ldr	x1, [sp, #16]
  401f08:	ldr	x2, [sp, #8]
  401f0c:	bl	401920 <__cxa_atexit@plt>
  401f10:	ldp	x29, x30, [sp, #32]
  401f14:	add	sp, sp, #0x30
  401f18:	ret
  401f1c:	stp	x29, x30, [sp, #-16]!
  401f20:	mov	x29, sp
  401f24:	bl	401eac <sqrt@plt+0x3ac>
  401f28:	ldp	x29, x30, [sp], #16
  401f2c:	ret
  401f30:	sub	sp, sp, #0x30
  401f34:	stp	x29, x30, [sp, #32]
  401f38:	add	x29, sp, #0x20
  401f3c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  401f40:	add	x8, x8, #0xc8
  401f44:	adrp	x9, 411000 <sqrt@plt+0xf500>
  401f48:	add	x9, x9, #0x56c
  401f4c:	adrp	x0, 411000 <sqrt@plt+0xf500>
  401f50:	add	x0, x0, #0x614
  401f54:	adrp	x2, 42b000 <_Znam@GLIBCXX_3.4>
  401f58:	add	x2, x2, #0x208
  401f5c:	stur	x0, [x29, #-8]
  401f60:	mov	x0, x8
  401f64:	str	x8, [sp, #16]
  401f68:	str	x2, [sp, #8]
  401f6c:	blr	x9
  401f70:	ldur	x0, [x29, #-8]
  401f74:	ldr	x1, [sp, #16]
  401f78:	ldr	x2, [sp, #8]
  401f7c:	bl	401920 <__cxa_atexit@plt>
  401f80:	ldp	x29, x30, [sp, #32]
  401f84:	add	sp, sp, #0x30
  401f88:	ret
  401f8c:	stp	x29, x30, [sp, #-16]!
  401f90:	mov	x29, sp
  401f94:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  401f98:	add	x0, x0, #0xd8
  401f9c:	adrp	x8, 411000 <sqrt@plt+0xf500>
  401fa0:	add	x8, x8, #0xf00
  401fa4:	blr	x8
  401fa8:	ldp	x29, x30, [sp], #16
  401fac:	ret
  401fb0:	stp	x29, x30, [sp, #-16]!
  401fb4:	mov	x29, sp
  401fb8:	bl	401f30 <sqrt@plt+0x430>
  401fbc:	bl	401f8c <sqrt@plt+0x48c>
  401fc0:	ldp	x29, x30, [sp], #16
  401fc4:	ret
  401fc8:	sub	sp, sp, #0x30
  401fcc:	stp	x29, x30, [sp, #32]
  401fd0:	add	x29, sp, #0x20
  401fd4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  401fd8:	add	x8, x8, #0x108
  401fdc:	adrp	x9, 413000 <sqrt@plt+0x11500>
  401fe0:	add	x9, x9, #0x2fc
  401fe4:	adrp	x0, 413000 <sqrt@plt+0x11500>
  401fe8:	add	x0, x0, #0x400
  401fec:	adrp	x2, 42b000 <_Znam@GLIBCXX_3.4>
  401ff0:	add	x2, x2, #0x208
  401ff4:	stur	x0, [x29, #-8]
  401ff8:	mov	x0, x8
  401ffc:	str	x8, [sp, #16]
  402000:	str	x2, [sp, #8]
  402004:	blr	x9
  402008:	ldur	x0, [x29, #-8]
  40200c:	ldr	x1, [sp, #16]
  402010:	ldr	x2, [sp, #8]
  402014:	bl	401920 <__cxa_atexit@plt>
  402018:	ldp	x29, x30, [sp, #32]
  40201c:	add	sp, sp, #0x30
  402020:	ret
  402024:	stp	x29, x30, [sp, #-16]!
  402028:	mov	x29, sp
  40202c:	bl	401fc8 <sqrt@plt+0x4c8>
  402030:	ldp	x29, x30, [sp], #16
  402034:	ret
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  402044:	add	x0, x0, #0x130
  402048:	adrp	x8, 413000 <sqrt@plt+0x11500>
  40204c:	add	x8, x8, #0xa28
  402050:	blr	x8
  402054:	ldp	x29, x30, [sp], #16
  402058:	ret
  40205c:	stp	x29, x30, [sp, #-16]!
  402060:	mov	x29, sp
  402064:	bl	402038 <sqrt@plt+0x538>
  402068:	ldp	x29, x30, [sp], #16
  40206c:	ret
  402070:	stp	x29, x30, [sp, #-16]!
  402074:	mov	x29, sp
  402078:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  40207c:	add	x0, x0, #0x540
  402080:	bl	40a7a0 <sqrt@plt+0x8ca0>
  402084:	ldp	x29, x30, [sp], #16
  402088:	ret
  40208c:	stp	x29, x30, [sp, #-16]!
  402090:	mov	x29, sp
  402094:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  402098:	add	x0, x0, #0x548
  40209c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  4020a0:	add	x1, x1, #0x99b
  4020a4:	mov	w8, wzr
  4020a8:	adrp	x9, 414000 <_ZdlPvm@@Base+0x608>
  4020ac:	add	x9, x9, #0x90c
  4020b0:	mov	w2, w8
  4020b4:	blr	x9
  4020b8:	ldp	x29, x30, [sp], #16
  4020bc:	ret
  4020c0:	stp	x29, x30, [sp, #-16]!
  4020c4:	mov	x29, sp
  4020c8:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  4020cc:	add	x0, x0, #0x550
  4020d0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  4020d4:	add	x1, x1, #0x738
  4020d8:	mov	w8, wzr
  4020dc:	adrp	x9, 414000 <_ZdlPvm@@Base+0x608>
  4020e0:	add	x9, x9, #0x90c
  4020e4:	mov	w2, w8
  4020e8:	blr	x9
  4020ec:	ldp	x29, x30, [sp], #16
  4020f0:	ret
  4020f4:	stp	x29, x30, [sp, #-16]!
  4020f8:	mov	x29, sp
  4020fc:	bl	402070 <sqrt@plt+0x570>
  402100:	bl	40208c <sqrt@plt+0x58c>
  402104:	bl	4020c0 <sqrt@plt+0x5c0>
  402108:	ldp	x29, x30, [sp], #16
  40210c:	ret
  402110:	stp	x29, x30, [sp, #-16]!
  402114:	mov	x29, sp
  402118:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  40211c:	add	x0, x0, #0x558
  402120:	bl	40a994 <sqrt@plt+0x8e94>
  402124:	ldp	x29, x30, [sp], #16
  402128:	ret
  40212c:	stp	x29, x30, [sp, #-16]!
  402130:	mov	x29, sp
  402134:	bl	402110 <sqrt@plt+0x610>
  402138:	ldp	x29, x30, [sp], #16
  40213c:	ret
  402140:	mov	x29, #0x0                   	// #0
  402144:	mov	x30, #0x0                   	// #0
  402148:	mov	x5, x0
  40214c:	ldr	x1, [sp]
  402150:	add	x2, sp, #0x8
  402154:	mov	x6, sp
  402158:	movz	x0, #0x0, lsl #48
  40215c:	movk	x0, #0x0, lsl #32
  402160:	movk	x0, #0x40, lsl #16
  402164:	movk	x0, #0x43d0
  402168:	movz	x3, #0x0, lsl #48
  40216c:	movk	x3, #0x0, lsl #32
  402170:	movk	x3, #0x41, lsl #16
  402174:	movk	x3, #0x52b0
  402178:	movz	x4, #0x0, lsl #48
  40217c:	movk	x4, #0x0, lsl #32
  402180:	movk	x4, #0x41, lsl #16
  402184:	movk	x4, #0x5330
  402188:	bl	401890 <__libc_start_main@plt>
  40218c:	bl	401a20 <abort@plt>
  402190:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x16608>
  402194:	ldr	x0, [x0, #4064]
  402198:	cbz	x0, 4021a0 <sqrt@plt+0x6a0>
  40219c:	b	401ab0 <__gmon_start__@plt>
  4021a0:	ret
  4021a4:	nop
  4021a8:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021ac:	add	x0, x0, #0x320
  4021b0:	adrp	x1, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021b4:	add	x1, x1, #0x320
  4021b8:	cmp	x1, x0
  4021bc:	b.eq	4021d4 <sqrt@plt+0x6d4>  // b.none
  4021c0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  4021c4:	ldr	x1, [x1, #848]
  4021c8:	cbz	x1, 4021d4 <sqrt@plt+0x6d4>
  4021cc:	mov	x16, x1
  4021d0:	br	x16
  4021d4:	ret
  4021d8:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021dc:	add	x0, x0, #0x320
  4021e0:	adrp	x1, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021e4:	add	x1, x1, #0x320
  4021e8:	sub	x1, x1, x0
  4021ec:	lsr	x2, x1, #63
  4021f0:	add	x1, x2, x1, asr #3
  4021f4:	cmp	xzr, x1, asr #1
  4021f8:	asr	x1, x1, #1
  4021fc:	b.eq	402214 <sqrt@plt+0x714>  // b.none
  402200:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1608>
  402204:	ldr	x2, [x2, #856]
  402208:	cbz	x2, 402214 <sqrt@plt+0x714>
  40220c:	mov	x16, x2
  402210:	br	x16
  402214:	ret
  402218:	stp	x29, x30, [sp, #-32]!
  40221c:	mov	x29, sp
  402220:	str	x19, [sp, #16]
  402224:	adrp	x19, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402228:	ldrb	w0, [x19, #824]
  40222c:	cbnz	w0, 40223c <sqrt@plt+0x73c>
  402230:	bl	4021a8 <sqrt@plt+0x6a8>
  402234:	mov	w0, #0x1                   	// #1
  402238:	strb	w0, [x19, #824]
  40223c:	ldr	x19, [sp, #16]
  402240:	ldp	x29, x30, [sp], #32
  402244:	ret
  402248:	b	4021d8 <sqrt@plt+0x6d8>
  40224c:	sub	sp, sp, #0x30
  402250:	stp	x29, x30, [sp, #32]
  402254:	add	x29, sp, #0x20
  402258:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  40225c:	add	x8, x8, #0x548
  402260:	add	x8, x8, #0x10
  402264:	stur	x0, [x29, #-8]
  402268:	str	x1, [sp, #16]
  40226c:	ldur	x9, [x29, #-8]
  402270:	ldr	x1, [sp, #16]
  402274:	mov	x0, x9
  402278:	str	x8, [sp, #8]
  40227c:	str	x9, [sp]
  402280:	bl	40ba5c <sqrt@plt+0x9f5c>
  402284:	ldr	x8, [sp, #8]
  402288:	ldr	x9, [sp]
  40228c:	str	x8, [x9]
  402290:	ldp	x29, x30, [sp, #32]
  402294:	add	sp, sp, #0x30
  402298:	ret
  40229c:	sub	sp, sp, #0x20
  4022a0:	stp	x29, x30, [sp, #16]
  4022a4:	add	x29, sp, #0x10
  4022a8:	str	x0, [sp, #8]
  4022ac:	ldr	x0, [sp, #8]
  4022b0:	bl	40bb08 <sqrt@plt+0xa008>
  4022b4:	ldp	x29, x30, [sp, #16]
  4022b8:	add	sp, sp, #0x20
  4022bc:	ret
  4022c0:	sub	sp, sp, #0x20
  4022c4:	stp	x29, x30, [sp, #16]
  4022c8:	add	x29, sp, #0x10
  4022cc:	adrp	x8, 402000 <sqrt@plt+0x500>
  4022d0:	add	x8, x8, #0x29c
  4022d4:	str	x0, [sp, #8]
  4022d8:	ldr	x9, [sp, #8]
  4022dc:	mov	x0, x9
  4022e0:	str	x9, [sp]
  4022e4:	blr	x8
  4022e8:	ldr	x0, [sp]
  4022ec:	bl	4139cc <_ZdlPv@@Base>
  4022f0:	ldp	x29, x30, [sp, #16]
  4022f4:	add	sp, sp, #0x20
  4022f8:	ret
  4022fc:	sub	sp, sp, #0x50
  402300:	stp	x29, x30, [sp, #64]
  402304:	add	x29, sp, #0x40
  402308:	mov	x8, #0x78                  	// #120
  40230c:	adrp	x9, 402000 <sqrt@plt+0x500>
  402310:	add	x9, x9, #0x24c
  402314:	stur	x0, [x29, #-16]
  402318:	mov	x0, x8
  40231c:	str	x9, [sp, #16]
  402320:	bl	4138f4 <_Znwm@@Base>
  402324:	ldur	x1, [x29, #-16]
  402328:	str	x0, [sp, #8]
  40232c:	ldr	x8, [sp, #16]
  402330:	blr	x8
  402334:	b	402338 <sqrt@plt+0x838>
  402338:	ldr	x8, [sp, #8]
  40233c:	stur	x8, [x29, #-24]
  402340:	ldur	x9, [x29, #-24]
  402344:	mov	x10, xzr
  402348:	str	x10, [x9, #104]
  40234c:	ldur	x9, [x29, #-24]
  402350:	mov	w11, #0x1                   	// #1
  402354:	strb	w11, [x9, #112]
  402358:	ldur	x0, [x29, #-24]
  40235c:	mov	x1, x10
  402360:	mov	w11, wzr
  402364:	mov	w2, w11
  402368:	bl	40d674 <sqrt@plt+0xbb74>
  40236c:	cbnz	w0, 4023b0 <sqrt@plt+0x8b0>
  402370:	ldur	x8, [x29, #-24]
  402374:	str	x8, [sp]
  402378:	cbz	x8, 402390 <sqrt@plt+0x890>
  40237c:	ldr	x8, [sp]
  402380:	ldr	x9, [x8]
  402384:	ldr	x9, [x9, #8]
  402388:	mov	x0, x8
  40238c:	blr	x9
  402390:	mov	x8, xzr
  402394:	stur	x8, [x29, #-8]
  402398:	b	4023b8 <sqrt@plt+0x8b8>
  40239c:	str	x0, [sp, #32]
  4023a0:	str	w1, [sp, #28]
  4023a4:	ldr	x0, [sp, #8]
  4023a8:	bl	4139cc <_ZdlPv@@Base>
  4023ac:	b	4023c8 <sqrt@plt+0x8c8>
  4023b0:	ldur	x8, [x29, #-24]
  4023b4:	stur	x8, [x29, #-8]
  4023b8:	ldur	x0, [x29, #-8]
  4023bc:	ldp	x29, x30, [sp, #64]
  4023c0:	add	sp, sp, #0x50
  4023c4:	ret
  4023c8:	ldr	x0, [sp, #32]
  4023cc:	bl	401a90 <_Unwind_Resume@plt>
  4023d0:	sub	sp, sp, #0x70
  4023d4:	stp	x29, x30, [sp, #96]
  4023d8:	add	x29, sp, #0x60
  4023dc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  4023e0:	add	x8, x8, #0x638
  4023e4:	stur	x0, [x29, #-8]
  4023e8:	stur	x1, [x29, #-16]
  4023ec:	stur	x2, [x29, #-24]
  4023f0:	stur	x3, [x29, #-32]
  4023f4:	stur	w4, [x29, #-36]
  4023f8:	ldur	x9, [x29, #-8]
  4023fc:	ldur	x0, [x29, #-16]
  402400:	mov	x1, x8
  402404:	str	x9, [sp, #32]
  402408:	bl	4019b0 <strcmp@plt>
  40240c:	cbnz	w0, 4024a8 <sqrt@plt+0x9a8>
  402410:	ldur	x8, [x29, #-24]
  402414:	cbnz	x8, 402468 <sqrt@plt+0x968>
  402418:	ldur	x0, [x29, #-32]
  40241c:	ldur	w1, [x29, #-36]
  402420:	ldur	x8, [x29, #-16]
  402424:	add	x9, sp, #0x28
  402428:	str	x0, [sp, #24]
  40242c:	mov	x0, x9
  402430:	str	w1, [sp, #20]
  402434:	mov	x1, x8
  402438:	str	x9, [sp, #8]
  40243c:	bl	40ace0 <sqrt@plt+0x91e0>
  402440:	ldr	x0, [sp, #24]
  402444:	ldr	w1, [sp, #20]
  402448:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1608>
  40244c:	add	x2, x2, #0x640
  402450:	ldr	x3, [sp, #8]
  402454:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  402458:	add	x8, x8, #0x0
  40245c:	mov	x4, x8
  402460:	mov	x5, x8
  402464:	bl	40b49c <sqrt@plt+0x999c>
  402468:	ldur	x0, [x29, #-24]
  40246c:	bl	401780 <strlen@plt>
  402470:	add	x0, x0, #0x1
  402474:	bl	401710 <_Znam@plt>
  402478:	ldr	x8, [sp, #32]
  40247c:	str	x0, [x8, #104]
  402480:	ldr	x0, [x8, #104]
  402484:	ldur	x1, [x29, #-24]
  402488:	bl	401850 <strcpy@plt>
  40248c:	ldur	x8, [x29, #-24]
  402490:	ldrb	w9, [x8]
  402494:	cmp	w9, #0x4e
  402498:	b.ne	4024a8 <sqrt@plt+0x9a8>  // b.any
  40249c:	mov	w8, #0x0                   	// #0
  4024a0:	ldr	x9, [sp, #32]
  4024a4:	strb	w8, [x9, #112]
  4024a8:	ldp	x29, x30, [sp, #96]
  4024ac:	add	sp, sp, #0x70
  4024b0:	ret
  4024b4:	sub	sp, sp, #0x80
  4024b8:	stp	x29, x30, [sp, #112]
  4024bc:	add	x29, sp, #0x70
  4024c0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  4024c4:	add	x8, x8, #0x570
  4024c8:	add	x8, x8, #0x10
  4024cc:	mov	w9, #0x1                   	// #1
  4024d0:	mov	w10, #0xffffffff            	// #-1
  4024d4:	mov	x11, xzr
  4024d8:	mov	w12, #0x0                   	// #0
  4024dc:	adrp	x13, 42b000 <_Znam@GLIBCXX_3.4>
  4024e0:	add	x13, x13, #0x4dc
  4024e4:	stur	x0, [x29, #-8]
  4024e8:	stur	w1, [x29, #-12]
  4024ec:	stur	d0, [x29, #-24]
  4024f0:	stur	d1, [x29, #-32]
  4024f4:	ldur	x14, [x29, #-8]
  4024f8:	mov	x0, x14
  4024fc:	str	x8, [sp, #56]
  402500:	str	w9, [sp, #52]
  402504:	str	w10, [sp, #48]
  402508:	str	x11, [sp, #40]
  40250c:	str	w12, [sp, #36]
  402510:	str	x13, [sp, #24]
  402514:	str	x14, [sp, #16]
  402518:	bl	408978 <sqrt@plt+0x6e78>
  40251c:	ldr	x8, [sp, #56]
  402520:	ldr	x11, [sp, #16]
  402524:	str	x8, [x11]
  402528:	ldr	w9, [sp, #52]
  40252c:	str	w9, [x11, #52]
  402530:	str	wzr, [x11, #56]
  402534:	ldr	w10, [sp, #48]
  402538:	str	w10, [x11, #60]
  40253c:	ldr	x13, [sp, #40]
  402540:	str	x13, [x11, #72]
  402544:	str	wzr, [x11, #80]
  402548:	ldr	w12, [sp, #36]
  40254c:	strh	w12, [x11, #84]
  402550:	str	w10, [x11, #92]
  402554:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402558:	add	x8, x8, #0x328
  40255c:	ldr	x0, [x8]
  402560:	bl	402768 <sqrt@plt+0xc68>
  402564:	b	402568 <sqrt@plt+0xa68>
  402568:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40256c:	add	x0, x0, #0x662
  402570:	bl	402788 <sqrt@plt+0xc88>
  402574:	b	402578 <sqrt@plt+0xa78>
  402578:	bl	4027b8 <sqrt@plt+0xcb8>
  40257c:	b	402580 <sqrt@plt+0xa80>
  402580:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402584:	add	x0, x0, #0x66b
  402588:	bl	402788 <sqrt@plt+0xc88>
  40258c:	b	402590 <sqrt@plt+0xa90>
  402590:	ldr	x8, [sp, #24]
  402594:	ldr	w9, [x8]
  402598:	cmp	w9, #0x0
  40259c:	cset	w9, ge  // ge = tcont
  4025a0:	tbnz	w9, #0, 4025c4 <sqrt@plt+0xac4>
  4025a4:	ldr	x8, [sp, #24]
  4025a8:	str	wzr, [x8]
  4025ac:	b	4025c4 <sqrt@plt+0xac4>
  4025b0:	stur	x0, [x29, #-40]
  4025b4:	stur	w1, [x29, #-44]
  4025b8:	ldr	x0, [sp, #16]
  4025bc:	bl	4089ac <sqrt@plt+0x6eac>
  4025c0:	b	402760 <sqrt@plt+0xc60>
  4025c4:	mov	w8, #0xe                   	// #14
  4025c8:	ldr	x9, [sp, #16]
  4025cc:	str	w8, [x9, #96]
  4025d0:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4025d4:	add	x10, x10, #0x38
  4025d8:	ldr	x10, [x10]
  4025dc:	cbz	x10, 402624 <sqrt@plt+0xb24>
  4025e0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4025e4:	add	x8, x8, #0x38
  4025e8:	ldr	x0, [x8]
  4025ec:	bl	402824 <sqrt@plt+0xd24>
  4025f0:	str	w0, [sp, #12]
  4025f4:	b	4025f8 <sqrt@plt+0xaf8>
  4025f8:	ldr	w8, [sp, #12]
  4025fc:	ldr	x9, [sp, #16]
  402600:	str	w8, [x9, #96]
  402604:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  402608:	add	x10, x10, #0x34
  40260c:	ldr	w11, [x10]
  402610:	str	w11, [x9, #100]
  402614:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  402618:	add	x10, x10, #0x30
  40261c:	ldr	w11, [x10]
  402620:	str	w11, [x9, #104]
  402624:	ldur	w8, [x29, #-12]
  402628:	cmp	w8, #0x0
  40262c:	cset	w8, lt  // lt = tstop
  402630:	tbnz	w8, #0, 402684 <sqrt@plt+0xb84>
  402634:	ldur	w8, [x29, #-12]
  402638:	ldr	x9, [sp, #16]
  40263c:	str	w8, [x9, #96]
  402640:	ldur	d0, [x29, #-32]
  402644:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  402648:	add	x10, x10, #0x28
  40264c:	ldr	w8, [x10]
  402650:	scvtf	d1, w8
  402654:	fmul	d0, d0, d1
  402658:	fmov	d1, #5.000000000000000000e-01
  40265c:	fadd	d0, d0, d1
  402660:	fcvtzs	w8, d0
  402664:	str	w8, [x9, #100]
  402668:	ldur	d0, [x29, #-24]
  40266c:	ldr	w8, [x10]
  402670:	scvtf	d2, w8
  402674:	fmul	d0, d0, d2
  402678:	fadd	d0, d0, d1
  40267c:	fcvtzs	w8, d0
  402680:	str	w8, [x9, #104]
  402684:	ldr	x8, [sp, #16]
  402688:	ldr	w9, [x8, #96]
  40268c:	cmp	w9, #0x50
  402690:	b.ge	4026bc <sqrt@plt+0xbbc>  // b.tcont
  402694:	ldr	x8, [sp, #16]
  402698:	ldr	w9, [x8, #96]
  40269c:	ldr	x10, [sp, #24]
  4026a0:	ldr	w11, [x10]
  4026a4:	orr	w1, w9, w11
  4026a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4026ac:	add	x0, x0, #0x682
  4026b0:	bl	4028c4 <sqrt@plt+0xdc4>
  4026b4:	b	4026b8 <sqrt@plt+0xbb8>
  4026b8:	b	4026e8 <sqrt@plt+0xbe8>
  4026bc:	ldr	x8, [sp, #16]
  4026c0:	ldr	w9, [x8, #96]
  4026c4:	ldr	x10, [sp, #24]
  4026c8:	ldr	w11, [x10]
  4026cc:	orr	w1, w9, w11
  4026d0:	ldr	w2, [x8, #100]
  4026d4:	ldr	w3, [x8, #104]
  4026d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4026dc:	add	x0, x0, #0x688
  4026e0:	bl	4028c4 <sqrt@plt+0xdc4>
  4026e4:	b	4026e8 <sqrt@plt+0xbe8>
  4026e8:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  4026ec:	add	x8, x8, #0x4e0
  4026f0:	ldr	w1, [x8]
  4026f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4026f8:	add	x0, x0, #0x694
  4026fc:	bl	4028c4 <sqrt@plt+0xdc4>
  402700:	b	402704 <sqrt@plt+0xc04>
  402704:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402708:	add	x0, x0, #0x69b
  40270c:	bl	402788 <sqrt@plt+0xc88>
  402710:	b	402714 <sqrt@plt+0xc14>
  402714:	mov	w8, wzr
  402718:	mov	w0, w8
  40271c:	mov	w1, w8
  402720:	bl	40297c <sqrt@plt+0xe7c>
  402724:	b	402728 <sqrt@plt+0xc28>
  402728:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40272c:	add	x0, x0, #0x6b1
  402730:	bl	402788 <sqrt@plt+0xc88>
  402734:	b	402738 <sqrt@plt+0xc38>
  402738:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40273c:	add	x0, x0, #0x6ba
  402740:	bl	402788 <sqrt@plt+0xc88>
  402744:	b	402748 <sqrt@plt+0xc48>
  402748:	mov	w8, #0x0                   	// #0
  40274c:	ldr	x9, [sp, #16]
  402750:	strh	w8, [x9, #84]
  402754:	ldp	x29, x30, [sp, #112]
  402758:	add	sp, sp, #0x80
  40275c:	ret
  402760:	ldur	x0, [x29, #-40]
  402764:	bl	401a90 <_Unwind_Resume@plt>
  402768:	sub	sp, sp, #0x10
  40276c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402770:	add	x8, x8, #0x448
  402774:	str	x0, [sp, #8]
  402778:	ldr	x9, [sp, #8]
  40277c:	str	x9, [x8]
  402780:	add	sp, sp, #0x10
  402784:	ret
  402788:	sub	sp, sp, #0x20
  40278c:	stp	x29, x30, [sp, #16]
  402790:	add	x29, sp, #0x10
  402794:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402798:	add	x8, x8, #0x448
  40279c:	str	x0, [sp, #8]
  4027a0:	ldr	x0, [sp, #8]
  4027a4:	ldr	x1, [x8]
  4027a8:	bl	401720 <fputs@plt>
  4027ac:	ldp	x29, x30, [sp, #16]
  4027b0:	add	sp, sp, #0x20
  4027b4:	ret
  4027b8:	sub	sp, sp, #0x20
  4027bc:	stp	x29, x30, [sp, #16]
  4027c0:	add	x29, sp, #0x10
  4027c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4027c8:	add	x0, x0, #0x923
  4027cc:	bl	402788 <sqrt@plt+0xc88>
  4027d0:	stur	wzr, [x29, #-4]
  4027d4:	ldur	w8, [x29, #-4]
  4027d8:	mov	w9, w8
  4027dc:	cmp	x9, #0x2ca
  4027e0:	b.cs	40280c <sqrt@plt+0xd0c>  // b.hs, b.nlast
  4027e4:	ldur	w8, [x29, #-4]
  4027e8:	mov	w9, w8
  4027ec:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  4027f0:	add	x10, x10, #0x210
  4027f4:	ldrb	w0, [x10, x9]
  4027f8:	bl	402bc4 <sqrt@plt+0x10c4>
  4027fc:	ldur	w8, [x29, #-4]
  402800:	add	w8, w8, #0x1
  402804:	stur	w8, [x29, #-4]
  402808:	b	4027d4 <sqrt@plt+0xcd4>
  40280c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402810:	add	x0, x0, #0x93b
  402814:	bl	402788 <sqrt@plt+0xc88>
  402818:	ldp	x29, x30, [sp, #16]
  40281c:	add	sp, sp, #0x20
  402820:	ret
  402824:	sub	sp, sp, #0x30
  402828:	stp	x29, x30, [sp, #32]
  40282c:	add	x29, sp, #0x20
  402830:	str	x0, [sp, #16]
  402834:	str	wzr, [sp, #12]
  402838:	ldr	w8, [sp, #12]
  40283c:	mov	w9, w8
  402840:	cmp	x9, #0x4
  402844:	b.cs	4028ac <sqrt@plt+0xdac>  // b.hs, b.nlast
  402848:	ldr	w8, [sp, #12]
  40284c:	mov	w9, w8
  402850:	mov	x10, #0x10                  	// #16
  402854:	mul	x9, x10, x9
  402858:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  40285c:	add	x10, x10, #0x610
  402860:	add	x9, x10, x9
  402864:	ldr	x0, [x9]
  402868:	ldr	x1, [sp, #16]
  40286c:	bl	401a40 <strcasecmp@plt>
  402870:	cbnz	w0, 40289c <sqrt@plt+0xd9c>
  402874:	ldr	w8, [sp, #12]
  402878:	mov	w9, w8
  40287c:	mov	x10, #0x10                  	// #16
  402880:	mul	x9, x10, x9
  402884:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  402888:	add	x10, x10, #0x610
  40288c:	add	x9, x10, x9
  402890:	ldr	w8, [x9, #8]
  402894:	stur	w8, [x29, #-4]
  402898:	b	4028b4 <sqrt@plt+0xdb4>
  40289c:	ldr	w8, [sp, #12]
  4028a0:	add	w8, w8, #0x1
  4028a4:	str	w8, [sp, #12]
  4028a8:	b	402838 <sqrt@plt+0xd38>
  4028ac:	mov	w8, #0x52                  	// #82
  4028b0:	stur	w8, [x29, #-4]
  4028b4:	ldur	w0, [x29, #-4]
  4028b8:	ldp	x29, x30, [sp, #32]
  4028bc:	add	sp, sp, #0x30
  4028c0:	ret
  4028c4:	sub	sp, sp, #0x130
  4028c8:	stp	x29, x30, [sp, #272]
  4028cc:	str	x28, [sp, #288]
  4028d0:	add	x29, sp, #0x110
  4028d4:	sub	x8, x29, #0x28
  4028d8:	str	q7, [sp, #112]
  4028dc:	str	q6, [sp, #96]
  4028e0:	str	q5, [sp, #80]
  4028e4:	str	q4, [sp, #64]
  4028e8:	str	q3, [sp, #48]
  4028ec:	str	q2, [sp, #32]
  4028f0:	str	q1, [sp, #16]
  4028f4:	str	q0, [sp]
  4028f8:	str	x7, [sp, #184]
  4028fc:	str	x6, [sp, #176]
  402900:	str	x5, [sp, #168]
  402904:	str	x4, [sp, #160]
  402908:	str	x3, [sp, #152]
  40290c:	str	x2, [sp, #144]
  402910:	str	x1, [sp, #136]
  402914:	stur	x0, [x29, #-8]
  402918:	mov	w9, #0xffffff80            	// #-128
  40291c:	stur	w9, [x29, #-12]
  402920:	mov	w9, #0xffffffc8            	// #-56
  402924:	stur	w9, [x29, #-16]
  402928:	mov	x10, sp
  40292c:	add	x10, x10, #0x80
  402930:	stur	x10, [x29, #-24]
  402934:	add	x10, sp, #0x88
  402938:	add	x10, x10, #0x38
  40293c:	stur	x10, [x29, #-32]
  402940:	add	x10, x29, #0x20
  402944:	stur	x10, [x29, #-40]
  402948:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40294c:	ldr	x0, [x10, #1096]
  402950:	ldur	x1, [x29, #-8]
  402954:	ldr	q0, [x8]
  402958:	ldr	q1, [x8, #16]
  40295c:	stur	q1, [x29, #-64]
  402960:	stur	q0, [x29, #-80]
  402964:	sub	x2, x29, #0x50
  402968:	bl	401af0 <vfprintf@plt>
  40296c:	ldr	x28, [sp, #288]
  402970:	ldp	x29, x30, [sp, #272]
  402974:	add	sp, sp, #0x130
  402978:	ret
  40297c:	sub	sp, sp, #0x20
  402980:	stp	x29, x30, [sp, #16]
  402984:	add	x29, sp, #0x10
  402988:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40298c:	add	x8, x8, #0x448
  402990:	adrp	x9, 415000 <_ZdlPvm@@Base+0x1608>
  402994:	add	x9, x9, #0x945
  402998:	stur	w0, [x29, #-4]
  40299c:	str	w1, [sp, #8]
  4029a0:	ldr	x0, [x8]
  4029a4:	ldr	w2, [sp, #8]
  4029a8:	ldur	w3, [x29, #-4]
  4029ac:	mov	x1, x9
  4029b0:	bl	401790 <fprintf@plt>
  4029b4:	ldp	x29, x30, [sp, #16]
  4029b8:	add	sp, sp, #0x20
  4029bc:	ret
  4029c0:	sub	sp, sp, #0x30
  4029c4:	stp	x29, x30, [sp, #32]
  4029c8:	add	x29, sp, #0x20
  4029cc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  4029d0:	add	x8, x8, #0x570
  4029d4:	add	x8, x8, #0x10
  4029d8:	adrp	x9, 415000 <_ZdlPvm@@Base+0x1608>
  4029dc:	add	x9, x9, #0x6c5
  4029e0:	stur	x0, [x29, #-8]
  4029e4:	ldur	x10, [x29, #-8]
  4029e8:	str	x8, [x10]
  4029ec:	mov	x0, x9
  4029f0:	str	x10, [sp]
  4029f4:	bl	402788 <sqrt@plt+0xc88>
  4029f8:	b	4029fc <sqrt@plt+0xefc>
  4029fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402a00:	add	x0, x0, #0x6cc
  402a04:	bl	402788 <sqrt@plt+0xc88>
  402a08:	b	402a0c <sqrt@plt+0xf0c>
  402a0c:	ldr	x0, [sp]
  402a10:	bl	4089ac <sqrt@plt+0x6eac>
  402a14:	ldp	x29, x30, [sp, #32]
  402a18:	add	sp, sp, #0x30
  402a1c:	ret
  402a20:	str	x0, [sp, #16]
  402a24:	str	w1, [sp, #12]
  402a28:	ldr	x0, [sp]
  402a2c:	bl	4089ac <sqrt@plt+0x6eac>
  402a30:	ldr	x0, [sp, #16]
  402a34:	bl	40531c <sqrt@plt+0x381c>
  402a38:	sub	sp, sp, #0x20
  402a3c:	stp	x29, x30, [sp, #16]
  402a40:	add	x29, sp, #0x10
  402a44:	adrp	x8, 402000 <sqrt@plt+0x500>
  402a48:	add	x8, x8, #0x9c0
  402a4c:	str	x0, [sp, #8]
  402a50:	ldr	x9, [sp, #8]
  402a54:	mov	x0, x9
  402a58:	str	x9, [sp]
  402a5c:	blr	x8
  402a60:	ldr	x0, [sp]
  402a64:	bl	4139cc <_ZdlPv@@Base>
  402a68:	ldp	x29, x30, [sp, #16]
  402a6c:	add	sp, sp, #0x20
  402a70:	ret
  402a74:	sub	sp, sp, #0x10
  402a78:	str	x0, [sp, #8]
  402a7c:	str	w1, [sp, #4]
  402a80:	add	sp, sp, #0x10
  402a84:	ret
  402a88:	sub	sp, sp, #0x30
  402a8c:	stp	x29, x30, [sp, #32]
  402a90:	add	x29, sp, #0x20
  402a94:	stur	x0, [x29, #-8]
  402a98:	stur	w1, [x29, #-12]
  402a9c:	ldur	x8, [x29, #-8]
  402aa0:	str	x8, [sp, #8]
  402aa4:	bl	402ad4 <sqrt@plt+0xfd4>
  402aa8:	cbz	w0, 402ab4 <sqrt@plt+0xfb4>
  402aac:	ldr	x0, [sp, #8]
  402ab0:	bl	402af0 <sqrt@plt+0xff0>
  402ab4:	mov	w0, #0xc                   	// #12
  402ab8:	bl	402bc4 <sqrt@plt+0x10c4>
  402abc:	mov	w8, #0xffffffff            	// #-1
  402ac0:	ldr	x9, [sp, #8]
  402ac4:	str	w8, [x9, #60]
  402ac8:	ldp	x29, x30, [sp, #32]
  402acc:	add	sp, sp, #0x30
  402ad0:	ret
  402ad4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402ad8:	add	x8, x8, #0x450
  402adc:	ldr	x8, [x8]
  402ae0:	cmp	x8, #0x0
  402ae4:	cset	w9, ne  // ne = any
  402ae8:	and	w0, w9, #0x1
  402aec:	ret
  402af0:	stp	x29, x30, [sp, #-32]!
  402af4:	str	x28, [sp, #16]
  402af8:	mov	x29, sp
  402afc:	sub	sp, sp, #0x430
  402b00:	mov	w8, #0x1                   	// #1
  402b04:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b08:	add	x9, x9, #0x448
  402b0c:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b10:	add	x10, x10, #0x450
  402b14:	stur	x0, [x29, #-8]
  402b18:	str	w8, [sp, #36]
  402b1c:	str	x9, [sp, #24]
  402b20:	str	x10, [sp, #16]
  402b24:	bl	403398 <sqrt@plt+0x1898>
  402b28:	ldr	x9, [sp, #24]
  402b2c:	ldr	x0, [x9]
  402b30:	bl	401930 <fflush@plt>
  402b34:	ldr	x9, [sp, #16]
  402b38:	ldr	x10, [x9]
  402b3c:	mov	x0, x10
  402b40:	bl	401950 <rewind@plt>
  402b44:	ldr	x8, [sp, #16]
  402b48:	ldr	x3, [x8]
  402b4c:	add	x9, sp, #0x28
  402b50:	mov	x0, x9
  402b54:	mov	x10, #0x1                   	// #1
  402b58:	mov	x1, x10
  402b5c:	mov	x2, #0x400                 	// #1024
  402b60:	str	x9, [sp, #8]
  402b64:	str	x10, [sp]
  402b68:	bl	401740 <fread@plt>
  402b6c:	str	w0, [sp, #36]
  402b70:	ldrsw	x2, [sp, #36]
  402b74:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b78:	add	x8, x8, #0x448
  402b7c:	ldr	x3, [x8]
  402b80:	ldr	x0, [sp, #8]
  402b84:	ldr	x1, [sp]
  402b88:	bl	401a80 <fwrite@plt>
  402b8c:	str	w0, [sp, #36]
  402b90:	ldrsw	x8, [sp, #36]
  402b94:	cmp	x8, #0x400
  402b98:	b.eq	402b44 <sqrt@plt+0x1044>  // b.none
  402b9c:	ldr	x8, [sp, #16]
  402ba0:	ldr	x0, [x8]
  402ba4:	bl	4017e0 <fclose@plt>
  402ba8:	mov	x8, xzr
  402bac:	ldr	x9, [sp, #16]
  402bb0:	str	x8, [x9]
  402bb4:	add	sp, sp, #0x430
  402bb8:	ldr	x28, [sp, #16]
  402bbc:	ldp	x29, x30, [sp], #32
  402bc0:	ret
  402bc4:	sub	sp, sp, #0x20
  402bc8:	stp	x29, x30, [sp, #16]
  402bcc:	add	x29, sp, #0x10
  402bd0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402bd4:	add	x8, x8, #0x448
  402bd8:	sturb	w0, [x29, #-1]
  402bdc:	ldurb	w0, [x29, #-1]
  402be0:	ldr	x1, [x8]
  402be4:	bl	401900 <fputc@plt>
  402be8:	ldp	x29, x30, [sp, #16]
  402bec:	add	sp, sp, #0x20
  402bf0:	ret
  402bf4:	sub	sp, sp, #0x10
  402bf8:	mov	w8, #0xffffffff            	// #-1
  402bfc:	str	x0, [sp, #8]
  402c00:	ldr	x9, [sp, #8]
  402c04:	str	w8, [x9, #60]
  402c08:	add	sp, sp, #0x10
  402c0c:	ret
  402c10:	sub	sp, sp, #0x60
  402c14:	stp	x29, x30, [sp, #80]
  402c18:	add	x29, sp, #0x50
  402c1c:	mov	w8, #0x0                   	// #0
  402c20:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402c24:	add	x9, x9, #0x341
  402c28:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  402c2c:	add	x10, x10, #0x4dc
  402c30:	stur	x0, [x29, #-8]
  402c34:	stur	x1, [x29, #-16]
  402c38:	stur	w2, [x29, #-20]
  402c3c:	strb	w8, [x9]
  402c40:	ldr	w8, [x10]
  402c44:	str	x9, [sp, #32]
  402c48:	cbz	w8, 402c58 <sqrt@plt+0x1158>
  402c4c:	mov	w8, #0x52                  	// #82
  402c50:	sturb	w8, [x29, #-22]
  402c54:	b	402c60 <sqrt@plt+0x1160>
  402c58:	mov	w8, #0x4e                  	// #78
  402c5c:	sturb	w8, [x29, #-22]
  402c60:	ldur	x8, [x29, #-16]
  402c64:	ldr	x8, [x8, #104]
  402c68:	ldur	x9, [x29, #-16]
  402c6c:	ldr	x0, [x9, #104]
  402c70:	str	x8, [sp, #24]
  402c74:	bl	401780 <strlen@plt>
  402c78:	subs	x8, x0, #0x1
  402c7c:	ldr	x9, [sp, #24]
  402c80:	add	x8, x9, x8
  402c84:	ldrb	w10, [x8]
  402c88:	sturb	w10, [x29, #-21]
  402c8c:	ldur	x8, [x29, #-16]
  402c90:	ldr	x0, [x8, #104]
  402c94:	bl	401780 <strlen@plt>
  402c98:	subs	x0, x0, #0x2
  402c9c:	bl	401710 <_Znam@plt>
  402ca0:	stur	x0, [x29, #-32]
  402ca4:	ldur	x0, [x29, #-32]
  402ca8:	ldur	x8, [x29, #-16]
  402cac:	ldr	x8, [x8, #104]
  402cb0:	add	x1, x8, #0x1
  402cb4:	ldur	x8, [x29, #-16]
  402cb8:	ldr	x8, [x8, #104]
  402cbc:	str	x0, [sp, #16]
  402cc0:	mov	x0, x8
  402cc4:	str	x1, [sp, #8]
  402cc8:	bl	401780 <strlen@plt>
  402ccc:	subs	x2, x0, #0x2
  402cd0:	ldr	x0, [sp, #16]
  402cd4:	ldr	x1, [sp, #8]
  402cd8:	bl	4018e0 <strncpy@plt>
  402cdc:	ldur	x8, [x29, #-32]
  402ce0:	ldur	x9, [x29, #-16]
  402ce4:	ldr	x9, [x9, #104]
  402ce8:	mov	x0, x9
  402cec:	str	x8, [sp]
  402cf0:	bl	401780 <strlen@plt>
  402cf4:	subs	x8, x0, #0x2
  402cf8:	ldr	x9, [sp]
  402cfc:	add	x8, x9, x8
  402d00:	mov	w10, #0x0                   	// #0
  402d04:	strb	w10, [x8]
  402d08:	mov	w10, #0x11                  	// #17
  402d0c:	stur	w10, [x29, #-36]
  402d10:	ldur	x0, [x29, #-32]
  402d14:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  402d18:	add	x1, x1, #0x6d1
  402d1c:	bl	401a40 <strcasecmp@plt>
  402d20:	cbnz	w0, 402d44 <sqrt@plt+0x1244>
  402d24:	ldur	w8, [x29, #-20]
  402d28:	cmp	w8, #0xc
  402d2c:	b.lt	402d3c <sqrt@plt+0x123c>  // b.tstop
  402d30:	mov	w8, #0xa                   	// #10
  402d34:	stur	w8, [x29, #-36]
  402d38:	b	402d44 <sqrt@plt+0x1244>
  402d3c:	mov	w8, #0x11                  	// #17
  402d40:	stur	w8, [x29, #-36]
  402d44:	ldur	x0, [x29, #-32]
  402d48:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  402d4c:	add	x1, x1, #0x6d9
  402d50:	bl	401a40 <strcasecmp@plt>
  402d54:	cbnz	w0, 402d78 <sqrt@plt+0x1278>
  402d58:	ldur	w8, [x29, #-20]
  402d5c:	cmp	w8, #0xa
  402d60:	b.lt	402d70 <sqrt@plt+0x1270>  // b.tstop
  402d64:	mov	w8, #0xc                   	// #12
  402d68:	stur	w8, [x29, #-36]
  402d6c:	b	402d78 <sqrt@plt+0x1278>
  402d70:	mov	w8, #0x11                  	// #17
  402d74:	stur	w8, [x29, #-36]
  402d78:	ldurb	w8, [x29, #-21]
  402d7c:	cmp	w8, #0x42
  402d80:	b.eq	402db0 <sqrt@plt+0x12b0>  // b.none
  402d84:	ldurb	w8, [x29, #-21]
  402d88:	cmp	w8, #0x49
  402d8c:	b.eq	402db0 <sqrt@plt+0x12b0>  // b.none
  402d90:	ldurb	w2, [x29, #-22]
  402d94:	ldur	x3, [x29, #-32]
  402d98:	ldur	w4, [x29, #-36]
  402d9c:	ldr	x0, [sp, #32]
  402da0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  402da4:	add	x1, x1, #0x6df
  402da8:	bl	401870 <sprintf@plt>
  402dac:	b	402dd0 <sqrt@plt+0x12d0>
  402db0:	ldurb	w2, [x29, #-22]
  402db4:	ldur	x3, [x29, #-32]
  402db8:	ldur	w4, [x29, #-36]
  402dbc:	ldurb	w5, [x29, #-21]
  402dc0:	ldr	x0, [sp, #32]
  402dc4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  402dc8:	add	x1, x1, #0x6e6
  402dcc:	bl	401870 <sprintf@plt>
  402dd0:	ldr	x0, [sp, #32]
  402dd4:	ldp	x29, x30, [sp, #80]
  402dd8:	add	sp, sp, #0x60
  402ddc:	ret
  402de0:	sub	sp, sp, #0x80
  402de4:	stp	x29, x30, [sp, #112]
  402de8:	add	x29, sp, #0x70
  402dec:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  402df0:	add	x8, x8, #0x28
  402df4:	stur	x0, [x29, #-8]
  402df8:	stur	x1, [x29, #-16]
  402dfc:	stur	x2, [x29, #-24]
  402e00:	stur	x3, [x29, #-32]
  402e04:	stur	w4, [x29, #-36]
  402e08:	stur	x5, [x29, #-48]
  402e0c:	ldur	x9, [x29, #-8]
  402e10:	ldur	x0, [x29, #-24]
  402e14:	ldur	x1, [x29, #-16]
  402e18:	str	x8, [sp, #40]
  402e1c:	str	x9, [sp, #32]
  402e20:	bl	40c5b0 <sqrt@plt+0xaab0>
  402e24:	stur	w0, [x29, #-52]
  402e28:	ldur	w10, [x29, #-52]
  402e2c:	and	w10, w10, #0xff
  402e30:	sturb	w10, [x29, #-53]
  402e34:	ldur	w10, [x29, #-52]
  402e38:	asr	w10, w10, #8
  402e3c:	strh	w10, [sp, #56]
  402e40:	ldur	x8, [x29, #-24]
  402e44:	ldr	x9, [sp, #32]
  402e48:	ldr	x11, [x9, #72]
  402e4c:	cmp	x8, x11
  402e50:	b.eq	402f34 <sqrt@plt+0x1434>  // b.none
  402e54:	ldur	x8, [x29, #-24]
  402e58:	str	x8, [sp, #48]
  402e5c:	ldr	x8, [sp, #48]
  402e60:	ldrb	w9, [x8, #112]
  402e64:	cbz	w9, 402e9c <sqrt@plt+0x139c>
  402e68:	ldr	x8, [sp, #48]
  402e6c:	ldr	x1, [x8, #104]
  402e70:	ldur	x8, [x29, #-32]
  402e74:	ldr	w9, [x8, #4]
  402e78:	ldr	x8, [sp, #40]
  402e7c:	ldr	w10, [x8]
  402e80:	mul	w9, w9, w10
  402e84:	mov	w10, #0x48                  	// #72
  402e88:	sdiv	w2, w9, w10
  402e8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402e90:	add	x0, x0, #0x6ef
  402e94:	bl	4028c4 <sqrt@plt+0xdc4>
  402e98:	b	402ec8 <sqrt@plt+0x13c8>
  402e9c:	ldr	x1, [sp, #48]
  402ea0:	ldur	x8, [x29, #-32]
  402ea4:	ldr	w2, [x8, #4]
  402ea8:	ldr	x0, [sp, #32]
  402eac:	bl	402c10 <sqrt@plt+0x1110>
  402eb0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  402eb4:	add	x8, x8, #0x702
  402eb8:	str	x0, [sp, #24]
  402ebc:	mov	x0, x8
  402ec0:	ldr	x1, [sp, #24]
  402ec4:	bl	4028c4 <sqrt@plt+0xdc4>
  402ec8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402ecc:	add	x0, x0, #0x6bf
  402ed0:	bl	402788 <sqrt@plt+0xc88>
  402ed4:	ldr	x8, [sp, #48]
  402ed8:	ldr	x9, [sp, #32]
  402edc:	str	x8, [x9, #72]
  402ee0:	mov	w10, #0x0                   	// #0
  402ee4:	strh	w10, [x9, #84]
  402ee8:	ldr	w10, [x9, #92]
  402eec:	cmp	w10, #0x0
  402ef0:	cset	w10, ge  // ge = tcont
  402ef4:	tbnz	w10, #0, 402f24 <sqrt@plt+0x1424>
  402ef8:	ldur	x8, [x29, #-32]
  402efc:	ldr	w9, [x8, #4]
  402f00:	ldr	x8, [sp, #32]
  402f04:	ldr	w10, [x8, #80]
  402f08:	cmp	w9, w10
  402f0c:	b.eq	402f24 <sqrt@plt+0x1424>  // b.none
  402f10:	ldr	x8, [sp, #32]
  402f14:	ldr	w1, [x8, #92]
  402f18:	ldur	x2, [x29, #-32]
  402f1c:	mov	x0, x8
  402f20:	bl	405328 <sqrt@plt+0x3828>
  402f24:	ldur	x8, [x29, #-32]
  402f28:	ldr	w9, [x8, #4]
  402f2c:	ldr	x8, [sp, #32]
  402f30:	str	w9, [x8, #80]
  402f34:	ldrh	w8, [sp, #56]
  402f38:	ldr	x9, [sp, #32]
  402f3c:	ldrh	w10, [x9, #84]
  402f40:	cmp	w8, w10
  402f44:	b.eq	403040 <sqrt@plt+0x1540>  // b.none
  402f48:	ldr	x8, [sp, #32]
  402f4c:	ldrh	w9, [x8, #84]
  402f50:	cmp	w9, #0x3
  402f54:	b.ne	402f8c <sqrt@plt+0x148c>  // b.any
  402f58:	ldr	x8, [sp, #32]
  402f5c:	ldr	x9, [x8, #72]
  402f60:	ldr	x1, [x9, #104]
  402f64:	ldur	x9, [x29, #-32]
  402f68:	ldr	w10, [x9, #4]
  402f6c:	ldr	x9, [sp, #40]
  402f70:	ldr	w11, [x9]
  402f74:	mul	w10, w10, w11
  402f78:	mov	w11, #0x48                  	// #72
  402f7c:	sdiv	w2, w10, w11
  402f80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402f84:	add	x0, x0, #0x6ef
  402f88:	bl	4028c4 <sqrt@plt+0xdc4>
  402f8c:	ldrh	w8, [sp, #56]
  402f90:	subs	w8, w8, #0x0
  402f94:	mov	w9, w8
  402f98:	ubfx	x9, x9, #0, #32
  402f9c:	cmp	x9, #0x4
  402fa0:	str	x9, [sp, #16]
  402fa4:	b.hi	403034 <sqrt@plt+0x1534>  // b.pmore
  402fa8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  402fac:	add	x8, x8, #0x360
  402fb0:	ldr	x11, [sp, #16]
  402fb4:	ldrsw	x10, [x8, x11, lsl #2]
  402fb8:	add	x9, x8, x10
  402fbc:	br	x9
  402fc0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402fc4:	add	x0, x0, #0x6ba
  402fc8:	bl	402788 <sqrt@plt+0xc88>
  402fcc:	b	403034 <sqrt@plt+0x1534>
  402fd0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402fd4:	add	x0, x0, #0x710
  402fd8:	bl	402788 <sqrt@plt+0xc88>
  402fdc:	b	403034 <sqrt@plt+0x1534>
  402fe0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  402fe4:	add	x0, x0, #0x719
  402fe8:	bl	402788 <sqrt@plt+0xc88>
  402fec:	b	403034 <sqrt@plt+0x1534>
  402ff0:	ldur	x8, [x29, #-32]
  402ff4:	ldr	w9, [x8, #4]
  402ff8:	ldr	x8, [sp, #40]
  402ffc:	ldr	w10, [x8]
  403000:	mul	w9, w9, w10
  403004:	mov	w10, #0x48                  	// #72
  403008:	sdiv	w1, w9, w10
  40300c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  403010:	add	x0, x0, #0x724
  403014:	bl	4028c4 <sqrt@plt+0xdc4>
  403018:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40301c:	add	x0, x0, #0x73b
  403020:	bl	402788 <sqrt@plt+0xc88>
  403024:	b	403034 <sqrt@plt+0x1534>
  403028:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40302c:	add	x0, x0, #0x748
  403030:	bl	402788 <sqrt@plt+0xc88>
  403034:	ldrh	w8, [sp, #56]
  403038:	ldr	x9, [sp, #32]
  40303c:	strh	w8, [x9, #84]
  403040:	ldur	x8, [x29, #-32]
  403044:	ldr	w9, [x8, #4]
  403048:	ldr	x8, [sp, #32]
  40304c:	ldr	w10, [x8, #80]
  403050:	cmp	w9, w10
  403054:	b.eq	4030f8 <sqrt@plt+0x15f8>  // b.none
  403058:	ldr	x8, [sp, #32]
  40305c:	ldr	x9, [x8, #72]
  403060:	ldrb	w10, [x9, #112]
  403064:	cbnz	w10, 40309c <sqrt@plt+0x159c>
  403068:	ldr	x8, [sp, #32]
  40306c:	ldr	x1, [x8, #72]
  403070:	ldur	x9, [x29, #-32]
  403074:	ldr	w2, [x9, #4]
  403078:	mov	x0, x8
  40307c:	bl	402c10 <sqrt@plt+0x1110>
  403080:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  403084:	add	x8, x8, #0x702
  403088:	str	x0, [sp, #8]
  40308c:	mov	x0, x8
  403090:	ldr	x1, [sp, #8]
  403094:	bl	4028c4 <sqrt@plt+0xdc4>
  403098:	b	4030c4 <sqrt@plt+0x15c4>
  40309c:	ldur	x8, [x29, #-32]
  4030a0:	ldr	w9, [x8, #4]
  4030a4:	ldr	x8, [sp, #40]
  4030a8:	ldr	w10, [x8]
  4030ac:	mul	w9, w9, w10
  4030b0:	mov	w10, #0x48                  	// #72
  4030b4:	sdiv	w1, w9, w10
  4030b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4030bc:	add	x0, x0, #0x6fb
  4030c0:	bl	4028c4 <sqrt@plt+0xdc4>
  4030c4:	ldur	x8, [x29, #-32]
  4030c8:	ldr	w9, [x8, #4]
  4030cc:	ldr	x8, [sp, #32]
  4030d0:	str	w9, [x8, #80]
  4030d4:	ldr	w9, [x8, #92]
  4030d8:	cmp	w9, #0x0
  4030dc:	cset	w9, ge  // ge = tcont
  4030e0:	tbnz	w9, #0, 4030f8 <sqrt@plt+0x15f8>
  4030e4:	ldr	x8, [sp, #32]
  4030e8:	ldr	w1, [x8, #92]
  4030ec:	ldur	x2, [x29, #-32]
  4030f0:	mov	x0, x8
  4030f4:	bl	405328 <sqrt@plt+0x3828>
  4030f8:	ldur	x8, [x29, #-32]
  4030fc:	ldr	w9, [x8, #8]
  403100:	ldr	x8, [sp, #32]
  403104:	ldr	w10, [x8, #60]
  403108:	cmp	w9, w10
  40310c:	b.ne	403128 <sqrt@plt+0x1628>  // b.any
  403110:	ldur	x8, [x29, #-32]
  403114:	ldr	w9, [x8, #12]
  403118:	ldr	x8, [sp, #32]
  40311c:	ldr	w10, [x8, #64]
  403120:	cmp	w9, w10
  403124:	b.eq	403160 <sqrt@plt+0x1660>  // b.none
  403128:	ldur	x8, [x29, #-32]
  40312c:	ldr	w9, [x8, #8]
  403130:	subs	w0, w9, #0x40
  403134:	ldur	x8, [x29, #-32]
  403138:	ldr	w9, [x8, #12]
  40313c:	subs	w1, w9, #0x40
  403140:	bl	40297c <sqrt@plt+0xe7c>
  403144:	ldur	x8, [x29, #-32]
  403148:	ldr	w9, [x8, #12]
  40314c:	ldr	x8, [sp, #32]
  403150:	str	w9, [x8, #64]
  403154:	ldur	x10, [x29, #-32]
  403158:	ldr	w9, [x10, #8]
  40315c:	str	w9, [x8, #60]
  403160:	ldurb	w8, [x29, #-53]
  403164:	and	w8, w8, #0x7f
  403168:	cmp	w8, #0x20
  40316c:	b.ge	40317c <sqrt@plt+0x167c>  // b.tcont
  403170:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  403174:	add	x0, x0, #0x755
  403178:	bl	402788 <sqrt@plt+0xc88>
  40317c:	ldurb	w0, [x29, #-53]
  403180:	bl	402bc4 <sqrt@plt+0x10c4>
  403184:	ldur	w8, [x29, #-36]
  403188:	ldr	x9, [sp, #32]
  40318c:	ldr	w10, [x9, #60]
  403190:	add	w8, w10, w8
  403194:	str	w8, [x9, #60]
  403198:	ldp	x29, x30, [sp, #112]
  40319c:	add	sp, sp, #0x80
  4031a0:	ret
  4031a4:	sub	sp, sp, #0x30
  4031a8:	stp	x29, x30, [sp, #32]
  4031ac:	add	x29, sp, #0x20
  4031b0:	stur	x0, [x29, #-8]
  4031b4:	ldur	x8, [x29, #-8]
  4031b8:	str	x8, [sp, #8]
  4031bc:	bl	401980 <__errno_location@plt>
  4031c0:	str	wzr, [x0]
  4031c4:	bl	401940 <tmpfile@plt>
  4031c8:	str	x0, [sp, #16]
  4031cc:	ldr	x8, [sp, #16]
  4031d0:	cbnz	x8, 4031e0 <sqrt@plt+0x16e0>
  4031d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4031d8:	add	x0, x0, #0x75b
  4031dc:	bl	4017a0 <perror@plt>
  4031e0:	ldr	x0, [sp, #16]
  4031e4:	bl	403230 <sqrt@plt+0x1730>
  4031e8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4031ec:	add	x8, x8, #0x440
  4031f0:	ldr	w9, [x8]
  4031f4:	cbnz	w9, 403218 <sqrt@plt+0x1718>
  4031f8:	mov	w8, #0x1                   	// #1
  4031fc:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403200:	add	x9, x9, #0x440
  403204:	str	w8, [x9]
  403208:	mov	w0, #0xffffffc1            	// #-63
  40320c:	mov	w8, wzr
  403210:	mov	w1, w8
  403214:	bl	4032e0 <sqrt@plt+0x17e0>
  403218:	ldr	x8, [sp, #8]
  40321c:	ldr	w0, [x8, #88]
  403220:	bl	403350 <sqrt@plt+0x1850>
  403224:	ldp	x29, x30, [sp, #32]
  403228:	add	sp, sp, #0x30
  40322c:	ret
  403230:	sub	sp, sp, #0x70
  403234:	stp	x29, x30, [sp, #96]
  403238:	add	x29, sp, #0x60
  40323c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403240:	add	x8, x8, #0x450
  403244:	mov	w9, #0xfffffffd            	// #-3
  403248:	mov	w10, #0x1                   	// #1
  40324c:	adrp	x11, 415000 <_ZdlPvm@@Base+0x1608>
  403250:	add	x11, x11, #0x94e
  403254:	sub	x1, x29, #0xc
  403258:	sub	x12, x29, #0x10
  40325c:	sub	x13, x29, #0x14
  403260:	stur	x0, [x29, #-8]
  403264:	ldur	x14, [x29, #-8]
  403268:	str	x14, [x8]
  40326c:	mov	w0, w9
  403270:	stur	x8, [x29, #-32]
  403274:	stur	w10, [x29, #-36]
  403278:	str	x11, [sp, #48]
  40327c:	str	x12, [sp, #40]
  403280:	str	x13, [sp, #32]
  403284:	bl	404a1c <sqrt@plt+0x2f1c>
  403288:	ldur	w9, [x29, #-36]
  40328c:	str	x0, [sp, #24]
  403290:	mov	w0, w9
  403294:	ldr	x1, [sp, #40]
  403298:	bl	404a1c <sqrt@plt+0x2f1c>
  40329c:	ldur	w9, [x29, #-36]
  4032a0:	str	x0, [sp, #16]
  4032a4:	mov	w0, w9
  4032a8:	ldr	x1, [sp, #32]
  4032ac:	bl	404a1c <sqrt@plt+0x2f1c>
  4032b0:	ldr	x8, [sp, #48]
  4032b4:	str	x0, [sp, #8]
  4032b8:	mov	x0, x8
  4032bc:	ldr	x1, [sp, #24]
  4032c0:	ldr	x2, [sp, #16]
  4032c4:	ldr	x3, [sp, #8]
  4032c8:	bl	404940 <sqrt@plt+0x2e40>
  4032cc:	ldur	x8, [x29, #-32]
  4032d0:	ldr	x0, [x8]
  4032d4:	ldp	x29, x30, [sp, #96]
  4032d8:	add	sp, sp, #0x70
  4032dc:	ret
  4032e0:	sub	sp, sp, #0x40
  4032e4:	stp	x29, x30, [sp, #48]
  4032e8:	add	x29, sp, #0x30
  4032ec:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  4032f0:	add	x8, x8, #0x96a
  4032f4:	sub	x9, x29, #0xc
  4032f8:	sub	x10, x29, #0x10
  4032fc:	stur	w0, [x29, #-4]
  403300:	stur	w1, [x29, #-8]
  403304:	ldur	w0, [x29, #-4]
  403308:	mov	x1, x9
  40330c:	str	x8, [sp, #24]
  403310:	str	x10, [sp, #16]
  403314:	bl	404a1c <sqrt@plt+0x2f1c>
  403318:	ldur	w11, [x29, #-8]
  40331c:	str	x0, [sp, #8]
  403320:	mov	w0, w11
  403324:	ldr	x1, [sp, #16]
  403328:	bl	404a1c <sqrt@plt+0x2f1c>
  40332c:	ldr	x8, [sp, #24]
  403330:	str	x0, [sp]
  403334:	mov	x0, x8
  403338:	ldr	x1, [sp, #8]
  40333c:	ldr	x2, [sp]
  403340:	bl	404940 <sqrt@plt+0x2e40>
  403344:	ldp	x29, x30, [sp, #48]
  403348:	add	sp, sp, #0x40
  40334c:	ret
  403350:	sub	sp, sp, #0x30
  403354:	stp	x29, x30, [sp, #32]
  403358:	add	x29, sp, #0x20
  40335c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  403360:	add	x8, x8, #0x972
  403364:	sub	x1, x29, #0x8
  403368:	stur	w0, [x29, #-4]
  40336c:	ldur	w0, [x29, #-4]
  403370:	str	x8, [sp, #16]
  403374:	bl	404a1c <sqrt@plt+0x2f1c>
  403378:	ldr	x8, [sp, #16]
  40337c:	str	x0, [sp, #8]
  403380:	mov	x0, x8
  403384:	ldr	x1, [sp, #8]
  403388:	bl	404940 <sqrt@plt+0x2e40>
  40338c:	ldp	x29, x30, [sp, #32]
  403390:	add	sp, sp, #0x30
  403394:	ret
  403398:	stp	x29, x30, [sp, #-16]!
  40339c:	mov	x29, sp
  4033a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4033a4:	add	x0, x0, #0x978
  4033a8:	bl	404940 <sqrt@plt+0x2e40>
  4033ac:	ldp	x29, x30, [sp], #16
  4033b0:	ret
  4033b4:	sub	sp, sp, #0x80
  4033b8:	stp	x29, x30, [sp, #112]
  4033bc:	add	x29, sp, #0x70
  4033c0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4033c4:	add	x8, x8, #0x0
  4033c8:	stur	x0, [x29, #-8]
  4033cc:	stur	w1, [x29, #-12]
  4033d0:	stur	x2, [x29, #-24]
  4033d4:	stur	w3, [x29, #-28]
  4033d8:	stur	x4, [x29, #-40]
  4033dc:	ldur	x9, [x29, #-8]
  4033e0:	ldr	w10, [x9, #92]
  4033e4:	cmp	w10, #0x0
  4033e8:	cset	w10, ge  // ge = tcont
  4033ec:	str	x8, [sp, #48]
  4033f0:	str	x9, [sp, #40]
  4033f4:	tbnz	w10, #0, 403424 <sqrt@plt+0x1924>
  4033f8:	ldur	x8, [x29, #-40]
  4033fc:	ldr	w9, [x8, #4]
  403400:	ldr	x8, [sp, #40]
  403404:	ldr	w10, [x8, #80]
  403408:	cmp	w9, w10
  40340c:	b.eq	403424 <sqrt@plt+0x1924>  // b.none
  403410:	ldr	x8, [sp, #40]
  403414:	ldr	w1, [x8, #92]
  403418:	ldur	x2, [x29, #-40]
  40341c:	mov	x0, x8
  403420:	bl	405328 <sqrt@plt+0x3828>
  403424:	ldur	w8, [x29, #-12]
  403428:	subs	w8, w8, #0x43
  40342c:	mov	w9, w8
  403430:	ubfx	x9, x9, #0, #32
  403434:	cmp	x9, #0x3b
  403438:	str	x9, [sp, #32]
  40343c:	b.hi	403a90 <sqrt@plt+0x1f90>  // b.pmore
  403440:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  403444:	add	x8, x8, #0x374
  403448:	ldr	x11, [sp, #32]
  40344c:	ldrsw	x10, [x8, x11, lsl #2]
  403450:	add	x9, x8, x10
  403454:	br	x9
  403458:	ldur	w8, [x29, #-28]
  40345c:	cbnz	w8, 403470 <sqrt@plt+0x1970>
  403460:	mov	w8, #0x1                   	// #1
  403464:	ldr	x9, [sp, #40]
  403468:	str	w8, [x9, #88]
  40346c:	b	4034b8 <sqrt@plt+0x19b8>
  403470:	ldur	w8, [x29, #-28]
  403474:	cmp	w8, #0x1
  403478:	b.eq	4034a4 <sqrt@plt+0x19a4>  // b.none
  40347c:	ldur	w8, [x29, #-28]
  403480:	cmp	w8, #0x2
  403484:	b.eq	4034a4 <sqrt@plt+0x19a4>  // b.none
  403488:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40348c:	add	x0, x0, #0x772
  403490:	ldr	x1, [sp, #48]
  403494:	ldr	x2, [sp, #48]
  403498:	ldr	x3, [sp, #48]
  40349c:	bl	40b0b8 <sqrt@plt+0x95b8>
  4034a0:	b	403ac0 <sqrt@plt+0x1fc0>
  4034a4:	ldur	x8, [x29, #-24]
  4034a8:	ldr	w1, [x8]
  4034ac:	ldur	x2, [x29, #-40]
  4034b0:	ldr	x0, [sp, #40]
  4034b4:	bl	405328 <sqrt@plt+0x3828>
  4034b8:	b	403ac0 <sqrt@plt+0x1fc0>
  4034bc:	ldur	w8, [x29, #-28]
  4034c0:	cmp	w8, #0x2
  4034c4:	b.eq	4034e4 <sqrt@plt+0x19e4>  // b.none
  4034c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4034cc:	add	x0, x0, #0x799
  4034d0:	ldr	x1, [sp, #48]
  4034d4:	ldr	x2, [sp, #48]
  4034d8:	ldr	x3, [sp, #48]
  4034dc:	bl	40b0b8 <sqrt@plt+0x95b8>
  4034e0:	b	403ac0 <sqrt@plt+0x1fc0>
  4034e4:	bl	402ad4 <sqrt@plt+0xfd4>
  4034e8:	cbnz	w0, 4034f4 <sqrt@plt+0x19f4>
  4034ec:	ldr	x0, [sp, #40]
  4034f0:	bl	4031a4 <sqrt@plt+0x16a4>
  4034f4:	ldur	x8, [x29, #-40]
  4034f8:	ldr	w0, [x8, #8]
  4034fc:	ldur	x8, [x29, #-40]
  403500:	ldr	w1, [x8, #12]
  403504:	ldur	x8, [x29, #-24]
  403508:	ldr	w2, [x8]
  40350c:	ldur	x8, [x29, #-24]
  403510:	ldr	w3, [x8, #4]
  403514:	bl	403acc <sqrt@plt+0x1fcc>
  403518:	b	403ac0 <sqrt@plt+0x1fc0>
  40351c:	ldur	w8, [x29, #-28]
  403520:	cmp	w8, #0x2
  403524:	b.eq	403544 <sqrt@plt+0x1a44>  // b.none
  403528:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40352c:	add	x0, x0, #0x7b7
  403530:	ldr	x1, [sp, #48]
  403534:	ldr	x2, [sp, #48]
  403538:	ldr	x3, [sp, #48]
  40353c:	bl	40b0b8 <sqrt@plt+0x95b8>
  403540:	b	403ac0 <sqrt@plt+0x1fc0>
  403544:	bl	402ad4 <sqrt@plt+0xfd4>
  403548:	cbz	w0, 403584 <sqrt@plt+0x1a84>
  40354c:	ldr	x8, [sp, #40]
  403550:	ldr	w1, [x8, #52]
  403554:	mov	x0, x8
  403558:	bl	405404 <sqrt@plt+0x3904>
  40355c:	ldur	x8, [x29, #-40]
  403560:	ldr	w0, [x8, #8]
  403564:	ldur	x8, [x29, #-40]
  403568:	ldr	w1, [x8, #12]
  40356c:	ldur	x8, [x29, #-24]
  403570:	ldr	w2, [x8]
  403574:	ldur	x8, [x29, #-24]
  403578:	ldr	w3, [x8, #4]
  40357c:	bl	403b28 <sqrt@plt+0x2028>
  403580:	b	4035cc <sqrt@plt+0x1acc>
  403584:	ldur	x8, [x29, #-40]
  403588:	ldr	w9, [x8, #8]
  40358c:	subs	w0, w9, #0x40
  403590:	ldur	x8, [x29, #-40]
  403594:	ldr	w9, [x8, #12]
  403598:	subs	w1, w9, #0x40
  40359c:	ldur	x8, [x29, #-24]
  4035a0:	ldr	w2, [x8]
  4035a4:	ldur	x8, [x29, #-24]
  4035a8:	ldr	w3, [x8, #4]
  4035ac:	bl	403be0 <sqrt@plt+0x20e0>
  4035b0:	ldur	x8, [x29, #-24]
  4035b4:	ldr	w9, [x8, #4]
  4035b8:	ldr	x8, [sp, #40]
  4035bc:	str	w9, [x8, #64]
  4035c0:	ldur	x10, [x29, #-24]
  4035c4:	ldr	w9, [x10]
  4035c8:	str	w9, [x8, #60]
  4035cc:	b	403ac0 <sqrt@plt+0x1fc0>
  4035d0:	bl	402ad4 <sqrt@plt+0xfd4>
  4035d4:	cbnz	w0, 4035e0 <sqrt@plt+0x1ae0>
  4035d8:	ldr	x0, [sp, #40]
  4035dc:	bl	4031a4 <sqrt@plt+0x16a4>
  4035e0:	ldr	x8, [sp, #40]
  4035e4:	ldr	w1, [x8, #52]
  4035e8:	mov	x0, x8
  4035ec:	bl	405404 <sqrt@plt+0x3904>
  4035f0:	ldur	x8, [x29, #-40]
  4035f4:	ldr	w1, [x8, #8]
  4035f8:	ldur	x8, [x29, #-40]
  4035fc:	ldr	w2, [x8, #12]
  403600:	ldur	w3, [x29, #-28]
  403604:	ldur	x4, [x29, #-24]
  403608:	ldr	x0, [sp, #40]
  40360c:	bl	405480 <sqrt@plt+0x3980>
  403610:	b	403ac0 <sqrt@plt+0x1fc0>
  403614:	bl	402ad4 <sqrt@plt+0xfd4>
  403618:	cbnz	w0, 403624 <sqrt@plt+0x1b24>
  40361c:	ldr	x0, [sp, #40]
  403620:	bl	4031a4 <sqrt@plt+0x16a4>
  403624:	ldr	x0, [sp, #40]
  403628:	mov	w8, wzr
  40362c:	mov	w1, w8
  403630:	bl	405404 <sqrt@plt+0x3904>
  403634:	ldur	x9, [x29, #-40]
  403638:	ldr	w1, [x9, #8]
  40363c:	ldur	x9, [x29, #-40]
  403640:	ldr	w2, [x9, #12]
  403644:	ldur	w3, [x29, #-28]
  403648:	ldur	x4, [x29, #-24]
  40364c:	ldr	x0, [sp, #40]
  403650:	bl	405480 <sqrt@plt+0x3980>
  403654:	b	403ac0 <sqrt@plt+0x1fc0>
  403658:	bl	402ad4 <sqrt@plt+0xfd4>
  40365c:	cbnz	w0, 403668 <sqrt@plt+0x1b68>
  403660:	ldr	x0, [sp, #40]
  403664:	bl	4031a4 <sqrt@plt+0x16a4>
  403668:	ldr	x8, [sp, #40]
  40366c:	ldr	w1, [x8, #52]
  403670:	mov	x0, x8
  403674:	bl	405404 <sqrt@plt+0x3904>
  403678:	ldur	x8, [x29, #-40]
  40367c:	ldr	w9, [x8, #8]
  403680:	ldur	x8, [x29, #-24]
  403684:	ldr	w10, [x8]
  403688:	mov	w11, #0x2                   	// #2
  40368c:	sdiv	w10, w10, w11
  403690:	add	w0, w9, w10
  403694:	ldur	x8, [x29, #-40]
  403698:	ldr	w1, [x8, #12]
  40369c:	ldur	x8, [x29, #-24]
  4036a0:	ldr	w9, [x8]
  4036a4:	sdiv	w2, w9, w11
  4036a8:	bl	403c78 <sqrt@plt+0x2178>
  4036ac:	b	403ac0 <sqrt@plt+0x1fc0>
  4036b0:	bl	402ad4 <sqrt@plt+0xfd4>
  4036b4:	cbnz	w0, 4036c0 <sqrt@plt+0x1bc0>
  4036b8:	ldr	x0, [sp, #40]
  4036bc:	bl	4031a4 <sqrt@plt+0x16a4>
  4036c0:	ldr	x0, [sp, #40]
  4036c4:	mov	w8, wzr
  4036c8:	mov	w1, w8
  4036cc:	bl	405404 <sqrt@plt+0x3904>
  4036d0:	ldur	x9, [x29, #-40]
  4036d4:	ldr	w8, [x9, #8]
  4036d8:	ldur	x9, [x29, #-24]
  4036dc:	ldr	w10, [x9]
  4036e0:	mov	w11, #0x2                   	// #2
  4036e4:	sdiv	w10, w10, w11
  4036e8:	add	w0, w8, w10
  4036ec:	ldur	x9, [x29, #-40]
  4036f0:	ldr	w1, [x9, #12]
  4036f4:	ldur	x9, [x29, #-24]
  4036f8:	ldr	w8, [x9]
  4036fc:	sdiv	w2, w8, w11
  403700:	bl	403c78 <sqrt@plt+0x2178>
  403704:	b	403ac0 <sqrt@plt+0x1fc0>
  403708:	bl	402ad4 <sqrt@plt+0xfd4>
  40370c:	cbnz	w0, 403718 <sqrt@plt+0x1c18>
  403710:	ldr	x0, [sp, #40]
  403714:	bl	4031a4 <sqrt@plt+0x16a4>
  403718:	ldr	x8, [sp, #40]
  40371c:	ldr	w1, [x8, #52]
  403720:	mov	x0, x8
  403724:	bl	405404 <sqrt@plt+0x3904>
  403728:	ldur	x8, [x29, #-40]
  40372c:	ldr	w9, [x8, #8]
  403730:	ldur	x8, [x29, #-24]
  403734:	ldr	w10, [x8]
  403738:	mov	w11, #0x2                   	// #2
  40373c:	sdiv	w10, w10, w11
  403740:	add	w0, w9, w10
  403744:	ldur	x8, [x29, #-40]
  403748:	ldr	w1, [x8, #12]
  40374c:	ldur	x8, [x29, #-24]
  403750:	ldr	w9, [x8]
  403754:	sdiv	w2, w9, w11
  403758:	ldur	x8, [x29, #-24]
  40375c:	ldr	w9, [x8, #4]
  403760:	sdiv	w3, w9, w11
  403764:	mov	w9, wzr
  403768:	mov	w4, w9
  40376c:	bl	403d0c <sqrt@plt+0x220c>
  403770:	b	403ac0 <sqrt@plt+0x1fc0>
  403774:	bl	402ad4 <sqrt@plt+0xfd4>
  403778:	cbnz	w0, 403784 <sqrt@plt+0x1c84>
  40377c:	ldr	x0, [sp, #40]
  403780:	bl	4031a4 <sqrt@plt+0x16a4>
  403784:	ldr	x0, [sp, #40]
  403788:	mov	w8, wzr
  40378c:	mov	w1, w8
  403790:	str	w8, [sp, #28]
  403794:	bl	405404 <sqrt@plt+0x3904>
  403798:	ldur	x9, [x29, #-40]
  40379c:	ldr	w8, [x9, #8]
  4037a0:	ldur	x9, [x29, #-24]
  4037a4:	ldr	w10, [x9]
  4037a8:	mov	w11, #0x2                   	// #2
  4037ac:	sdiv	w10, w10, w11
  4037b0:	add	w0, w8, w10
  4037b4:	ldur	x9, [x29, #-40]
  4037b8:	ldr	w1, [x9, #12]
  4037bc:	ldur	x9, [x29, #-24]
  4037c0:	ldr	w8, [x9]
  4037c4:	sdiv	w2, w8, w11
  4037c8:	ldur	x9, [x29, #-24]
  4037cc:	ldr	w8, [x9, #4]
  4037d0:	sdiv	w3, w8, w11
  4037d4:	ldr	w4, [sp, #28]
  4037d8:	bl	403d0c <sqrt@plt+0x220c>
  4037dc:	b	403ac0 <sqrt@plt+0x1fc0>
  4037e0:	bl	402ad4 <sqrt@plt+0xfd4>
  4037e4:	cbnz	w0, 4037f0 <sqrt@plt+0x1cf0>
  4037e8:	ldr	x0, [sp, #40]
  4037ec:	bl	4031a4 <sqrt@plt+0x16a4>
  4037f0:	ldr	x0, [sp, #40]
  4037f4:	mov	w8, wzr
  4037f8:	mov	w1, w8
  4037fc:	str	w8, [sp, #24]
  403800:	bl	405404 <sqrt@plt+0x3904>
  403804:	ldur	x9, [x29, #-40]
  403808:	ldr	w8, [x9, #8]
  40380c:	ldur	x9, [x29, #-24]
  403810:	ldr	w10, [x9]
  403814:	add	w0, w8, w10
  403818:	ldur	x9, [x29, #-40]
  40381c:	ldr	w8, [x9, #12]
  403820:	ldur	x9, [x29, #-24]
  403824:	ldr	w10, [x9, #4]
  403828:	add	w1, w8, w10
  40382c:	ldur	x9, [x29, #-24]
  403830:	ldr	w8, [x9]
  403834:	ldur	x9, [x29, #-24]
  403838:	ldr	w10, [x9]
  40383c:	mul	w8, w8, w10
  403840:	ldur	x9, [x29, #-24]
  403844:	ldr	w10, [x9, #4]
  403848:	ldur	x9, [x29, #-24]
  40384c:	ldr	w11, [x9, #4]
  403850:	mul	w10, w10, w11
  403854:	add	w8, w8, w10
  403858:	scvtf	d0, w8
  40385c:	str	w0, [sp, #20]
  403860:	str	w1, [sp, #16]
  403864:	bl	401b00 <sqrt@plt>
  403868:	fcvtzs	w2, d0
  40386c:	ldur	x9, [x29, #-24]
  403870:	ldr	w3, [x9, #8]
  403874:	ldur	x9, [x29, #-24]
  403878:	ldr	w4, [x9, #12]
  40387c:	ldur	x9, [x29, #-24]
  403880:	ldr	w8, [x9]
  403884:	ldr	w10, [sp, #24]
  403888:	subs	w5, w10, w8
  40388c:	ldur	x9, [x29, #-24]
  403890:	ldr	w8, [x9, #4]
  403894:	subs	w6, w10, w8
  403898:	ldr	w0, [sp, #20]
  40389c:	ldr	w1, [sp, #16]
  4038a0:	mov	w7, #0x1                   	// #1
  4038a4:	mov	x9, sp
  4038a8:	mov	w8, #0x2                   	// #2
  4038ac:	str	w8, [x9]
  4038b0:	bl	403de8 <sqrt@plt+0x22e8>
  4038b4:	b	403ac0 <sqrt@plt+0x1fc0>
  4038b8:	bl	402ad4 <sqrt@plt+0xfd4>
  4038bc:	cbnz	w0, 4038c8 <sqrt@plt+0x1dc8>
  4038c0:	ldr	x0, [sp, #40]
  4038c4:	bl	4031a4 <sqrt@plt+0x16a4>
  4038c8:	ldr	x0, [sp, #40]
  4038cc:	mov	w8, wzr
  4038d0:	mov	w1, w8
  4038d4:	bl	405404 <sqrt@plt+0x3904>
  4038d8:	ldur	w8, [x29, #-28]
  4038dc:	mov	w9, #0x2                   	// #2
  4038e0:	sdiv	w0, w8, w9
  4038e4:	ldur	x10, [x29, #-40]
  4038e8:	ldr	w1, [x10, #8]
  4038ec:	ldur	x10, [x29, #-40]
  4038f0:	ldr	w2, [x10, #12]
  4038f4:	ldur	x3, [x29, #-24]
  4038f8:	bl	403f68 <sqrt@plt+0x2468>
  4038fc:	b	403ac0 <sqrt@plt+0x1fc0>
  403900:	ldur	w8, [x29, #-28]
  403904:	cmp	w8, #0x1
  403908:	b.eq	403934 <sqrt@plt+0x1e34>  // b.none
  40390c:	ldur	w8, [x29, #-28]
  403910:	cmp	w8, #0x2
  403914:	b.eq	403934 <sqrt@plt+0x1e34>  // b.none
  403918:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40391c:	add	x0, x0, #0x7d5
  403920:	ldr	x1, [sp, #48]
  403924:	ldr	x2, [sp, #48]
  403928:	ldr	x3, [sp, #48]
  40392c:	bl	40b0b8 <sqrt@plt+0x95b8>
  403930:	b	403ac0 <sqrt@plt+0x1fc0>
  403934:	ldur	x8, [x29, #-24]
  403938:	ldr	w9, [x8]
  40393c:	cmp	w9, #0x1
  403940:	b.eq	403954 <sqrt@plt+0x1e54>  // b.none
  403944:	ldur	x8, [x29, #-24]
  403948:	ldr	w9, [x8]
  40394c:	cmp	w9, #0x3e8
  403950:	b.lt	403964 <sqrt@plt+0x1e64>  // b.tstop
  403954:	mov	w8, #0x1                   	// #1
  403958:	ldr	x9, [sp, #40]
  40395c:	str	w8, [x9, #52]
  403960:	b	403ac0 <sqrt@plt+0x1fc0>
  403964:	ldur	x8, [x29, #-24]
  403968:	ldr	w9, [x8]
  40396c:	cbnz	w9, 40397c <sqrt@plt+0x1e7c>
  403970:	ldr	x8, [sp, #40]
  403974:	str	wzr, [x8, #52]
  403978:	b	403ac0 <sqrt@plt+0x1fc0>
  40397c:	ldur	x8, [x29, #-24]
  403980:	ldr	w9, [x8]
  403984:	cmp	w9, #0x1
  403988:	b.le	403a88 <sqrt@plt+0x1f88>
  40398c:	ldur	x8, [x29, #-24]
  403990:	ldr	w9, [x8]
  403994:	cmp	w9, #0x3e8
  403998:	b.ge	403a88 <sqrt@plt+0x1f88>  // b.tcont
  40399c:	ldur	x8, [x29, #-24]
  4039a0:	ldr	w9, [x8]
  4039a4:	cmp	w9, #0x3de
  4039a8:	b.lt	4039bc <sqrt@plt+0x1ebc>  // b.tstop
  4039ac:	mov	w8, #0xffffffe9            	// #-23
  4039b0:	ldr	x9, [sp, #40]
  4039b4:	str	w8, [x9, #52]
  4039b8:	b	403a88 <sqrt@plt+0x1f88>
  4039bc:	ldur	x8, [x29, #-24]
  4039c0:	ldr	w9, [x8]
  4039c4:	cmp	w9, #0x2bc
  4039c8:	b.lt	4039dc <sqrt@plt+0x1edc>  // b.tstop
  4039cc:	mov	w8, #0xffffffe4            	// #-28
  4039d0:	ldr	x9, [sp, #40]
  4039d4:	str	w8, [x9, #52]
  4039d8:	b	403a88 <sqrt@plt+0x1f88>
  4039dc:	ldur	x8, [x29, #-24]
  4039e0:	ldr	w9, [x8]
  4039e4:	cmp	w9, #0x1f4
  4039e8:	b.lt	4039fc <sqrt@plt+0x1efc>  // b.tstop
  4039ec:	mov	w8, #0xffffffe5            	// #-27
  4039f0:	ldr	x9, [sp, #40]
  4039f4:	str	w8, [x9, #52]
  4039f8:	b	403a88 <sqrt@plt+0x1f88>
  4039fc:	ldur	x8, [x29, #-24]
  403a00:	ldr	w9, [x8]
  403a04:	cmp	w9, #0x190
  403a08:	b.lt	403a1c <sqrt@plt+0x1f1c>  // b.tstop
  403a0c:	mov	w8, #0xffffffe6            	// #-26
  403a10:	ldr	x9, [sp, #40]
  403a14:	str	w8, [x9, #52]
  403a18:	b	403a88 <sqrt@plt+0x1f88>
  403a1c:	ldur	x8, [x29, #-24]
  403a20:	ldr	w9, [x8]
  403a24:	cmp	w9, #0x12c
  403a28:	b.lt	403a3c <sqrt@plt+0x1f3c>  // b.tstop
  403a2c:	mov	w8, #0xffffffe7            	// #-25
  403a30:	ldr	x9, [sp, #40]
  403a34:	str	w8, [x9, #52]
  403a38:	b	403a88 <sqrt@plt+0x1f88>
  403a3c:	ldur	x8, [x29, #-24]
  403a40:	ldr	w9, [x8]
  403a44:	cmp	w9, #0xc8
  403a48:	b.lt	403a5c <sqrt@plt+0x1f5c>  // b.tstop
  403a4c:	mov	w8, #0xffffffea            	// #-22
  403a50:	ldr	x9, [sp, #40]
  403a54:	str	w8, [x9, #52]
  403a58:	b	403a88 <sqrt@plt+0x1f88>
  403a5c:	ldur	x8, [x29, #-24]
  403a60:	ldr	w9, [x8]
  403a64:	cmp	w9, #0x64
  403a68:	b.lt	403a7c <sqrt@plt+0x1f7c>  // b.tstop
  403a6c:	mov	w8, #0xffffffe8            	// #-24
  403a70:	ldr	x9, [sp, #40]
  403a74:	str	w8, [x9, #52]
  403a78:	b	403a88 <sqrt@plt+0x1f88>
  403a7c:	mov	w8, #0xffffffeb            	// #-21
  403a80:	ldr	x9, [sp, #40]
  403a84:	str	w8, [x9, #52]
  403a88:	b	403ac0 <sqrt@plt+0x1fc0>
  403a8c:	b	403ac0 <sqrt@plt+0x1fc0>
  403a90:	ldur	w8, [x29, #-12]
  403a94:	add	x9, sp, #0x38
  403a98:	mov	x0, x9
  403a9c:	mov	w1, w8
  403aa0:	str	x9, [sp, #8]
  403aa4:	bl	40ad98 <sqrt@plt+0x9298>
  403aa8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  403aac:	add	x0, x0, #0x7f2
  403ab0:	ldr	x1, [sp, #8]
  403ab4:	ldr	x2, [sp, #48]
  403ab8:	ldr	x3, [sp, #48]
  403abc:	bl	40b0b8 <sqrt@plt+0x95b8>
  403ac0:	ldp	x29, x30, [sp, #112]
  403ac4:	add	sp, sp, #0x80
  403ac8:	ret
  403acc:	sub	sp, sp, #0x30
  403ad0:	stp	x29, x30, [sp, #32]
  403ad4:	add	x29, sp, #0x20
  403ad8:	mov	w8, #0x2                   	// #2
  403adc:	mov	x9, sp
  403ae0:	stur	w0, [x29, #-4]
  403ae4:	stur	w1, [x29, #-8]
  403ae8:	stur	w2, [x29, #-12]
  403aec:	str	w3, [sp, #16]
  403af0:	ldur	w10, [x29, #-4]
  403af4:	str	w10, [sp]
  403af8:	ldur	w10, [x29, #-8]
  403afc:	str	w10, [sp, #4]
  403b00:	ldur	w10, [x29, #-12]
  403b04:	str	w10, [sp, #8]
  403b08:	ldr	w10, [sp, #16]
  403b0c:	str	w10, [sp, #12]
  403b10:	mov	w0, w8
  403b14:	mov	x1, x9
  403b18:	bl	404b08 <sqrt@plt+0x3008>
  403b1c:	ldp	x29, x30, [sp, #32]
  403b20:	add	sp, sp, #0x30
  403b24:	ret
  403b28:	sub	sp, sp, #0x70
  403b2c:	stp	x29, x30, [sp, #96]
  403b30:	add	x29, sp, #0x60
  403b34:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  403b38:	add	x8, x8, #0x98f
  403b3c:	sub	x9, x29, #0x14
  403b40:	sub	x10, x29, #0x18
  403b44:	sub	x11, x29, #0x1c
  403b48:	sub	x12, x29, #0x20
  403b4c:	stur	w0, [x29, #-4]
  403b50:	stur	w1, [x29, #-8]
  403b54:	stur	w2, [x29, #-12]
  403b58:	stur	w3, [x29, #-16]
  403b5c:	ldur	w0, [x29, #-4]
  403b60:	mov	x1, x9
  403b64:	stur	x8, [x29, #-40]
  403b68:	str	x10, [sp, #48]
  403b6c:	str	x11, [sp, #40]
  403b70:	str	x12, [sp, #32]
  403b74:	bl	404a1c <sqrt@plt+0x2f1c>
  403b78:	ldur	w13, [x29, #-12]
  403b7c:	str	x0, [sp, #24]
  403b80:	mov	w0, w13
  403b84:	ldr	x1, [sp, #40]
  403b88:	bl	404a1c <sqrt@plt+0x2f1c>
  403b8c:	ldur	w13, [x29, #-8]
  403b90:	str	x0, [sp, #16]
  403b94:	mov	w0, w13
  403b98:	ldr	x1, [sp, #48]
  403b9c:	bl	404a1c <sqrt@plt+0x2f1c>
  403ba0:	ldur	w13, [x29, #-16]
  403ba4:	str	x0, [sp, #8]
  403ba8:	mov	w0, w13
  403bac:	ldr	x1, [sp, #32]
  403bb0:	bl	404a1c <sqrt@plt+0x2f1c>
  403bb4:	ldur	x8, [x29, #-40]
  403bb8:	str	x0, [sp]
  403bbc:	mov	x0, x8
  403bc0:	ldr	x1, [sp, #24]
  403bc4:	ldr	x2, [sp, #16]
  403bc8:	ldr	x3, [sp, #8]
  403bcc:	ldr	x4, [sp]
  403bd0:	bl	404940 <sqrt@plt+0x2e40>
  403bd4:	ldp	x29, x30, [sp, #96]
  403bd8:	add	sp, sp, #0x70
  403bdc:	ret
  403be0:	sub	sp, sp, #0x40
  403be4:	stp	x29, x30, [sp, #48]
  403be8:	add	x29, sp, #0x30
  403bec:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403bf0:	add	x8, x8, #0x448
  403bf4:	adrp	x9, 415000 <_ZdlPvm@@Base+0x1608>
  403bf8:	add	x9, x9, #0x99c
  403bfc:	adrp	x10, 415000 <_ZdlPvm@@Base+0x1608>
  403c00:	add	x10, x10, #0x9a7
  403c04:	stur	w0, [x29, #-4]
  403c08:	stur	w1, [x29, #-8]
  403c0c:	stur	w2, [x29, #-12]
  403c10:	stur	w3, [x29, #-16]
  403c14:	ldur	w0, [x29, #-4]
  403c18:	ldur	w1, [x29, #-8]
  403c1c:	str	x8, [sp, #24]
  403c20:	str	x9, [sp, #16]
  403c24:	str	x10, [sp, #8]
  403c28:	bl	40297c <sqrt@plt+0xe7c>
  403c2c:	ldr	x8, [sp, #24]
  403c30:	ldr	x0, [x8]
  403c34:	ldr	x1, [sp, #16]
  403c38:	bl	401790 <fprintf@plt>
  403c3c:	ldur	w11, [x29, #-4]
  403c40:	ldur	w12, [x29, #-12]
  403c44:	add	w11, w11, w12
  403c48:	ldur	w12, [x29, #-8]
  403c4c:	ldur	w13, [x29, #-16]
  403c50:	add	w1, w12, w13
  403c54:	mov	w0, w11
  403c58:	bl	40297c <sqrt@plt+0xe7c>
  403c5c:	ldr	x8, [sp, #24]
  403c60:	ldr	x0, [x8]
  403c64:	ldr	x1, [sp, #8]
  403c68:	bl	401790 <fprintf@plt>
  403c6c:	ldp	x29, x30, [sp, #48]
  403c70:	add	sp, sp, #0x40
  403c74:	ret
  403c78:	sub	sp, sp, #0x60
  403c7c:	stp	x29, x30, [sp, #80]
  403c80:	add	x29, sp, #0x50
  403c84:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  403c88:	add	x8, x8, #0x9b2
  403c8c:	sub	x9, x29, #0x10
  403c90:	sub	x10, x29, #0x14
  403c94:	sub	x11, x29, #0x18
  403c98:	stur	w0, [x29, #-4]
  403c9c:	stur	w1, [x29, #-8]
  403ca0:	stur	w2, [x29, #-12]
  403ca4:	ldur	w0, [x29, #-4]
  403ca8:	mov	x1, x9
  403cac:	stur	x8, [x29, #-32]
  403cb0:	str	x10, [sp, #40]
  403cb4:	str	x11, [sp, #32]
  403cb8:	bl	404a1c <sqrt@plt+0x2f1c>
  403cbc:	ldur	w12, [x29, #-8]
  403cc0:	str	x0, [sp, #24]
  403cc4:	mov	w0, w12
  403cc8:	ldr	x1, [sp, #40]
  403ccc:	bl	404a1c <sqrt@plt+0x2f1c>
  403cd0:	ldur	w12, [x29, #-12]
  403cd4:	str	x0, [sp, #16]
  403cd8:	mov	w0, w12
  403cdc:	ldr	x1, [sp, #32]
  403ce0:	bl	404a1c <sqrt@plt+0x2f1c>
  403ce4:	ldur	x8, [x29, #-32]
  403ce8:	str	x0, [sp, #8]
  403cec:	mov	x0, x8
  403cf0:	ldr	x1, [sp, #24]
  403cf4:	ldr	x2, [sp, #16]
  403cf8:	ldr	x3, [sp, #8]
  403cfc:	bl	404940 <sqrt@plt+0x2e40>
  403d00:	ldp	x29, x30, [sp, #80]
  403d04:	add	sp, sp, #0x60
  403d08:	ret
  403d0c:	sub	sp, sp, #0x90
  403d10:	stp	x29, x30, [sp, #128]
  403d14:	add	x29, sp, #0x80
  403d18:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  403d1c:	add	x8, x8, #0x9bb
  403d20:	sub	x9, x29, #0x18
  403d24:	sub	x10, x29, #0x1c
  403d28:	sub	x11, x29, #0x20
  403d2c:	sub	x12, x29, #0x24
  403d30:	sub	x13, x29, #0x28
  403d34:	stur	w0, [x29, #-4]
  403d38:	stur	w1, [x29, #-8]
  403d3c:	stur	w2, [x29, #-12]
  403d40:	stur	w3, [x29, #-16]
  403d44:	stur	w4, [x29, #-20]
  403d48:	ldur	w0, [x29, #-4]
  403d4c:	mov	x1, x9
  403d50:	stur	x8, [x29, #-48]
  403d54:	stur	x10, [x29, #-56]
  403d58:	str	x11, [sp, #64]
  403d5c:	str	x12, [sp, #56]
  403d60:	str	x13, [sp, #48]
  403d64:	bl	404a1c <sqrt@plt+0x2f1c>
  403d68:	ldur	w14, [x29, #-8]
  403d6c:	str	x0, [sp, #40]
  403d70:	mov	w0, w14
  403d74:	ldur	x1, [x29, #-56]
  403d78:	bl	404a1c <sqrt@plt+0x2f1c>
  403d7c:	ldur	w14, [x29, #-12]
  403d80:	str	x0, [sp, #32]
  403d84:	mov	w0, w14
  403d88:	ldr	x1, [sp, #64]
  403d8c:	bl	404a1c <sqrt@plt+0x2f1c>
  403d90:	ldur	w14, [x29, #-16]
  403d94:	str	x0, [sp, #24]
  403d98:	mov	w0, w14
  403d9c:	ldr	x1, [sp, #56]
  403da0:	bl	404a1c <sqrt@plt+0x2f1c>
  403da4:	ldur	w14, [x29, #-20]
  403da8:	str	x0, [sp, #16]
  403dac:	mov	w0, w14
  403db0:	ldr	x1, [sp, #48]
  403db4:	bl	404a1c <sqrt@plt+0x2f1c>
  403db8:	ldur	x8, [x29, #-48]
  403dbc:	str	x0, [sp, #8]
  403dc0:	mov	x0, x8
  403dc4:	ldr	x1, [sp, #40]
  403dc8:	ldr	x2, [sp, #32]
  403dcc:	ldr	x3, [sp, #24]
  403dd0:	ldr	x4, [sp, #16]
  403dd4:	ldr	x5, [sp, #8]
  403dd8:	bl	404940 <sqrt@plt+0x2e40>
  403ddc:	ldp	x29, x30, [sp, #128]
  403de0:	add	sp, sp, #0x90
  403de4:	ret
  403de8:	sub	sp, sp, #0x100
  403dec:	stp	x29, x30, [sp, #240]
  403df0:	add	x29, sp, #0xf0
  403df4:	ldr	w8, [x29, #16]
  403df8:	adrp	x9, 415000 <_ZdlPvm@@Base+0x1608>
  403dfc:	add	x9, x9, #0x9ca
  403e00:	sub	x10, x29, #0x28
  403e04:	sub	x11, x29, #0x2c
  403e08:	sub	x12, x29, #0x30
  403e0c:	sub	x13, x29, #0x34
  403e10:	sub	x14, x29, #0x38
  403e14:	sub	x15, x29, #0x3c
  403e18:	sub	x16, x29, #0x40
  403e1c:	sub	x17, x29, #0x44
  403e20:	sub	x18, x29, #0x48
  403e24:	stur	w0, [x29, #-4]
  403e28:	stur	w1, [x29, #-8]
  403e2c:	stur	w2, [x29, #-12]
  403e30:	stur	w3, [x29, #-16]
  403e34:	stur	w4, [x29, #-20]
  403e38:	stur	w5, [x29, #-24]
  403e3c:	stur	w6, [x29, #-28]
  403e40:	stur	w7, [x29, #-32]
  403e44:	stur	w8, [x29, #-36]
  403e48:	ldur	w0, [x29, #-36]
  403e4c:	mov	x1, x18
  403e50:	stur	x9, [x29, #-80]
  403e54:	stur	x10, [x29, #-88]
  403e58:	stur	x11, [x29, #-96]
  403e5c:	stur	x12, [x29, #-104]
  403e60:	stur	x13, [x29, #-112]
  403e64:	str	x14, [sp, #120]
  403e68:	str	x15, [sp, #112]
  403e6c:	str	x16, [sp, #104]
  403e70:	str	x17, [sp, #96]
  403e74:	bl	404a1c <sqrt@plt+0x2f1c>
  403e78:	ldur	w8, [x29, #-4]
  403e7c:	str	x0, [sp, #88]
  403e80:	mov	w0, w8
  403e84:	ldur	x1, [x29, #-88]
  403e88:	bl	404a1c <sqrt@plt+0x2f1c>
  403e8c:	ldur	w8, [x29, #-8]
  403e90:	str	x0, [sp, #80]
  403e94:	mov	w0, w8
  403e98:	ldur	x1, [x29, #-96]
  403e9c:	bl	404a1c <sqrt@plt+0x2f1c>
  403ea0:	ldur	w8, [x29, #-12]
  403ea4:	str	x0, [sp, #72]
  403ea8:	mov	w0, w8
  403eac:	ldur	x1, [x29, #-104]
  403eb0:	bl	404a1c <sqrt@plt+0x2f1c>
  403eb4:	ldur	w8, [x29, #-16]
  403eb8:	str	x0, [sp, #64]
  403ebc:	mov	w0, w8
  403ec0:	ldur	x1, [x29, #-112]
  403ec4:	bl	404a1c <sqrt@plt+0x2f1c>
  403ec8:	ldur	w8, [x29, #-20]
  403ecc:	str	x0, [sp, #56]
  403ed0:	mov	w0, w8
  403ed4:	ldr	x1, [sp, #120]
  403ed8:	bl	404a1c <sqrt@plt+0x2f1c>
  403edc:	ldur	w8, [x29, #-24]
  403ee0:	str	x0, [sp, #48]
  403ee4:	mov	w0, w8
  403ee8:	ldr	x1, [sp, #112]
  403eec:	bl	404a1c <sqrt@plt+0x2f1c>
  403ef0:	ldur	w8, [x29, #-28]
  403ef4:	str	x0, [sp, #40]
  403ef8:	mov	w0, w8
  403efc:	ldr	x1, [sp, #104]
  403f00:	bl	404a1c <sqrt@plt+0x2f1c>
  403f04:	ldur	w8, [x29, #-32]
  403f08:	str	x0, [sp, #32]
  403f0c:	mov	w0, w8
  403f10:	ldr	x1, [sp, #96]
  403f14:	bl	404a1c <sqrt@plt+0x2f1c>
  403f18:	ldur	x9, [x29, #-80]
  403f1c:	str	x0, [sp, #24]
  403f20:	mov	x0, x9
  403f24:	ldr	x1, [sp, #88]
  403f28:	ldr	x2, [sp, #80]
  403f2c:	ldr	x3, [sp, #72]
  403f30:	ldr	x4, [sp, #64]
  403f34:	ldr	x5, [sp, #56]
  403f38:	ldr	x6, [sp, #48]
  403f3c:	ldr	x7, [sp, #40]
  403f40:	mov	x10, sp
  403f44:	ldr	x11, [sp, #32]
  403f48:	str	x11, [x10]
  403f4c:	mov	x10, sp
  403f50:	ldr	x12, [sp, #24]
  403f54:	str	x12, [x10, #8]
  403f58:	bl	404940 <sqrt@plt+0x2e40>
  403f5c:	ldp	x29, x30, [sp, #240]
  403f60:	add	sp, sp, #0x100
  403f64:	ret
  403f68:	sub	sp, sp, #0xe0
  403f6c:	stp	x29, x30, [sp, #208]
  403f70:	add	x29, sp, #0xd0
  403f74:	fmov	d0, #2.000000000000000000e+00
  403f78:	fmov	d1, #3.000000000000000000e+00
  403f7c:	fmov	d2, #4.000000000000000000e+00
  403f80:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  403f84:	add	x8, x8, #0x97c
  403f88:	mov	w9, #0xffffffff            	// #-1
  403f8c:	mov	w10, wzr
  403f90:	mov	w11, #0x1                   	// #1
  403f94:	add	x12, sp, #0x54
  403f98:	add	x13, sp, #0x50
  403f9c:	stur	w0, [x29, #-4]
  403fa0:	stur	w1, [x29, #-8]
  403fa4:	stur	w2, [x29, #-12]
  403fa8:	stur	x3, [x29, #-24]
  403fac:	ldur	w14, [x29, #-8]
  403fb0:	scvtf	d3, w14
  403fb4:	stur	d3, [x29, #-96]
  403fb8:	ldur	w14, [x29, #-12]
  403fbc:	scvtf	d3, w14
  403fc0:	str	d3, [sp, #104]
  403fc4:	ldur	w14, [x29, #-8]
  403fc8:	ldur	x15, [x29, #-24]
  403fcc:	ldr	w16, [x15]
  403fd0:	add	w14, w14, w16
  403fd4:	scvtf	d3, w14
  403fd8:	str	d3, [sp, #96]
  403fdc:	ldur	w14, [x29, #-12]
  403fe0:	ldur	x15, [x29, #-24]
  403fe4:	ldr	w16, [x15, #4]
  403fe8:	add	w14, w14, w16
  403fec:	scvtf	d3, w14
  403ff0:	str	d3, [sp, #88]
  403ff4:	ldur	d3, [x29, #-96]
  403ff8:	ldr	d4, [sp, #96]
  403ffc:	fadd	d3, d3, d4
  404000:	fdiv	d3, d3, d0
  404004:	stur	d3, [x29, #-32]
  404008:	ldr	d3, [sp, #104]
  40400c:	ldr	d4, [sp, #88]
  404010:	fadd	d3, d3, d4
  404014:	fdiv	d0, d3, d0
  404018:	stur	d0, [x29, #-40]
  40401c:	ldur	d0, [x29, #-96]
  404020:	ldr	d3, [sp, #96]
  404024:	fmul	d3, d1, d3
  404028:	fadd	d0, d0, d3
  40402c:	fdiv	d0, d0, d2
  404030:	stur	d0, [x29, #-48]
  404034:	ldr	d0, [sp, #104]
  404038:	ldr	d3, [sp, #88]
  40403c:	fmul	d1, d1, d3
  404040:	fadd	d0, d0, d1
  404044:	fdiv	d0, d0, d2
  404048:	stur	d0, [x29, #-56]
  40404c:	ldur	d0, [x29, #-96]
  404050:	fcvtzs	w0, d0
  404054:	mov	x1, x12
  404058:	str	x8, [sp, #64]
  40405c:	str	w9, [sp, #60]
  404060:	str	w10, [sp, #56]
  404064:	str	w11, [sp, #52]
  404068:	str	x13, [sp, #40]
  40406c:	bl	404a1c <sqrt@plt+0x2f1c>
  404070:	ldr	d0, [sp, #104]
  404074:	fcvtzs	w9, d0
  404078:	str	x0, [sp, #32]
  40407c:	mov	w0, w9
  404080:	ldr	x1, [sp, #40]
  404084:	bl	404a1c <sqrt@plt+0x2f1c>
  404088:	ldr	x8, [sp, #64]
  40408c:	str	x0, [sp, #24]
  404090:	mov	x0, x8
  404094:	ldr	x1, [sp, #32]
  404098:	ldr	x2, [sp, #24]
  40409c:	bl	404940 <sqrt@plt+0x2e40>
  4040a0:	ldur	d0, [x29, #-96]
  4040a4:	ldr	d1, [sp, #104]
  4040a8:	ldr	w0, [sp, #60]
  4040ac:	bl	404dfc <sqrt@plt+0x32fc>
  4040b0:	ldur	d0, [x29, #-32]
  4040b4:	ldur	d1, [x29, #-40]
  4040b8:	ldr	w0, [sp, #56]
  4040bc:	bl	404dfc <sqrt@plt+0x32fc>
  4040c0:	ldr	w9, [sp, #52]
  4040c4:	str	w9, [sp, #76]
  4040c8:	ldr	w8, [sp, #76]
  4040cc:	ldur	w9, [x29, #-4]
  4040d0:	cmp	w8, w9
  4040d4:	b.ge	404234 <sqrt@plt+0x2734>  // b.tcont
  4040d8:	ldr	x8, [sp, #96]
  4040dc:	stur	x8, [x29, #-96]
  4040e0:	ldr	x8, [sp, #88]
  4040e4:	str	x8, [sp, #104]
  4040e8:	ldur	d0, [x29, #-96]
  4040ec:	ldur	x8, [x29, #-24]
  4040f0:	ldr	w9, [sp, #76]
  4040f4:	mov	w10, #0x2                   	// #2
  4040f8:	mul	w9, w10, w9
  4040fc:	ldr	w9, [x8, w9, sxtw #2]
  404100:	scvtf	d1, w9
  404104:	fadd	d0, d0, d1
  404108:	str	d0, [sp, #96]
  40410c:	ldr	d0, [sp, #104]
  404110:	ldur	x8, [x29, #-24]
  404114:	ldr	w9, [sp, #76]
  404118:	mul	w9, w10, w9
  40411c:	add	w9, w9, #0x1
  404120:	ldr	w9, [x8, w9, sxtw #2]
  404124:	scvtf	d1, w9
  404128:	fadd	d0, d0, d1
  40412c:	str	d0, [sp, #88]
  404130:	ldur	d0, [x29, #-96]
  404134:	fmov	d1, #3.000000000000000000e+00
  404138:	fmul	d0, d1, d0
  40413c:	ldr	d2, [sp, #96]
  404140:	fadd	d0, d0, d2
  404144:	fmov	d2, #4.000000000000000000e+00
  404148:	fdiv	d0, d0, d2
  40414c:	stur	d0, [x29, #-64]
  404150:	ldr	d0, [sp, #104]
  404154:	fmul	d0, d1, d0
  404158:	ldr	d3, [sp, #88]
  40415c:	fadd	d0, d0, d3
  404160:	fdiv	d0, d0, d2
  404164:	stur	d0, [x29, #-72]
  404168:	ldur	d0, [x29, #-96]
  40416c:	ldr	d3, [sp, #96]
  404170:	fadd	d0, d0, d3
  404174:	fmov	d3, #2.000000000000000000e+00
  404178:	fdiv	d0, d0, d3
  40417c:	stur	d0, [x29, #-80]
  404180:	ldr	d0, [sp, #104]
  404184:	ldr	d4, [sp, #88]
  404188:	fadd	d0, d0, d4
  40418c:	fdiv	d0, d0, d3
  404190:	stur	d0, [x29, #-88]
  404194:	ldur	d0, [x29, #-32]
  404198:	ldur	d3, [x29, #-40]
  40419c:	ldur	d4, [x29, #-48]
  4041a0:	ldur	d5, [x29, #-56]
  4041a4:	ldur	d6, [x29, #-64]
  4041a8:	ldur	d7, [x29, #-72]
  4041ac:	ldur	d16, [x29, #-80]
  4041b0:	ldur	d17, [x29, #-88]
  4041b4:	str	d1, [sp, #16]
  4041b8:	mov	v1.16b, v3.16b
  4041bc:	str	d2, [sp, #8]
  4041c0:	mov	v2.16b, v4.16b
  4041c4:	mov	v3.16b, v5.16b
  4041c8:	mov	v4.16b, v6.16b
  4041cc:	mov	v5.16b, v7.16b
  4041d0:	mov	v6.16b, v16.16b
  4041d4:	mov	v7.16b, v17.16b
  4041d8:	bl	405118 <sqrt@plt+0x3618>
  4041dc:	ldur	x8, [x29, #-80]
  4041e0:	stur	x8, [x29, #-32]
  4041e4:	ldur	x8, [x29, #-88]
  4041e8:	stur	x8, [x29, #-40]
  4041ec:	ldur	d0, [x29, #-96]
  4041f0:	ldr	d1, [sp, #96]
  4041f4:	ldr	d2, [sp, #16]
  4041f8:	fmul	d1, d2, d1
  4041fc:	fadd	d0, d0, d1
  404200:	ldr	d1, [sp, #8]
  404204:	fdiv	d0, d0, d1
  404208:	stur	d0, [x29, #-48]
  40420c:	ldr	d0, [sp, #104]
  404210:	ldr	d3, [sp, #88]
  404214:	fmul	d3, d2, d3
  404218:	fadd	d0, d0, d3
  40421c:	fdiv	d0, d0, d1
  404220:	stur	d0, [x29, #-56]
  404224:	ldr	w8, [sp, #76]
  404228:	add	w8, w8, #0x1
  40422c:	str	w8, [sp, #76]
  404230:	b	4040c8 <sqrt@plt+0x25c8>
  404234:	ldr	x8, [sp, #96]
  404238:	stur	x8, [x29, #-96]
  40423c:	ldr	x8, [sp, #88]
  404240:	str	x8, [sp, #104]
  404244:	ldur	w9, [x29, #-8]
  404248:	ldur	x8, [x29, #-24]
  40424c:	ldr	w10, [x8]
  404250:	add	w9, w9, w10
  404254:	scvtf	d0, w9
  404258:	str	d0, [sp, #96]
  40425c:	ldur	w9, [x29, #-12]
  404260:	ldur	x8, [x29, #-24]
  404264:	ldr	w10, [x8, #4]
  404268:	add	w9, w9, w10
  40426c:	scvtf	d0, w9
  404270:	str	d0, [sp, #88]
  404274:	ldur	d0, [x29, #-96]
  404278:	fmov	d1, #3.000000000000000000e+00
  40427c:	fmul	d0, d1, d0
  404280:	ldr	d2, [sp, #96]
  404284:	fadd	d0, d0, d2
  404288:	fmov	d2, #4.000000000000000000e+00
  40428c:	fdiv	d0, d0, d2
  404290:	stur	d0, [x29, #-64]
  404294:	ldr	d0, [sp, #104]
  404298:	fmul	d0, d1, d0
  40429c:	ldr	d1, [sp, #88]
  4042a0:	fadd	d0, d0, d1
  4042a4:	fdiv	d0, d0, d2
  4042a8:	stur	d0, [x29, #-72]
  4042ac:	ldur	d0, [x29, #-96]
  4042b0:	ldr	d1, [sp, #96]
  4042b4:	fadd	d0, d0, d1
  4042b8:	fmov	d1, #2.000000000000000000e+00
  4042bc:	fdiv	d0, d0, d1
  4042c0:	stur	d0, [x29, #-80]
  4042c4:	ldr	d0, [sp, #104]
  4042c8:	ldr	d2, [sp, #88]
  4042cc:	fadd	d0, d0, d2
  4042d0:	fdiv	d0, d0, d1
  4042d4:	stur	d0, [x29, #-88]
  4042d8:	ldur	d0, [x29, #-96]
  4042dc:	ldr	d1, [sp, #104]
  4042e0:	mov	w9, wzr
  4042e4:	mov	w0, w9
  4042e8:	bl	404dfc <sqrt@plt+0x32fc>
  4042ec:	ldur	d0, [x29, #-96]
  4042f0:	ldr	d1, [sp, #104]
  4042f4:	mov	w0, #0x1                   	// #1
  4042f8:	bl	404dfc <sqrt@plt+0x32fc>
  4042fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  404300:	add	x0, x0, #0x999
  404304:	bl	404940 <sqrt@plt+0x2e40>
  404308:	ldp	x29, x30, [sp, #208]
  40430c:	add	sp, sp, #0xe0
  404310:	ret
  404314:	sub	sp, sp, #0x20
  404318:	stp	x29, x30, [sp, #16]
  40431c:	add	x29, sp, #0x10
  404320:	str	x0, [sp, #8]
  404324:	str	x1, [sp]
  404328:	ldr	x0, [sp]
  40432c:	bl	4022fc <sqrt@plt+0x7fc>
  404330:	ldp	x29, x30, [sp, #16]
  404334:	add	sp, sp, #0x20
  404338:	ret
  40433c:	sub	sp, sp, #0x50
  404340:	stp	x29, x30, [sp, #64]
  404344:	add	x29, sp, #0x40
  404348:	mov	x0, #0x70                  	// #112
  40434c:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  404350:	add	x8, x8, #0x4e4
  404354:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404358:	add	x9, x9, #0x458
  40435c:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404360:	add	x10, x10, #0x460
  404364:	adrp	x11, 402000 <sqrt@plt+0x500>
  404368:	add	x11, x11, #0x4b4
  40436c:	stur	x8, [x29, #-24]
  404370:	str	x9, [sp, #32]
  404374:	str	x10, [sp, #24]
  404378:	str	x11, [sp, #16]
  40437c:	bl	4138f4 <_Znwm@@Base>
  404380:	ldur	x8, [x29, #-24]
  404384:	ldr	w1, [x8]
  404388:	ldr	x9, [sp, #32]
  40438c:	ldr	d0, [x9]
  404390:	ldr	x10, [sp, #24]
  404394:	ldr	d1, [x10]
  404398:	str	x0, [sp, #8]
  40439c:	ldr	x11, [sp, #16]
  4043a0:	blr	x11
  4043a4:	b	4043a8 <sqrt@plt+0x28a8>
  4043a8:	ldr	x0, [sp, #8]
  4043ac:	ldp	x29, x30, [sp, #64]
  4043b0:	add	sp, sp, #0x50
  4043b4:	ret
  4043b8:	stur	x0, [x29, #-8]
  4043bc:	stur	w1, [x29, #-12]
  4043c0:	ldr	x0, [sp, #8]
  4043c4:	bl	4139cc <_ZdlPv@@Base>
  4043c8:	ldur	x0, [x29, #-8]
  4043cc:	bl	401a90 <_Unwind_Resume@plt>
  4043d0:	sub	sp, sp, #0xb0
  4043d4:	stp	x29, x30, [sp, #160]
  4043d8:	add	x29, sp, #0xa0
  4043dc:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  4043e0:	add	x8, x8, #0x518
  4043e4:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  4043e8:	add	x9, x9, #0x6fc
  4043ec:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  4043f0:	add	x10, x10, #0x560
  4043f4:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4043f8:	add	x11, x11, #0x0
  4043fc:	adrp	x12, 42b000 <_Znam@GLIBCXX_3.4>
  404400:	add	x12, x12, #0x4dc
  404404:	stur	wzr, [x29, #-4]
  404408:	stur	w0, [x29, #-8]
  40440c:	stur	x1, [x29, #-16]
  404410:	ldr	x8, [x8]
  404414:	str	x9, [sp, #56]
  404418:	str	x10, [sp, #48]
  40441c:	str	x11, [sp, #40]
  404420:	str	x12, [sp, #32]
  404424:	cbnz	x8, 404440 <sqrt@plt+0x2940>
  404428:	ldur	x8, [x29, #-16]
  40442c:	ldr	x0, [x8]
  404430:	bl	4148b0 <_ZdlPvm@@Base+0xeb8>
  404434:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  404438:	add	x8, x8, #0x518
  40443c:	str	x0, [x8]
  404440:	adrp	x0, 404000 <sqrt@plt+0x2500>
  404444:	add	x0, x0, #0x808
  404448:	bl	40fa88 <sqrt@plt+0xdf88>
  40444c:	stur	wzr, [x29, #-20]
  404450:	stur	wzr, [x29, #-24]
  404454:	ldur	w8, [x29, #-20]
  404458:	cmp	w8, #0x0
  40445c:	cset	w8, lt  // lt = tstop
  404460:	tbnz	w8, #0, 404774 <sqrt@plt+0x2c74>
  404464:	ldur	w0, [x29, #-8]
  404468:	ldur	x1, [x29, #-16]
  40446c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1608>
  404470:	add	x2, x2, #0x814
  404474:	adrp	x3, 42b000 <_Znam@GLIBCXX_3.4>
  404478:	add	x3, x3, #0x4e8
  40447c:	sub	x4, x29, #0x18
  404480:	bl	4113f8 <sqrt@plt+0xf8f8>
  404484:	stur	w0, [x29, #-20]
  404488:	ldur	w8, [x29, #-20]
  40448c:	subs	w8, w8, #0x3f
  404490:	mov	w9, w8
  404494:	ubfx	x9, x9, #0, #32
  404498:	cmp	x9, #0x38
  40449c:	str	x9, [sp, #24]
  4044a0:	b.hi	404770 <sqrt@plt+0x2c70>  // b.pmore
  4044a4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  4044a8:	add	x8, x8, #0x464
  4044ac:	ldr	x11, [sp, #24]
  4044b0:	ldrsw	x10, [x8, x11, lsl #2]
  4044b4:	add	x9, x8, x10
  4044b8:	br	x9
  4044bc:	ldr	x8, [sp, #48]
  4044c0:	ldr	x0, [x8]
  4044c4:	bl	40fc6c <sqrt@plt+0xe16c>
  4044c8:	b	404770 <sqrt@plt+0x2c70>
  4044cc:	b	404770 <sqrt@plt+0x2c70>
  4044d0:	ldr	x8, [sp, #48]
  4044d4:	ldr	x0, [x8]
  4044d8:	sub	x1, x29, #0x20
  4044dc:	adrp	x2, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4044e0:	add	x2, x2, #0x460
  4044e4:	adrp	x3, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4044e8:	add	x3, x3, #0x458
  4044ec:	bl	40e4f8 <sqrt@plt+0xc9f8>
  4044f0:	cbnz	w0, 404528 <sqrt@plt+0x2a28>
  4044f4:	ldr	x8, [sp, #48]
  4044f8:	ldr	x1, [x8]
  4044fc:	sub	x9, x29, #0x30
  404500:	mov	x0, x9
  404504:	str	x9, [sp, #16]
  404508:	bl	40ace0 <sqrt@plt+0x91e0>
  40450c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  404510:	add	x0, x0, #0x824
  404514:	ldr	x1, [sp, #16]
  404518:	ldr	x2, [sp, #40]
  40451c:	ldr	x3, [sp, #40]
  404520:	bl	40b0b8 <sqrt@plt+0x95b8>
  404524:	b	40453c <sqrt@plt+0x2a3c>
  404528:	ldur	x0, [x29, #-32]
  40452c:	bl	402824 <sqrt@plt+0xd24>
  404530:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  404534:	add	x8, x8, #0x4e4
  404538:	str	w0, [x8]
  40453c:	b	404770 <sqrt@plt+0x2c70>
  404540:	mov	w8, #0x1                   	// #1
  404544:	ldr	x9, [sp, #32]
  404548:	str	w8, [x9]
  40454c:	b	404770 <sqrt@plt+0x2c70>
  404550:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404554:	add	x8, x8, #0x318
  404558:	ldr	x1, [x8]
  40455c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  404560:	add	x0, x0, #0x844
  404564:	bl	401ae0 <printf@plt>
  404568:	mov	w9, wzr
  40456c:	mov	w0, w9
  404570:	bl	401a70 <exit@plt>
  404574:	ldr	x8, [sp, #48]
  404578:	ldr	x0, [x8]
  40457c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  404580:	add	x1, x1, #0x863
  404584:	bl	401a40 <strcasecmp@plt>
  404588:	cbnz	w0, 404598 <sqrt@plt+0x2a98>
  40458c:	ldr	x8, [sp, #32]
  404590:	str	wzr, [x8]
  404594:	b	4045f0 <sqrt@plt+0x2af0>
  404598:	ldr	x8, [sp, #48]
  40459c:	ldr	x0, [x8]
  4045a0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  4045a4:	add	x1, x1, #0x86c
  4045a8:	bl	401a40 <strcasecmp@plt>
  4045ac:	cbnz	w0, 4045c0 <sqrt@plt+0x2ac0>
  4045b0:	mov	w8, #0x1                   	// #1
  4045b4:	ldr	x9, [sp, #32]
  4045b8:	str	w8, [x9]
  4045bc:	b	4045f0 <sqrt@plt+0x2af0>
  4045c0:	ldr	x8, [sp, #48]
  4045c4:	ldr	x1, [x8]
  4045c8:	sub	x9, x29, #0x40
  4045cc:	mov	x0, x9
  4045d0:	str	x9, [sp, #8]
  4045d4:	bl	40ace0 <sqrt@plt+0x91e0>
  4045d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4045dc:	add	x0, x0, #0x876
  4045e0:	ldr	x1, [sp, #8]
  4045e4:	ldr	x2, [sp, #40]
  4045e8:	ldr	x3, [sp, #40]
  4045ec:	bl	40b0b8 <sqrt@plt+0x95b8>
  4045f0:	b	404770 <sqrt@plt+0x2c70>
  4045f4:	ldr	x8, [sp, #48]
  4045f8:	ldr	x0, [x8]
  4045fc:	sub	x1, x29, #0x48
  404600:	mov	w2, #0xa                   	// #10
  404604:	bl	401800 <strtol@plt>
  404608:	str	x0, [sp, #80]
  40460c:	ldr	x8, [sp, #80]
  404610:	cmp	x8, #0x0
  404614:	cset	w9, gt
  404618:	tbnz	w9, #0, 40464c <sqrt@plt+0x2b4c>
  40461c:	ldur	x8, [x29, #-72]
  404620:	ldr	x9, [sp, #48]
  404624:	ldr	x10, [x9]
  404628:	cmp	x8, x10
  40462c:	b.ne	40464c <sqrt@plt+0x2b4c>  // b.any
  404630:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  404634:	add	x0, x0, #0x88f
  404638:	ldr	x1, [sp, #40]
  40463c:	ldr	x2, [sp, #40]
  404640:	ldr	x3, [sp, #40]
  404644:	bl	40b0b8 <sqrt@plt+0x95b8>
  404648:	b	404698 <sqrt@plt+0x2b98>
  40464c:	ldr	x8, [sp, #80]
  404650:	cmp	x8, #0x0
  404654:	cset	w9, le
  404658:	tbnz	w9, #0, 40466c <sqrt@plt+0x2b6c>
  40465c:	ldr	x8, [sp, #80]
  404660:	mov	x9, #0x7fff                	// #32767
  404664:	cmp	x8, x9
  404668:	b.le	404688 <sqrt@plt+0x2b88>
  40466c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  404670:	add	x0, x0, #0x8ba
  404674:	ldr	x1, [sp, #40]
  404678:	ldr	x2, [sp, #40]
  40467c:	ldr	x3, [sp, #40]
  404680:	bl	40b0b8 <sqrt@plt+0x95b8>
  404684:	b	404698 <sqrt@plt+0x2b98>
  404688:	ldr	x8, [sp, #80]
  40468c:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  404690:	add	x9, x9, #0x4e0
  404694:	str	w8, [x9]
  404698:	b	404770 <sqrt@plt+0x2c70>
  40469c:	ldr	x8, [sp, #48]
  4046a0:	ldr	x0, [x8]
  4046a4:	add	x1, sp, #0x48
  4046a8:	mov	w2, #0xa                   	// #10
  4046ac:	bl	401800 <strtol@plt>
  4046b0:	str	x0, [sp, #64]
  4046b4:	ldr	x8, [sp, #64]
  4046b8:	cbnz	x8, 4046ec <sqrt@plt+0x2bec>
  4046bc:	ldr	x8, [sp, #72]
  4046c0:	ldr	x9, [sp, #48]
  4046c4:	ldr	x10, [x9]
  4046c8:	cmp	x8, x10
  4046cc:	b.ne	4046ec <sqrt@plt+0x2bec>  // b.any
  4046d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4046d4:	add	x0, x0, #0x8d7
  4046d8:	ldr	x1, [sp, #40]
  4046dc:	ldr	x2, [sp, #40]
  4046e0:	ldr	x3, [sp, #40]
  4046e4:	bl	40b0b8 <sqrt@plt+0x95b8>
  4046e8:	b	404738 <sqrt@plt+0x2c38>
  4046ec:	ldr	x8, [sp, #64]
  4046f0:	cmp	x8, #0x0
  4046f4:	cset	w9, lt  // lt = tstop
  4046f8:	tbnz	w9, #0, 40470c <sqrt@plt+0x2c0c>
  4046fc:	ldr	x8, [sp, #64]
  404700:	mov	x9, #0x7fffffff            	// #2147483647
  404704:	cmp	x8, x9
  404708:	b.le	404728 <sqrt@plt+0x2c28>
  40470c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  404710:	add	x0, x0, #0x906
  404714:	ldr	x1, [sp, #40]
  404718:	ldr	x2, [sp, #40]
  40471c:	ldr	x3, [sp, #40]
  404720:	bl	40b0b8 <sqrt@plt+0x95b8>
  404724:	b	404738 <sqrt@plt+0x2c38>
  404728:	ldr	x8, [sp, #64]
  40472c:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  404730:	add	x9, x9, #0x608
  404734:	str	w8, [x9]
  404738:	b	404770 <sqrt@plt+0x2c70>
  40473c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404740:	add	x8, x8, #0x328
  404744:	ldr	x0, [x8]
  404748:	bl	404908 <sqrt@plt+0x2e08>
  40474c:	mov	w9, wzr
  404750:	mov	w0, w9
  404754:	bl	401a70 <exit@plt>
  404758:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40475c:	add	x8, x8, #0x330
  404760:	ldr	x0, [x8]
  404764:	bl	404908 <sqrt@plt+0x2e08>
  404768:	mov	w0, #0x1                   	// #1
  40476c:	bl	401a70 <exit@plt>
  404770:	b	404454 <sqrt@plt+0x2954>
  404774:	ldr	x8, [sp, #56]
  404778:	ldr	w9, [x8]
  40477c:	ldur	w10, [x29, #-8]
  404780:	cmp	w9, w10
  404784:	b.lt	404794 <sqrt@plt+0x2c94>  // b.tstop
  404788:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  40478c:	add	x0, x0, #0x3f6
  404790:	bl	407814 <sqrt@plt+0x5d14>
  404794:	ldr	x8, [sp, #56]
  404798:	ldr	w9, [x8]
  40479c:	ldur	w10, [x29, #-8]
  4047a0:	cmp	w9, w10
  4047a4:	b.ge	4047d8 <sqrt@plt+0x2cd8>  // b.tcont
  4047a8:	ldur	x8, [x29, #-16]
  4047ac:	ldr	x9, [sp, #56]
  4047b0:	ldrsw	x10, [x9]
  4047b4:	mov	w11, w10
  4047b8:	add	w11, w11, #0x1
  4047bc:	str	w11, [x9]
  4047c0:	mov	x12, #0x8                   	// #8
  4047c4:	mul	x10, x12, x10
  4047c8:	add	x8, x8, x10
  4047cc:	ldr	x0, [x8]
  4047d0:	bl	407814 <sqrt@plt+0x5d14>
  4047d4:	b	404794 <sqrt@plt+0x2c94>
  4047d8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4047dc:	add	x8, x8, #0x448
  4047e0:	ldr	x8, [x8]
  4047e4:	cbz	x8, 4047f4 <sqrt@plt+0x2cf4>
  4047e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  4047ec:	add	x0, x0, #0x6cc
  4047f0:	bl	402788 <sqrt@plt+0xc88>
  4047f4:	mov	w8, wzr
  4047f8:	mov	w0, w8
  4047fc:	ldp	x29, x30, [sp, #160]
  404800:	add	sp, sp, #0xb0
  404804:	ret
  404808:	sub	sp, sp, #0x40
  40480c:	stp	x29, x30, [sp, #48]
  404810:	add	x29, sp, #0x30
  404814:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  404818:	add	x8, x8, #0x9f7
  40481c:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  404820:	add	x9, x9, #0x4dc
  404824:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  404828:	add	x10, x10, #0x0
  40482c:	stur	x0, [x29, #-8]
  404830:	stur	x1, [x29, #-16]
  404834:	str	x2, [sp, #24]
  404838:	str	w3, [sp, #20]
  40483c:	ldur	x0, [x29, #-8]
  404840:	mov	x1, x8
  404844:	str	x9, [sp, #8]
  404848:	str	x10, [sp]
  40484c:	bl	401a40 <strcasecmp@plt>
  404850:	cbnz	w0, 4048fc <sqrt@plt+0x2dfc>
  404854:	ldr	x8, [sp, #8]
  404858:	ldr	w9, [x8]
  40485c:	cmp	w9, #0x0
  404860:	cset	w9, le
  404864:	tbnz	w9, #0, 40486c <sqrt@plt+0x2d6c>
  404868:	b	4048fc <sqrt@plt+0x2dfc>
  40486c:	ldur	x8, [x29, #-16]
  404870:	cbnz	x8, 404898 <sqrt@plt+0x2d98>
  404874:	ldr	x0, [sp, #24]
  404878:	ldr	w1, [sp, #20]
  40487c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1608>
  404880:	add	x2, x2, #0xa03
  404884:	ldr	x3, [sp]
  404888:	ldr	x4, [sp]
  40488c:	ldr	x5, [sp]
  404890:	bl	40b1ec <sqrt@plt+0x96ec>
  404894:	b	4048fc <sqrt@plt+0x2dfc>
  404898:	ldur	x0, [x29, #-16]
  40489c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  4048a0:	add	x1, x1, #0x863
  4048a4:	bl	401a40 <strcasecmp@plt>
  4048a8:	cbnz	w0, 4048b8 <sqrt@plt+0x2db8>
  4048ac:	ldr	x8, [sp, #8]
  4048b0:	str	wzr, [x8]
  4048b4:	b	4048fc <sqrt@plt+0x2dfc>
  4048b8:	ldur	x0, [x29, #-16]
  4048bc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  4048c0:	add	x1, x1, #0x86c
  4048c4:	bl	401a40 <strcasecmp@plt>
  4048c8:	cbnz	w0, 4048dc <sqrt@plt+0x2ddc>
  4048cc:	mov	w8, #0x1                   	// #1
  4048d0:	ldr	x9, [sp, #8]
  4048d4:	str	w8, [x9]
  4048d8:	b	4048fc <sqrt@plt+0x2dfc>
  4048dc:	ldr	x0, [sp, #24]
  4048e0:	ldr	w1, [sp, #20]
  4048e4:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1608>
  4048e8:	add	x2, x2, #0xa2e
  4048ec:	ldr	x3, [sp]
  4048f0:	ldr	x4, [sp]
  4048f4:	ldr	x5, [sp]
  4048f8:	bl	40b1ec <sqrt@plt+0x96ec>
  4048fc:	ldp	x29, x30, [sp, #48]
  404900:	add	sp, sp, #0x40
  404904:	ret
  404908:	sub	sp, sp, #0x20
  40490c:	stp	x29, x30, [sp, #16]
  404910:	add	x29, sp, #0x10
  404914:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  404918:	add	x8, x8, #0x518
  40491c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  404920:	add	x1, x1, #0xa88
  404924:	str	x0, [sp, #8]
  404928:	ldr	x0, [sp, #8]
  40492c:	ldr	x2, [x8]
  404930:	bl	401790 <fprintf@plt>
  404934:	ldp	x29, x30, [sp, #16]
  404938:	add	sp, sp, #0x20
  40493c:	ret
  404940:	sub	sp, sp, #0x140
  404944:	stp	x29, x30, [sp, #288]
  404948:	str	x28, [sp, #304]
  40494c:	add	x29, sp, #0x120
  404950:	sub	x8, x29, #0x28
  404954:	str	q7, [sp, #128]
  404958:	str	q6, [sp, #112]
  40495c:	str	q5, [sp, #96]
  404960:	str	q4, [sp, #80]
  404964:	str	q3, [sp, #64]
  404968:	str	q2, [sp, #48]
  40496c:	str	q1, [sp, #32]
  404970:	str	q0, [sp, #16]
  404974:	stur	x7, [x29, #-88]
  404978:	stur	x6, [x29, #-96]
  40497c:	stur	x5, [x29, #-104]
  404980:	stur	x4, [x29, #-112]
  404984:	stur	x3, [x29, #-120]
  404988:	stur	x2, [x29, #-128]
  40498c:	stur	x1, [x29, #-136]
  404990:	stur	x0, [x29, #-8]
  404994:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404998:	ldr	x9, [x9, #1104]
  40499c:	str	x8, [sp, #8]
  4049a0:	cbnz	x9, 4049b4 <sqrt@plt+0x2eb4>
  4049a4:	b	4049a8 <sqrt@plt+0x2ea8>
  4049a8:	bl	401940 <tmpfile@plt>
  4049ac:	bl	403230 <sqrt@plt+0x1730>
  4049b0:	b	4049b4 <sqrt@plt+0x2eb4>
  4049b4:	mov	w8, #0xffffff80            	// #-128
  4049b8:	stur	w8, [x29, #-12]
  4049bc:	mov	w8, #0xffffffc8            	// #-56
  4049c0:	stur	w8, [x29, #-16]
  4049c4:	add	x9, x29, #0x20
  4049c8:	stur	x9, [x29, #-40]
  4049cc:	add	x9, sp, #0x10
  4049d0:	add	x9, x9, #0x80
  4049d4:	stur	x9, [x29, #-24]
  4049d8:	sub	x9, x29, #0x88
  4049dc:	add	x9, x9, #0x38
  4049e0:	stur	x9, [x29, #-32]
  4049e4:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4049e8:	ldr	x0, [x9, #1104]
  4049ec:	ldur	x1, [x29, #-8]
  4049f0:	ldr	x9, [sp, #8]
  4049f4:	ldr	q0, [x9]
  4049f8:	ldr	q1, [x9, #16]
  4049fc:	stur	q1, [x29, #-64]
  404a00:	stur	q0, [x29, #-80]
  404a04:	sub	x2, x29, #0x50
  404a08:	bl	401af0 <vfprintf@plt>
  404a0c:	ldr	x28, [sp, #304]
  404a10:	ldp	x29, x30, [sp, #288]
  404a14:	add	sp, sp, #0x140
  404a18:	ret
  404a1c:	sub	sp, sp, #0x40
  404a20:	stp	x29, x30, [sp, #48]
  404a24:	add	x29, sp, #0x30
  404a28:	stur	w0, [x29, #-4]
  404a2c:	stur	x1, [x29, #-16]
  404a30:	ldur	x8, [x29, #-16]
  404a34:	str	x8, [sp, #16]
  404a38:	ldur	w0, [x29, #-4]
  404a3c:	bl	401810 <abs@plt>
  404a40:	str	w0, [sp, #12]
  404a44:	ldr	w9, [sp, #12]
  404a48:	asr	w9, w9, #10
  404a4c:	and	w9, w9, #0x3f
  404a50:	sturb	w9, [x29, #-17]
  404a54:	ldurb	w9, [x29, #-17]
  404a58:	cbz	w9, 404a74 <sqrt@plt+0x2f74>
  404a5c:	ldurb	w8, [x29, #-17]
  404a60:	orr	w8, w8, #0x40
  404a64:	ldr	x9, [sp, #16]
  404a68:	add	x10, x9, #0x1
  404a6c:	str	x10, [sp, #16]
  404a70:	strb	w8, [x9]
  404a74:	ldr	w8, [sp, #12]
  404a78:	asr	w8, w8, #4
  404a7c:	and	w8, w8, #0x3f
  404a80:	sturb	w8, [x29, #-18]
  404a84:	ldurb	w8, [x29, #-17]
  404a88:	cbnz	w8, 404a94 <sqrt@plt+0x2f94>
  404a8c:	ldurb	w8, [x29, #-18]
  404a90:	cbz	w8, 404aac <sqrt@plt+0x2fac>
  404a94:	ldurb	w8, [x29, #-18]
  404a98:	orr	w8, w8, #0x40
  404a9c:	ldr	x9, [sp, #16]
  404aa0:	add	x10, x9, #0x1
  404aa4:	str	x10, [sp, #16]
  404aa8:	strb	w8, [x9]
  404aac:	ldr	w8, [sp, #12]
  404ab0:	and	w8, w8, #0xf
  404ab4:	orr	w8, w8, #0x20
  404ab8:	sturb	w8, [x29, #-19]
  404abc:	ldur	w8, [x29, #-4]
  404ac0:	cmp	w8, #0x0
  404ac4:	cset	w8, lt  // lt = tstop
  404ac8:	tbnz	w8, #0, 404ad8 <sqrt@plt+0x2fd8>
  404acc:	ldurb	w8, [x29, #-19]
  404ad0:	orr	w8, w8, #0x10
  404ad4:	sturb	w8, [x29, #-19]
  404ad8:	ldurb	w8, [x29, #-19]
  404adc:	ldr	x9, [sp, #16]
  404ae0:	add	x10, x9, #0x1
  404ae4:	str	x10, [sp, #16]
  404ae8:	strb	w8, [x9]
  404aec:	ldr	x9, [sp, #16]
  404af0:	mov	w8, #0x0                   	// #0
  404af4:	strb	w8, [x9]
  404af8:	ldur	x0, [x29, #-16]
  404afc:	ldp	x29, x30, [sp, #48]
  404b00:	add	sp, sp, #0x40
  404b04:	ret
  404b08:	sub	sp, sp, #0x60
  404b0c:	stp	x29, x30, [sp, #80]
  404b10:	add	x29, sp, #0x50
  404b14:	stur	w0, [x29, #-4]
  404b18:	stur	x1, [x29, #-16]
  404b1c:	ldur	x8, [x29, #-16]
  404b20:	stur	x8, [x29, #-32]
  404b24:	ldur	w9, [x29, #-4]
  404b28:	cmp	w9, #0x2
  404b2c:	b.ge	404b34 <sqrt@plt+0x3034>  // b.tcont
  404b30:	b	404c08 <sqrt@plt+0x3108>
  404b34:	ldur	x8, [x29, #-32]
  404b38:	ldr	w0, [x8]
  404b3c:	sub	x1, x29, #0x24
  404b40:	bl	404a1c <sqrt@plt+0x2f1c>
  404b44:	ldur	x8, [x29, #-32]
  404b48:	ldr	w9, [x8, #4]
  404b4c:	str	x0, [sp, #32]
  404b50:	mov	w0, w9
  404b54:	add	x1, sp, #0x28
  404b58:	bl	404a1c <sqrt@plt+0x2f1c>
  404b5c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  404b60:	add	x8, x8, #0x97c
  404b64:	str	x0, [sp, #24]
  404b68:	mov	x0, x8
  404b6c:	ldr	x1, [sp, #32]
  404b70:	ldr	x2, [sp, #24]
  404b74:	bl	404940 <sqrt@plt+0x2e40>
  404b78:	ldur	x8, [x29, #-32]
  404b7c:	add	x8, x8, #0x8
  404b80:	stur	x8, [x29, #-32]
  404b84:	mov	w9, #0x1                   	// #1
  404b88:	stur	w9, [x29, #-20]
  404b8c:	ldur	w8, [x29, #-20]
  404b90:	ldur	w9, [x29, #-4]
  404b94:	cmp	w8, w9
  404b98:	b.ge	404bfc <sqrt@plt+0x30fc>  // b.tcont
  404b9c:	ldur	x8, [x29, #-32]
  404ba0:	ldr	w0, [x8]
  404ba4:	sub	x1, x29, #0x24
  404ba8:	bl	404a1c <sqrt@plt+0x2f1c>
  404bac:	ldur	x8, [x29, #-32]
  404bb0:	ldr	w9, [x8, #4]
  404bb4:	str	x0, [sp, #16]
  404bb8:	mov	w0, w9
  404bbc:	add	x1, sp, #0x28
  404bc0:	bl	404a1c <sqrt@plt+0x2f1c>
  404bc4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  404bc8:	add	x8, x8, #0x97d
  404bcc:	str	x0, [sp, #8]
  404bd0:	mov	x0, x8
  404bd4:	ldr	x1, [sp, #16]
  404bd8:	ldr	x2, [sp, #8]
  404bdc:	bl	404940 <sqrt@plt+0x2e40>
  404be0:	ldur	x8, [x29, #-32]
  404be4:	add	x8, x8, #0x8
  404be8:	stur	x8, [x29, #-32]
  404bec:	ldur	w8, [x29, #-20]
  404bf0:	add	w8, w8, #0x1
  404bf4:	stur	w8, [x29, #-20]
  404bf8:	b	404b8c <sqrt@plt+0x308c>
  404bfc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  404c00:	add	x0, x0, #0x999
  404c04:	bl	404940 <sqrt@plt+0x2e40>
  404c08:	ldp	x29, x30, [sp, #80]
  404c0c:	add	sp, sp, #0x60
  404c10:	ret
  404c14:	sub	sp, sp, #0x90
  404c18:	stp	x29, x30, [sp, #128]
  404c1c:	add	x29, sp, #0x80
  404c20:	mov	w8, wzr
  404c24:	adrp	x9, 415000 <_ZdlPvm@@Base+0x1608>
  404c28:	add	x9, x9, #0x982
  404c2c:	sub	x10, x29, #0x10
  404c30:	sub	x11, x29, #0x14
  404c34:	sub	x12, x29, #0x18
  404c38:	sub	x13, x29, #0x1c
  404c3c:	sub	x14, x29, #0x20
  404c40:	stur	w0, [x29, #-4]
  404c44:	stur	w1, [x29, #-8]
  404c48:	stur	w2, [x29, #-12]
  404c4c:	ldur	w0, [x29, #-4]
  404c50:	mov	x1, x10
  404c54:	stur	w8, [x29, #-36]
  404c58:	stur	x9, [x29, #-48]
  404c5c:	stur	x11, [x29, #-56]
  404c60:	str	x12, [sp, #64]
  404c64:	str	x13, [sp, #56]
  404c68:	str	x14, [sp, #48]
  404c6c:	bl	404a1c <sqrt@plt+0x2f1c>
  404c70:	ldur	w8, [x29, #-8]
  404c74:	str	x0, [sp, #40]
  404c78:	mov	w0, w8
  404c7c:	ldur	x1, [x29, #-56]
  404c80:	bl	404a1c <sqrt@plt+0x2f1c>
  404c84:	ldur	w8, [x29, #-36]
  404c88:	str	x0, [sp, #32]
  404c8c:	mov	w0, w8
  404c90:	ldr	x1, [sp, #64]
  404c94:	bl	404a1c <sqrt@plt+0x2f1c>
  404c98:	ldur	w8, [x29, #-36]
  404c9c:	str	x0, [sp, #24]
  404ca0:	mov	w0, w8
  404ca4:	ldr	x1, [sp, #56]
  404ca8:	bl	404a1c <sqrt@plt+0x2f1c>
  404cac:	ldur	w8, [x29, #-12]
  404cb0:	str	x0, [sp, #16]
  404cb4:	mov	w0, w8
  404cb8:	ldr	x1, [sp, #48]
  404cbc:	bl	404a1c <sqrt@plt+0x2f1c>
  404cc0:	ldur	x9, [x29, #-48]
  404cc4:	str	x0, [sp, #8]
  404cc8:	mov	x0, x9
  404ccc:	ldr	x1, [sp, #40]
  404cd0:	ldr	x2, [sp, #32]
  404cd4:	ldr	x3, [sp, #24]
  404cd8:	ldr	x4, [sp, #16]
  404cdc:	ldr	x5, [sp, #8]
  404ce0:	bl	404940 <sqrt@plt+0x2e40>
  404ce4:	ldp	x29, x30, [sp, #128]
  404ce8:	add	sp, sp, #0x90
  404cec:	ret
  404cf0:	sub	sp, sp, #0x60
  404cf4:	stp	x29, x30, [sp, #80]
  404cf8:	add	x29, sp, #0x50
  404cfc:	stur	w0, [x29, #-4]
  404d00:	stur	x1, [x29, #-16]
  404d04:	ldur	x8, [x29, #-16]
  404d08:	stur	x8, [x29, #-32]
  404d0c:	ldur	w9, [x29, #-4]
  404d10:	cmp	w9, #0x2
  404d14:	b.ge	404d1c <sqrt@plt+0x321c>  // b.tcont
  404d18:	b	404df0 <sqrt@plt+0x32f0>
  404d1c:	ldur	x8, [x29, #-32]
  404d20:	ldr	w0, [x8]
  404d24:	sub	x1, x29, #0x24
  404d28:	bl	404a1c <sqrt@plt+0x2f1c>
  404d2c:	ldur	x8, [x29, #-32]
  404d30:	ldr	w9, [x8, #4]
  404d34:	str	x0, [sp, #32]
  404d38:	mov	w0, w9
  404d3c:	add	x1, sp, #0x28
  404d40:	bl	404a1c <sqrt@plt+0x2f1c>
  404d44:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  404d48:	add	x8, x8, #0x9ac
  404d4c:	str	x0, [sp, #24]
  404d50:	mov	x0, x8
  404d54:	ldr	x1, [sp, #32]
  404d58:	ldr	x2, [sp, #24]
  404d5c:	bl	404940 <sqrt@plt+0x2e40>
  404d60:	ldur	x8, [x29, #-32]
  404d64:	add	x8, x8, #0x8
  404d68:	stur	x8, [x29, #-32]
  404d6c:	mov	w9, #0x1                   	// #1
  404d70:	stur	w9, [x29, #-20]
  404d74:	ldur	w8, [x29, #-20]
  404d78:	ldur	w9, [x29, #-4]
  404d7c:	cmp	w8, w9
  404d80:	b.ge	404de4 <sqrt@plt+0x32e4>  // b.tcont
  404d84:	ldur	x8, [x29, #-32]
  404d88:	ldr	w0, [x8]
  404d8c:	sub	x1, x29, #0x24
  404d90:	bl	404a1c <sqrt@plt+0x2f1c>
  404d94:	ldur	x8, [x29, #-32]
  404d98:	ldr	w9, [x8, #4]
  404d9c:	str	x0, [sp, #16]
  404da0:	mov	w0, w9
  404da4:	add	x1, sp, #0x28
  404da8:	bl	404a1c <sqrt@plt+0x2f1c>
  404dac:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  404db0:	add	x8, x8, #0x97d
  404db4:	str	x0, [sp, #8]
  404db8:	mov	x0, x8
  404dbc:	ldr	x1, [sp, #16]
  404dc0:	ldr	x2, [sp, #8]
  404dc4:	bl	404940 <sqrt@plt+0x2e40>
  404dc8:	ldur	x8, [x29, #-32]
  404dcc:	add	x8, x8, #0x8
  404dd0:	stur	x8, [x29, #-32]
  404dd4:	ldur	w8, [x29, #-20]
  404dd8:	add	w8, w8, #0x1
  404ddc:	stur	w8, [x29, #-20]
  404de0:	b	404d74 <sqrt@plt+0x3274>
  404de4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  404de8:	add	x0, x0, #0x999
  404dec:	bl	404940 <sqrt@plt+0x2e40>
  404df0:	ldp	x29, x30, [sp, #80]
  404df4:	add	sp, sp, #0x60
  404df8:	ret
  404dfc:	sub	sp, sp, #0x90
  404e00:	stp	x29, x30, [sp, #128]
  404e04:	add	x29, sp, #0x80
  404e08:	mov	w8, #0xffffffff            	// #-1
  404e0c:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e10:	add	x9, x9, #0x468
  404e14:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e18:	add	x10, x10, #0x46c
  404e1c:	adrp	x11, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e20:	add	x11, x11, #0x478
  404e24:	adrp	x12, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e28:	add	x12, x12, #0x484
  404e2c:	adrp	x13, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e30:	add	x13, x13, #0x480
  404e34:	adrp	x14, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e38:	add	x14, x14, #0x47c
  404e3c:	stur	d0, [x29, #-8]
  404e40:	stur	d1, [x29, #-16]
  404e44:	stur	w0, [x29, #-20]
  404e48:	stur	wzr, [x29, #-24]
  404e4c:	stur	wzr, [x29, #-28]
  404e50:	ldur	w15, [x29, #-20]
  404e54:	cmp	w15, w8
  404e58:	stur	x9, [x29, #-56]
  404e5c:	str	x10, [sp, #64]
  404e60:	str	x11, [sp, #56]
  404e64:	str	x12, [sp, #48]
  404e68:	str	x13, [sp, #40]
  404e6c:	str	x14, [sp, #32]
  404e70:	b.ne	404e98 <sqrt@plt+0x3398>  // b.any
  404e74:	ldur	d0, [x29, #-8]
  404e78:	fcvtzs	w8, d0
  404e7c:	ldur	x9, [x29, #-56]
  404e80:	str	w8, [x9]
  404e84:	ldur	d0, [x29, #-16]
  404e88:	fcvtzs	w8, d0
  404e8c:	ldr	x10, [sp, #64]
  404e90:	str	w8, [x10]
  404e94:	b	40510c <sqrt@plt+0x360c>
  404e98:	ldur	w8, [x29, #-20]
  404e9c:	cbnz	w8, 404fd8 <sqrt@plt+0x34d8>
  404ea0:	ldur	d0, [x29, #-8]
  404ea4:	fcvtzs	w8, d0
  404ea8:	ldur	x9, [x29, #-56]
  404eac:	ldr	w10, [x9]
  404eb0:	subs	w8, w8, w10
  404eb4:	stur	w8, [x29, #-24]
  404eb8:	ldur	d0, [x29, #-16]
  404ebc:	fcvtzs	w8, d0
  404ec0:	ldr	x11, [sp, #64]
  404ec4:	ldr	w10, [x11]
  404ec8:	subs	w8, w8, w10
  404ecc:	stur	w8, [x29, #-28]
  404ed0:	ldur	w8, [x29, #-24]
  404ed4:	cbnz	w8, 404ee4 <sqrt@plt+0x33e4>
  404ed8:	ldur	w8, [x29, #-28]
  404edc:	cbnz	w8, 404ee4 <sqrt@plt+0x33e4>
  404ee0:	b	40510c <sqrt@plt+0x360c>
  404ee4:	ldur	w8, [x29, #-24]
  404ee8:	mov	w9, wzr
  404eec:	mov	w10, #0xffffffff            	// #-1
  404ef0:	cmp	w8, #0x0
  404ef4:	csel	w8, w10, w9, lt  // lt = tstop
  404ef8:	stur	w8, [x29, #-32]
  404efc:	ldur	w8, [x29, #-28]
  404f00:	cbnz	w8, 404f40 <sqrt@plt+0x3440>
  404f04:	ldur	w8, [x29, #-24]
  404f08:	ldr	x9, [sp, #32]
  404f0c:	str	w8, [x9]
  404f10:	ldur	w8, [x29, #-32]
  404f14:	ldr	x10, [sp, #48]
  404f18:	ldr	w11, [x10]
  404f1c:	cmp	w8, w11
  404f20:	b.ne	404f34 <sqrt@plt+0x3434>  // b.any
  404f24:	ldr	x8, [sp, #56]
  404f28:	ldr	w9, [x8]
  404f2c:	cbnz	w9, 404f34 <sqrt@plt+0x3434>
  404f30:	b	40510c <sqrt@plt+0x360c>
  404f34:	ldr	x8, [sp, #56]
  404f38:	str	wzr, [x8]
  404f3c:	b	404fd8 <sqrt@plt+0x34d8>
  404f40:	mov	w8, #0x1                   	// #1
  404f44:	ldr	x9, [sp, #56]
  404f48:	str	w8, [x9]
  404f4c:	ldur	w8, [x29, #-24]
  404f50:	scvtf	d0, w8
  404f54:	fmov	d1, #1.000000000000000000e+00
  404f58:	fmul	d0, d1, d0
  404f5c:	ldur	w8, [x29, #-28]
  404f60:	scvtf	d1, w8
  404f64:	fdiv	d0, d0, d1
  404f68:	stur	d0, [x29, #-48]
  404f6c:	ldur	d0, [x29, #-48]
  404f70:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404f74:	add	x10, x10, #0x470
  404f78:	ldr	d1, [x10]
  404f7c:	fcmp	d0, d1
  404f80:	cset	w8, eq  // eq = none
  404f84:	tbnz	w8, #0, 404f8c <sqrt@plt+0x348c>
  404f88:	b	404fbc <sqrt@plt+0x34bc>
  404f8c:	ldr	x8, [sp, #48]
  404f90:	ldr	w9, [x8]
  404f94:	ldur	w10, [x29, #-32]
  404f98:	cmp	w9, w10
  404f9c:	b.ne	404fbc <sqrt@plt+0x34bc>  // b.any
  404fa0:	ldur	w8, [x29, #-28]
  404fa4:	ldr	x9, [sp, #40]
  404fa8:	str	w8, [x9]
  404fac:	ldur	w8, [x29, #-24]
  404fb0:	ldr	x10, [sp, #32]
  404fb4:	str	w8, [x10]
  404fb8:	b	40510c <sqrt@plt+0x360c>
  404fbc:	ldur	w8, [x29, #-32]
  404fc0:	ldr	x9, [sp, #48]
  404fc4:	str	w8, [x9]
  404fc8:	ldur	x10, [x29, #-48]
  404fcc:	adrp	x11, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404fd0:	add	x11, x11, #0x470
  404fd4:	str	x10, [x11]
  404fd8:	ldr	x8, [sp, #32]
  404fdc:	ldr	w9, [x8]
  404fe0:	cbnz	w9, 404ff0 <sqrt@plt+0x34f0>
  404fe4:	ldr	x8, [sp, #40]
  404fe8:	ldr	w9, [x8]
  404fec:	cbz	w9, 405034 <sqrt@plt+0x3534>
  404ff0:	ldr	x8, [sp, #32]
  404ff4:	ldr	w0, [x8]
  404ff8:	sub	x1, x29, #0x24
  404ffc:	bl	404a1c <sqrt@plt+0x2f1c>
  405000:	ldr	x8, [sp, #40]
  405004:	ldr	w9, [x8]
  405008:	str	x0, [sp, #24]
  40500c:	mov	w0, w9
  405010:	sub	x1, x29, #0x28
  405014:	bl	404a1c <sqrt@plt+0x2f1c>
  405018:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  40501c:	add	x8, x8, #0x97d
  405020:	str	x0, [sp, #16]
  405024:	mov	x0, x8
  405028:	ldr	x1, [sp, #24]
  40502c:	ldr	x2, [sp, #16]
  405030:	bl	404940 <sqrt@plt+0x2e40>
  405034:	ldur	w8, [x29, #-20]
  405038:	cbz	w8, 40505c <sqrt@plt+0x355c>
  40503c:	ldr	x8, [sp, #40]
  405040:	str	wzr, [x8]
  405044:	ldr	x9, [sp, #32]
  405048:	str	wzr, [x9]
  40504c:	ldr	x10, [sp, #56]
  405050:	str	wzr, [x10]
  405054:	stur	wzr, [x29, #-24]
  405058:	b	40510c <sqrt@plt+0x360c>
  40505c:	ldr	x8, [sp, #32]
  405060:	ldr	w9, [x8]
  405064:	ldur	w10, [x29, #-24]
  405068:	subs	w9, w10, w9
  40506c:	stur	w9, [x29, #-24]
  405070:	ldr	x11, [sp, #40]
  405074:	ldr	w9, [x11]
  405078:	ldur	w10, [x29, #-28]
  40507c:	subs	w9, w10, w9
  405080:	stur	w9, [x29, #-28]
  405084:	ldur	w9, [x29, #-24]
  405088:	cbnz	w9, 405094 <sqrt@plt+0x3594>
  40508c:	ldur	w8, [x29, #-28]
  405090:	cbz	w8, 4050d0 <sqrt@plt+0x35d0>
  405094:	ldur	w0, [x29, #-24]
  405098:	sub	x1, x29, #0x24
  40509c:	bl	404a1c <sqrt@plt+0x2f1c>
  4050a0:	ldur	w8, [x29, #-28]
  4050a4:	str	x0, [sp, #8]
  4050a8:	mov	w0, w8
  4050ac:	sub	x1, x29, #0x28
  4050b0:	bl	404a1c <sqrt@plt+0x2f1c>
  4050b4:	adrp	x9, 415000 <_ZdlPvm@@Base+0x1608>
  4050b8:	add	x9, x9, #0x97d
  4050bc:	str	x0, [sp]
  4050c0:	mov	x0, x9
  4050c4:	ldr	x1, [sp, #8]
  4050c8:	ldr	x2, [sp]
  4050cc:	bl	404940 <sqrt@plt+0x2e40>
  4050d0:	ldur	d0, [x29, #-8]
  4050d4:	fcvtzs	w8, d0
  4050d8:	ldur	x9, [x29, #-56]
  4050dc:	str	w8, [x9]
  4050e0:	ldur	d0, [x29, #-16]
  4050e4:	fcvtzs	w8, d0
  4050e8:	ldr	x10, [sp, #64]
  4050ec:	str	w8, [x10]
  4050f0:	ldr	x11, [sp, #40]
  4050f4:	str	wzr, [x11]
  4050f8:	ldr	x12, [sp, #32]
  4050fc:	str	wzr, [x12]
  405100:	ldr	x13, [sp, #56]
  405104:	str	wzr, [x13]
  405108:	stur	wzr, [x29, #-24]
  40510c:	ldp	x29, x30, [sp, #128]
  405110:	add	sp, sp, #0x90
  405114:	ret
  405118:	sub	sp, sp, #0x80
  40511c:	stp	x29, x30, [sp, #112]
  405120:	add	x29, sp, #0x70
  405124:	fmov	d16, #2.000000000000000000e+00
  405128:	fmov	d17, #1.000000000000000000e+00
  40512c:	stur	d0, [x29, #-8]
  405130:	stur	d1, [x29, #-16]
  405134:	stur	d2, [x29, #-24]
  405138:	stur	d3, [x29, #-32]
  40513c:	stur	d4, [x29, #-40]
  405140:	stur	d5, [x29, #-48]
  405144:	str	d6, [sp, #56]
  405148:	str	d7, [sp, #48]
  40514c:	ldur	x8, [x29, #-8]
  405150:	str	x8, [sp, #40]
  405154:	ldur	x8, [x29, #-16]
  405158:	str	x8, [sp, #32]
  40515c:	ldr	x8, [sp, #56]
  405160:	str	x8, [sp, #24]
  405164:	ldr	x8, [sp, #48]
  405168:	str	x8, [sp, #16]
  40516c:	ldur	d0, [x29, #-24]
  405170:	ldur	d1, [x29, #-40]
  405174:	fadd	d0, d0, d1
  405178:	fdiv	d0, d0, d16
  40517c:	str	d0, [sp, #8]
  405180:	ldur	d0, [x29, #-32]
  405184:	ldur	d1, [x29, #-48]
  405188:	fadd	d0, d0, d1
  40518c:	fdiv	d0, d0, d16
  405190:	str	d0, [sp]
  405194:	ldr	d0, [sp, #40]
  405198:	ldr	d1, [sp, #8]
  40519c:	fabd	d0, d0, d1
  4051a0:	fcmp	d0, d17
  4051a4:	cset	w9, mi  // mi = first
  4051a8:	tbnz	w9, #0, 4051b0 <sqrt@plt+0x36b0>
  4051ac:	b	4051e8 <sqrt@plt+0x36e8>
  4051b0:	ldr	d0, [sp, #32]
  4051b4:	ldr	d1, [sp]
  4051b8:	fabd	d0, d0, d1
  4051bc:	fmov	d1, #1.000000000000000000e+00
  4051c0:	fcmp	d0, d1
  4051c4:	cset	w8, mi  // mi = first
  4051c8:	tbnz	w8, #0, 4051d0 <sqrt@plt+0x36d0>
  4051cc:	b	4051e8 <sqrt@plt+0x36e8>
  4051d0:	ldr	d0, [sp, #8]
  4051d4:	ldr	d1, [sp]
  4051d8:	mov	w8, wzr
  4051dc:	mov	w0, w8
  4051e0:	bl	404dfc <sqrt@plt+0x32fc>
  4051e4:	b	405250 <sqrt@plt+0x3750>
  4051e8:	ldr	d0, [sp, #40]
  4051ec:	ldr	d1, [sp, #32]
  4051f0:	ldr	d2, [sp, #40]
  4051f4:	ldur	d3, [x29, #-24]
  4051f8:	fadd	d2, d2, d3
  4051fc:	fmov	d3, #2.000000000000000000e+00
  405200:	fdiv	d2, d2, d3
  405204:	ldr	d4, [sp, #32]
  405208:	ldur	d5, [x29, #-32]
  40520c:	fadd	d4, d4, d5
  405210:	fdiv	d3, d4, d3
  405214:	ldur	d4, [x29, #-24]
  405218:	fmov	d5, #3.000000000000000000e+00
  40521c:	fmul	d4, d5, d4
  405220:	ldur	d6, [x29, #-40]
  405224:	fadd	d4, d4, d6
  405228:	fmov	d6, #4.000000000000000000e+00
  40522c:	fdiv	d4, d4, d6
  405230:	ldur	d7, [x29, #-32]
  405234:	fmul	d5, d5, d7
  405238:	ldur	d7, [x29, #-48]
  40523c:	fadd	d5, d5, d7
  405240:	fdiv	d5, d5, d6
  405244:	ldr	d6, [sp, #8]
  405248:	ldr	d7, [sp]
  40524c:	bl	405118 <sqrt@plt+0x3618>
  405250:	ldr	d0, [sp, #8]
  405254:	ldr	d1, [sp, #24]
  405258:	fabd	d0, d0, d1
  40525c:	fmov	d1, #1.000000000000000000e+00
  405260:	fcmp	d0, d1
  405264:	cset	w8, mi  // mi = first
  405268:	tbnz	w8, #0, 405270 <sqrt@plt+0x3770>
  40526c:	b	4052a8 <sqrt@plt+0x37a8>
  405270:	ldr	d0, [sp]
  405274:	ldr	d1, [sp, #16]
  405278:	fabd	d0, d0, d1
  40527c:	fmov	d1, #1.000000000000000000e+00
  405280:	fcmp	d0, d1
  405284:	cset	w8, mi  // mi = first
  405288:	tbnz	w8, #0, 405290 <sqrt@plt+0x3790>
  40528c:	b	4052a8 <sqrt@plt+0x37a8>
  405290:	ldr	d0, [sp, #24]
  405294:	ldr	d1, [sp, #16]
  405298:	mov	w8, wzr
  40529c:	mov	w0, w8
  4052a0:	bl	404dfc <sqrt@plt+0x32fc>
  4052a4:	b	405310 <sqrt@plt+0x3810>
  4052a8:	ldr	d0, [sp, #8]
  4052ac:	ldr	d1, [sp]
  4052b0:	ldur	d2, [x29, #-24]
  4052b4:	ldur	d3, [x29, #-40]
  4052b8:	fmov	d4, #3.000000000000000000e+00
  4052bc:	fmul	d3, d4, d3
  4052c0:	fadd	d2, d2, d3
  4052c4:	fmov	d3, #4.000000000000000000e+00
  4052c8:	fdiv	d2, d2, d3
  4052cc:	ldur	d5, [x29, #-32]
  4052d0:	ldur	d6, [x29, #-48]
  4052d4:	fmul	d4, d4, d6
  4052d8:	fadd	d4, d5, d4
  4052dc:	fdiv	d3, d4, d3
  4052e0:	ldur	d4, [x29, #-40]
  4052e4:	ldr	d5, [sp, #24]
  4052e8:	fadd	d4, d4, d5
  4052ec:	fmov	d5, #2.000000000000000000e+00
  4052f0:	fdiv	d4, d4, d5
  4052f4:	ldur	d6, [x29, #-48]
  4052f8:	ldr	d7, [sp, #16]
  4052fc:	fadd	d6, d6, d7
  405300:	fdiv	d5, d6, d5
  405304:	ldr	d6, [sp, #24]
  405308:	ldr	d7, [sp, #16]
  40530c:	bl	405118 <sqrt@plt+0x3618>
  405310:	ldp	x29, x30, [sp, #112]
  405314:	add	sp, sp, #0x80
  405318:	ret
  40531c:	str	x30, [sp, #-16]!
  405320:	bl	4017b0 <__cxa_begin_catch@plt>
  405324:	bl	401760 <_ZSt9terminatev@plt>
  405328:	sub	sp, sp, #0x30
  40532c:	stp	x29, x30, [sp, #32]
  405330:	add	x29, sp, #0x20
  405334:	stur	x0, [x29, #-8]
  405338:	stur	w1, [x29, #-12]
  40533c:	str	x2, [sp, #8]
  405340:	ldur	x8, [x29, #-8]
  405344:	ldur	w9, [x29, #-12]
  405348:	str	x8, [sp]
  40534c:	cbnz	w9, 405360 <sqrt@plt+0x3860>
  405350:	mov	w8, #0x1                   	// #1
  405354:	ldr	x9, [sp]
  405358:	str	w8, [x9, #88]
  40535c:	b	4053bc <sqrt@plt+0x38bc>
  405360:	ldur	w8, [x29, #-12]
  405364:	cmp	w8, #0x0
  405368:	cset	w8, ge  // ge = tcont
  40536c:	tbnz	w8, #0, 4053b0 <sqrt@plt+0x38b0>
  405370:	ldr	x8, [sp, #8]
  405374:	ldr	w9, [x8, #4]
  405378:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40537c:	add	x8, x8, #0x608
  405380:	ldr	w10, [x8]
  405384:	mul	w9, w9, w10
  405388:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40538c:	add	x8, x8, #0x28
  405390:	ldr	w10, [x8]
  405394:	mul	w9, w9, w10
  405398:	mov	w10, #0x1940                	// #6464
  40539c:	movk	w10, #0x1, lsl #16
  4053a0:	sdiv	w9, w9, w10
  4053a4:	ldr	x8, [sp]
  4053a8:	str	w9, [x8, #88]
  4053ac:	b	4053bc <sqrt@plt+0x38bc>
  4053b0:	ldur	w8, [x29, #-12]
  4053b4:	ldr	x9, [sp]
  4053b8:	str	w8, [x9, #88]
  4053bc:	ldr	x8, [sp]
  4053c0:	ldr	w9, [x8, #88]
  4053c4:	cmp	w9, #0x1
  4053c8:	b.ge	4053d8 <sqrt@plt+0x38d8>  // b.tcont
  4053cc:	mov	w8, #0x1                   	// #1
  4053d0:	ldr	x9, [sp]
  4053d4:	str	w8, [x9, #88]
  4053d8:	bl	402ad4 <sqrt@plt+0xfd4>
  4053dc:	cbz	w0, 4053ec <sqrt@plt+0x38ec>
  4053e0:	ldr	x8, [sp]
  4053e4:	ldr	w0, [x8, #88]
  4053e8:	bl	403350 <sqrt@plt+0x1850>
  4053ec:	ldur	w8, [x29, #-12]
  4053f0:	ldr	x9, [sp]
  4053f4:	str	w8, [x9, #92]
  4053f8:	ldp	x29, x30, [sp, #32]
  4053fc:	add	sp, sp, #0x30
  405400:	ret
  405404:	sub	sp, sp, #0x30
  405408:	stp	x29, x30, [sp, #32]
  40540c:	add	x29, sp, #0x20
  405410:	stur	x0, [x29, #-8]
  405414:	stur	w1, [x29, #-12]
  405418:	ldur	x8, [x29, #-8]
  40541c:	ldur	w9, [x29, #-12]
  405420:	ldr	w10, [x8, #56]
  405424:	cmp	w9, w10
  405428:	str	x8, [sp, #8]
  40542c:	b.eq	405474 <sqrt@plt+0x3974>  // b.none
  405430:	ldur	w8, [x29, #-12]
  405434:	cmp	w8, #0x1
  405438:	b.eq	405454 <sqrt@plt+0x3954>  // b.none
  40543c:	ldur	w0, [x29, #-12]
  405440:	mov	w1, #0x1                   	// #1
  405444:	mov	w8, wzr
  405448:	mov	w2, w8
  40544c:	bl	404c14 <sqrt@plt+0x3114>
  405450:	b	405468 <sqrt@plt+0x3968>
  405454:	ldur	w0, [x29, #-12]
  405458:	mov	w8, #0x1                   	// #1
  40545c:	mov	w1, w8
  405460:	mov	w2, w8
  405464:	bl	404c14 <sqrt@plt+0x3114>
  405468:	ldur	w8, [x29, #-12]
  40546c:	ldr	x9, [sp, #8]
  405470:	str	w8, [x9, #56]
  405474:	ldp	x29, x30, [sp, #32]
  405478:	add	sp, sp, #0x30
  40547c:	ret
  405480:	sub	sp, sp, #0x40
  405484:	stp	x29, x30, [sp, #48]
  405488:	add	x29, sp, #0x30
  40548c:	mov	x8, #0x4                   	// #4
  405490:	mov	x9, #0xffffffffffffffff    	// #-1
  405494:	stur	x0, [x29, #-8]
  405498:	stur	w1, [x29, #-12]
  40549c:	stur	w2, [x29, #-16]
  4054a0:	stur	w3, [x29, #-20]
  4054a4:	str	x4, [sp, #16]
  4054a8:	ldur	w10, [x29, #-20]
  4054ac:	add	w10, w10, #0x2
  4054b0:	mov	w0, w10
  4054b4:	sxtw	x11, w0
  4054b8:	mov	w12, #0x4                   	// #4
  4054bc:	smull	x13, w10, w12
  4054c0:	umulh	x8, x11, x8
  4054c4:	cmp	x8, #0x0
  4054c8:	csel	x0, x9, x13, ne  // ne = any
  4054cc:	bl	401710 <_Znam@plt>
  4054d0:	str	x0, [sp, #8]
  4054d4:	ldur	w10, [x29, #-12]
  4054d8:	ldr	x8, [sp, #8]
  4054dc:	str	w10, [x8]
  4054e0:	ldur	w10, [x29, #-16]
  4054e4:	ldr	x8, [sp, #8]
  4054e8:	str	w10, [x8, #4]
  4054ec:	str	wzr, [sp, #4]
  4054f0:	ldr	w8, [sp, #4]
  4054f4:	ldur	w9, [x29, #-20]
  4054f8:	cmp	w8, w9
  4054fc:	b.ge	40552c <sqrt@plt+0x3a2c>  // b.tcont
  405500:	ldr	x8, [sp, #16]
  405504:	ldrsw	x9, [sp, #4]
  405508:	ldr	w10, [x8, x9, lsl #2]
  40550c:	ldr	x8, [sp, #8]
  405510:	ldr	w11, [sp, #4]
  405514:	add	w11, w11, #0x2
  405518:	str	w10, [x8, w11, sxtw #2]
  40551c:	ldr	w8, [sp, #4]
  405520:	add	w8, w8, #0x1
  405524:	str	w8, [sp, #4]
  405528:	b	4054f0 <sqrt@plt+0x39f0>
  40552c:	ldur	w8, [x29, #-20]
  405530:	mov	w9, #0x2                   	// #2
  405534:	sdiv	w8, w8, w9
  405538:	add	w0, w8, #0x1
  40553c:	ldr	x1, [sp, #8]
  405540:	bl	404cf0 <sqrt@plt+0x31f0>
  405544:	ldp	x29, x30, [sp, #48]
  405548:	add	sp, sp, #0x40
  40554c:	ret
  405550:	sub	sp, sp, #0x20
  405554:	stp	x29, x30, [sp, #16]
  405558:	add	x29, sp, #0x10
  40555c:	mov	x8, #0x4                   	// #4
  405560:	mov	x9, #0xffffffffffffffff    	// #-1
  405564:	str	x0, [sp, #8]
  405568:	ldr	x10, [sp, #8]
  40556c:	str	x8, [x10]
  405570:	ldr	x11, [x10]
  405574:	mul	x12, x11, x8
  405578:	umulh	x8, x11, x8
  40557c:	cmp	x8, #0x0
  405580:	csel	x0, x9, x12, ne  // ne = any
  405584:	str	x10, [sp]
  405588:	bl	401710 <_Znam@plt>
  40558c:	ldr	x8, [sp]
  405590:	str	x0, [x8, #16]
  405594:	str	xzr, [x8, #8]
  405598:	ldp	x29, x30, [sp, #16]
  40559c:	add	sp, sp, #0x20
  4055a0:	ret
  4055a4:	sub	sp, sp, #0x30
  4055a8:	stp	x29, x30, [sp, #32]
  4055ac:	add	x29, sp, #0x20
  4055b0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4055b4:	add	x8, x8, #0x0
  4055b8:	stur	x0, [x29, #-8]
  4055bc:	str	x1, [sp, #16]
  4055c0:	ldur	x9, [x29, #-8]
  4055c4:	ldr	x10, [sp, #16]
  4055c8:	cmp	x10, #0x0
  4055cc:	cset	w11, hi  // hi = pmore
  4055d0:	str	x8, [sp, #8]
  4055d4:	str	x9, [sp]
  4055d8:	tbnz	w11, #0, 4055f4 <sqrt@plt+0x3af4>
  4055dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  4055e0:	add	x0, x0, #0x64
  4055e4:	ldr	x1, [sp, #8]
  4055e8:	ldr	x2, [sp, #8]
  4055ec:	ldr	x3, [sp, #8]
  4055f0:	bl	40b1a8 <sqrt@plt+0x96a8>
  4055f4:	ldr	x8, [sp, #16]
  4055f8:	ldr	x9, [sp]
  4055fc:	str	x8, [x9]
  405600:	ldr	x8, [x9]
  405604:	mov	x10, #0x4                   	// #4
  405608:	mul	x11, x8, x10
  40560c:	umulh	x8, x8, x10
  405610:	mov	x10, #0xffffffffffffffff    	// #-1
  405614:	cmp	x8, #0x0
  405618:	csel	x0, x10, x11, ne  // ne = any
  40561c:	bl	401710 <_Znam@plt>
  405620:	ldr	x8, [sp]
  405624:	str	x0, [x8, #16]
  405628:	str	xzr, [x8, #8]
  40562c:	ldp	x29, x30, [sp, #32]
  405630:	add	sp, sp, #0x30
  405634:	ret
  405638:	sub	sp, sp, #0x20
  40563c:	stp	x29, x30, [sp, #16]
  405640:	add	x29, sp, #0x10
  405644:	str	x0, [sp, #8]
  405648:	ldr	x8, [sp, #8]
  40564c:	ldr	x8, [x8, #16]
  405650:	str	x8, [sp]
  405654:	cbz	x8, 405660 <sqrt@plt+0x3b60>
  405658:	ldr	x0, [sp]
  40565c:	bl	401970 <_ZdaPv@plt>
  405660:	ldp	x29, x30, [sp, #16]
  405664:	add	sp, sp, #0x20
  405668:	ret
  40566c:	sub	sp, sp, #0x40
  405670:	stp	x29, x30, [sp, #48]
  405674:	add	x29, sp, #0x30
  405678:	stur	x0, [x29, #-8]
  40567c:	stur	w1, [x29, #-12]
  405680:	ldur	x8, [x29, #-8]
  405684:	ldr	x9, [x8, #8]
  405688:	ldr	x10, [x8]
  40568c:	cmp	x9, x10
  405690:	str	x8, [sp, #8]
  405694:	b.cc	405734 <sqrt@plt+0x3c34>  // b.lo, b.ul, b.last
  405698:	ldr	x8, [sp, #8]
  40569c:	ldr	x9, [x8, #16]
  4056a0:	str	x9, [sp, #24]
  4056a4:	ldr	x9, [x8]
  4056a8:	mov	x10, #0x2                   	// #2
  4056ac:	mul	x9, x9, x10
  4056b0:	str	x9, [x8]
  4056b4:	ldr	x9, [x8]
  4056b8:	mov	x10, #0x4                   	// #4
  4056bc:	mul	x11, x9, x10
  4056c0:	umulh	x9, x9, x10
  4056c4:	mov	x10, #0xffffffffffffffff    	// #-1
  4056c8:	cmp	x9, #0x0
  4056cc:	csel	x0, x10, x11, ne  // ne = any
  4056d0:	bl	401710 <_Znam@plt>
  4056d4:	ldr	x8, [sp, #8]
  4056d8:	str	x0, [x8, #16]
  4056dc:	str	xzr, [sp, #16]
  4056e0:	ldr	x8, [sp, #16]
  4056e4:	ldr	x9, [sp, #8]
  4056e8:	ldr	x10, [x9, #8]
  4056ec:	cmp	x8, x10
  4056f0:	b.cs	405720 <sqrt@plt+0x3c20>  // b.hs, b.nlast
  4056f4:	ldr	x8, [sp, #24]
  4056f8:	ldr	x9, [sp, #16]
  4056fc:	ldr	w10, [x8, x9, lsl #2]
  405700:	ldr	x8, [sp, #8]
  405704:	ldr	x9, [x8, #16]
  405708:	ldr	x11, [sp, #16]
  40570c:	str	w10, [x9, x11, lsl #2]
  405710:	ldr	x8, [sp, #16]
  405714:	add	x8, x8, #0x1
  405718:	str	x8, [sp, #16]
  40571c:	b	4056e0 <sqrt@plt+0x3be0>
  405720:	ldr	x8, [sp, #24]
  405724:	str	x8, [sp]
  405728:	cbz	x8, 405734 <sqrt@plt+0x3c34>
  40572c:	ldr	x0, [sp]
  405730:	bl	401970 <_ZdaPv@plt>
  405734:	ldur	w8, [x29, #-12]
  405738:	ldr	x9, [sp, #8]
  40573c:	ldr	x10, [x9, #16]
  405740:	ldr	x11, [x9, #8]
  405744:	str	w8, [x10, x11, lsl #2]
  405748:	ldr	x10, [x9, #8]
  40574c:	add	x10, x10, #0x1
  405750:	str	x10, [x9, #8]
  405754:	ldp	x29, x30, [sp, #48]
  405758:	add	sp, sp, #0x40
  40575c:	ret
  405760:	sub	sp, sp, #0x60
  405764:	stp	x29, x30, [sp, #80]
  405768:	add	x29, sp, #0x50
  40576c:	mov	x8, #0x80                  	// #128
  405770:	mov	x9, #0x4                   	// #4
  405774:	mov	x10, #0xffffffffffffffff    	// #-1
  405778:	stur	x0, [x29, #-8]
  40577c:	ldur	x11, [x29, #-8]
  405780:	str	xzr, [x11, #8]
  405784:	str	x8, [x11]
  405788:	ldr	x8, [x11]
  40578c:	mul	x12, x8, x9
  405790:	umulh	x9, x8, x9
  405794:	cmp	x9, #0x0
  405798:	csel	x0, x10, x12, ne  // ne = any
  40579c:	stur	x11, [x29, #-32]
  4057a0:	str	x8, [sp, #40]
  4057a4:	bl	401710 <_Znam@plt>
  4057a8:	ldr	x8, [sp, #40]
  4057ac:	str	x0, [sp, #32]
  4057b0:	cbz	x8, 4057fc <sqrt@plt+0x3cfc>
  4057b4:	mov	x8, #0x4                   	// #4
  4057b8:	ldr	x9, [sp, #40]
  4057bc:	mul	x8, x8, x9
  4057c0:	ldr	x10, [sp, #32]
  4057c4:	add	x8, x10, x8
  4057c8:	str	x8, [sp, #24]
  4057cc:	str	x10, [sp, #16]
  4057d0:	ldr	x8, [sp, #16]
  4057d4:	mov	x0, x8
  4057d8:	str	x8, [sp, #8]
  4057dc:	bl	40850c <sqrt@plt+0x6a0c>
  4057e0:	b	4057e4 <sqrt@plt+0x3ce4>
  4057e4:	ldr	x8, [sp, #8]
  4057e8:	add	x9, x8, #0x4
  4057ec:	ldr	x10, [sp, #24]
  4057f0:	cmp	x9, x10
  4057f4:	str	x9, [sp, #16]
  4057f8:	b.ne	4057d0 <sqrt@plt+0x3cd0>  // b.any
  4057fc:	ldr	x8, [sp, #32]
  405800:	ldur	x9, [x29, #-32]
  405804:	str	x8, [x9, #16]
  405808:	ldp	x29, x30, [sp, #80]
  40580c:	add	sp, sp, #0x60
  405810:	ret
  405814:	stur	x0, [x29, #-16]
  405818:	stur	w1, [x29, #-20]
  40581c:	ldr	x0, [sp, #32]
  405820:	bl	401970 <_ZdaPv@plt>
  405824:	ldur	x0, [x29, #-16]
  405828:	bl	401a90 <_Unwind_Resume@plt>
  40582c:	sub	sp, sp, #0x20
  405830:	stp	x29, x30, [sp, #16]
  405834:	add	x29, sp, #0x10
  405838:	str	x0, [sp, #8]
  40583c:	ldr	x8, [sp, #8]
  405840:	ldr	x8, [x8, #16]
  405844:	str	x8, [sp]
  405848:	cbz	x8, 405854 <sqrt@plt+0x3d54>
  40584c:	ldr	x0, [sp]
  405850:	bl	401970 <_ZdaPv@plt>
  405854:	ldp	x29, x30, [sp, #16]
  405858:	add	sp, sp, #0x20
  40585c:	ret
  405860:	sub	sp, sp, #0x80
  405864:	stp	x29, x30, [sp, #112]
  405868:	add	x29, sp, #0x70
  40586c:	stur	w1, [x29, #-4]
  405870:	stur	x0, [x29, #-16]
  405874:	ldur	x8, [x29, #-16]
  405878:	ldr	x9, [x8, #8]
  40587c:	ldr	x10, [x8]
  405880:	cmp	x9, x10
  405884:	str	x8, [sp, #56]
  405888:	b.cc	405998 <sqrt@plt+0x3e98>  // b.lo, b.ul, b.last
  40588c:	ldr	x8, [sp, #56]
  405890:	ldr	x9, [x8, #16]
  405894:	stur	x9, [x29, #-24]
  405898:	ldr	x9, [x8]
  40589c:	mov	x10, #0x2                   	// #2
  4058a0:	mul	x9, x9, x10
  4058a4:	str	x9, [x8]
  4058a8:	ldr	x9, [x8]
  4058ac:	mov	x10, #0x4                   	// #4
  4058b0:	mul	x11, x9, x10
  4058b4:	umulh	x10, x9, x10
  4058b8:	mov	x12, #0xffffffffffffffff    	// #-1
  4058bc:	cmp	x10, #0x0
  4058c0:	csel	x0, x12, x11, ne  // ne = any
  4058c4:	str	x9, [sp, #48]
  4058c8:	bl	401710 <_Znam@plt>
  4058cc:	ldr	x8, [sp, #48]
  4058d0:	str	x0, [sp, #40]
  4058d4:	cbz	x8, 405920 <sqrt@plt+0x3e20>
  4058d8:	mov	x8, #0x4                   	// #4
  4058dc:	ldr	x9, [sp, #48]
  4058e0:	mul	x8, x8, x9
  4058e4:	ldr	x10, [sp, #40]
  4058e8:	add	x8, x10, x8
  4058ec:	str	x8, [sp, #32]
  4058f0:	str	x10, [sp, #24]
  4058f4:	ldr	x8, [sp, #24]
  4058f8:	mov	x0, x8
  4058fc:	str	x8, [sp, #16]
  405900:	bl	40850c <sqrt@plt+0x6a0c>
  405904:	b	405908 <sqrt@plt+0x3e08>
  405908:	ldr	x8, [sp, #16]
  40590c:	add	x9, x8, #0x4
  405910:	ldr	x10, [sp, #32]
  405914:	cmp	x9, x10
  405918:	str	x9, [sp, #24]
  40591c:	b.ne	4058f4 <sqrt@plt+0x3df4>  // b.any
  405920:	ldr	x8, [sp, #40]
  405924:	ldr	x9, [sp, #56]
  405928:	str	x8, [x9, #16]
  40592c:	stur	xzr, [x29, #-48]
  405930:	ldur	x8, [x29, #-48]
  405934:	ldr	x9, [sp, #56]
  405938:	ldr	x10, [x9, #8]
  40593c:	cmp	x8, x10
  405940:	b.cs	405984 <sqrt@plt+0x3e84>  // b.hs, b.nlast
  405944:	ldur	x8, [x29, #-24]
  405948:	ldur	x9, [x29, #-48]
  40594c:	ldr	x10, [sp, #56]
  405950:	ldr	x11, [x10, #16]
  405954:	ldur	x12, [x29, #-48]
  405958:	ldr	w13, [x8, x9, lsl #2]
  40595c:	str	w13, [x11, x12, lsl #2]
  405960:	ldur	x8, [x29, #-48]
  405964:	add	x8, x8, #0x1
  405968:	stur	x8, [x29, #-48]
  40596c:	b	405930 <sqrt@plt+0x3e30>
  405970:	stur	x0, [x29, #-32]
  405974:	stur	w1, [x29, #-36]
  405978:	ldr	x0, [sp, #40]
  40597c:	bl	401970 <_ZdaPv@plt>
  405980:	b	4059c4 <sqrt@plt+0x3ec4>
  405984:	ldur	x8, [x29, #-24]
  405988:	str	x8, [sp, #8]
  40598c:	cbz	x8, 405998 <sqrt@plt+0x3e98>
  405990:	ldr	x0, [sp, #8]
  405994:	bl	401970 <_ZdaPv@plt>
  405998:	ldr	x8, [sp, #56]
  40599c:	ldr	x9, [x8, #16]
  4059a0:	ldr	x10, [x8, #8]
  4059a4:	ldur	w11, [x29, #-4]
  4059a8:	str	w11, [x9, x10, lsl #2]
  4059ac:	ldr	x9, [x8, #8]
  4059b0:	add	x9, x9, #0x1
  4059b4:	str	x9, [x8, #8]
  4059b8:	ldp	x29, x30, [sp, #112]
  4059bc:	add	sp, sp, #0x80
  4059c0:	ret
  4059c4:	ldur	x0, [x29, #-32]
  4059c8:	bl	401a90 <_Unwind_Resume@plt>
  4059cc:	sub	sp, sp, #0x30
  4059d0:	stp	x29, x30, [sp, #32]
  4059d4:	add	x29, sp, #0x20
  4059d8:	stur	x0, [x29, #-8]
  4059dc:	ldur	x8, [x29, #-8]
  4059e0:	ldr	x9, [x8, #8]
  4059e4:	add	x0, x9, #0x1
  4059e8:	str	x8, [sp]
  4059ec:	bl	401710 <_Znam@plt>
  4059f0:	str	x0, [sp, #16]
  4059f4:	str	xzr, [sp, #8]
  4059f8:	ldr	x8, [sp, #8]
  4059fc:	ldr	x9, [sp]
  405a00:	ldr	x10, [x9, #8]
  405a04:	cmp	x8, x10
  405a08:	b.cs	405a48 <sqrt@plt+0x3f48>  // b.hs, b.nlast
  405a0c:	ldr	x8, [sp]
  405a10:	ldr	x9, [x8, #16]
  405a14:	ldr	x10, [sp, #8]
  405a18:	mov	x11, #0x4                   	// #4
  405a1c:	mul	x10, x11, x10
  405a20:	add	x0, x9, x10
  405a24:	bl	408524 <sqrt@plt+0x6a24>
  405a28:	ldr	x8, [sp, #16]
  405a2c:	ldr	x9, [sp, #8]
  405a30:	add	x8, x8, x9
  405a34:	strb	w0, [x8]
  405a38:	ldr	x8, [sp, #8]
  405a3c:	add	x8, x8, #0x1
  405a40:	str	x8, [sp, #8]
  405a44:	b	4059f8 <sqrt@plt+0x3ef8>
  405a48:	ldr	x8, [sp, #16]
  405a4c:	ldr	x9, [sp]
  405a50:	ldr	x10, [x9, #8]
  405a54:	add	x8, x8, x10
  405a58:	mov	w11, #0x0                   	// #0
  405a5c:	strb	w11, [x8]
  405a60:	ldr	x0, [sp, #16]
  405a64:	ldp	x29, x30, [sp, #32]
  405a68:	add	sp, sp, #0x30
  405a6c:	ret
  405a70:	sub	sp, sp, #0x10
  405a74:	str	x0, [sp, #8]
  405a78:	ldr	x8, [sp, #8]
  405a7c:	str	xzr, [x8, #8]
  405a80:	add	sp, sp, #0x10
  405a84:	ret
  405a88:	sub	sp, sp, #0x10
  405a8c:	mov	w8, #0x3e8                 	// #1000
  405a90:	mov	w9, #0x10000               	// #65536
  405a94:	str	w0, [sp, #12]
  405a98:	ldr	w10, [sp, #12]
  405a9c:	subs	w10, w8, w10
  405aa0:	mul	w9, w10, w9
  405aa4:	udiv	w0, w9, w8
  405aa8:	add	sp, sp, #0x10
  405aac:	ret
  405ab0:	sub	sp, sp, #0x30
  405ab4:	stp	x29, x30, [sp, #32]
  405ab8:	add	x29, sp, #0x20
  405abc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405ac0:	add	x8, x8, #0x4c0
  405ac4:	ldr	x9, [x8]
  405ac8:	ldr	x9, [x9, #24]
  405acc:	stur	x8, [x29, #-8]
  405ad0:	str	x9, [sp, #16]
  405ad4:	cbz	x9, 405ae8 <sqrt@plt+0x3fe8>
  405ad8:	ldr	x0, [sp, #16]
  405adc:	bl	409620 <sqrt@plt+0x7b20>
  405ae0:	ldr	x0, [sp, #16]
  405ae4:	bl	4139cc <_ZdlPv@@Base>
  405ae8:	ldur	x8, [x29, #-8]
  405aec:	ldr	x9, [x8]
  405af0:	ldr	x9, [x9, #32]
  405af4:	str	x9, [sp, #8]
  405af8:	cbz	x9, 405b0c <sqrt@plt+0x400c>
  405afc:	ldr	x0, [sp, #8]
  405b00:	bl	409620 <sqrt@plt+0x7b20>
  405b04:	ldr	x0, [sp, #8]
  405b08:	bl	4139cc <_ZdlPv@@Base>
  405b0c:	ldur	x8, [x29, #-8]
  405b10:	ldr	x9, [x8]
  405b14:	str	x9, [sp]
  405b18:	cbz	x9, 405b24 <sqrt@plt+0x4024>
  405b1c:	ldr	x0, [sp]
  405b20:	bl	4139cc <_ZdlPv@@Base>
  405b24:	mov	x8, xzr
  405b28:	ldur	x9, [x29, #-8]
  405b2c:	str	x8, [x9]
  405b30:	ldp	x29, x30, [sp, #32]
  405b34:	add	sp, sp, #0x30
  405b38:	ret
  405b3c:	sub	sp, sp, #0x40
  405b40:	stp	x29, x30, [sp, #48]
  405b44:	add	x29, sp, #0x30
  405b48:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  405b4c:	add	x8, x8, #0x93
  405b50:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  405b54:	add	x9, x9, #0x0
  405b58:	add	x10, sp, #0x18
  405b5c:	sturb	w0, [x29, #-1]
  405b60:	ldurb	w1, [x29, #-1]
  405b64:	mov	x0, x10
  405b68:	str	x8, [sp, #16]
  405b6c:	str	x9, [sp, #8]
  405b70:	str	x10, [sp]
  405b74:	bl	40ad98 <sqrt@plt+0x9298>
  405b78:	ldr	x0, [sp, #16]
  405b7c:	ldr	x1, [sp]
  405b80:	ldr	x2, [sp, #8]
  405b84:	ldr	x3, [sp, #8]
  405b88:	bl	40b1a8 <sqrt@plt+0x96a8>
  405b8c:	ldp	x29, x30, [sp, #48]
  405b90:	add	sp, sp, #0x40
  405b94:	ret
  405b98:	sub	sp, sp, #0x20
  405b9c:	stp	x29, x30, [sp, #16]
  405ba0:	add	x29, sp, #0x10
  405ba4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  405ba8:	add	x8, x8, #0x0
  405bac:	str	x8, [sp]
  405bb0:	bl	405c00 <sqrt@plt+0x4100>
  405bb4:	stur	w0, [x29, #-4]
  405bb8:	ldur	w9, [x29, #-4]
  405bbc:	cmp	w9, #0x0
  405bc0:	cset	w9, lt  // lt = tstop
  405bc4:	tbnz	w9, #0, 405bd4 <sqrt@plt+0x40d4>
  405bc8:	ldur	w8, [x29, #-4]
  405bcc:	cmp	w8, #0x10, lsl #12
  405bd0:	b.le	405bf0 <sqrt@plt+0x40f0>
  405bd4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  405bd8:	add	x0, x0, #0xc1
  405bdc:	ldr	x1, [sp]
  405be0:	ldr	x2, [sp]
  405be4:	ldr	x3, [sp]
  405be8:	bl	40b0b8 <sqrt@plt+0x95b8>
  405bec:	stur	wzr, [x29, #-4]
  405bf0:	ldur	w0, [x29, #-4]
  405bf4:	ldp	x29, x30, [sp, #16]
  405bf8:	add	sp, sp, #0x20
  405bfc:	ret
  405c00:	sub	sp, sp, #0xb0
  405c04:	stp	x29, x30, [sp, #160]
  405c08:	add	x29, sp, #0xa0
  405c0c:	adrp	x8, 405000 <sqrt@plt+0x3500>
  405c10:	add	x8, x8, #0x760
  405c14:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  405c18:	add	x9, x9, #0x0
  405c1c:	sub	x0, x29, #0x18
  405c20:	str	x9, [sp, #72]
  405c24:	blr	x8
  405c28:	bl	406618 <sqrt@plt+0x4b18>
  405c2c:	str	x0, [sp, #64]
  405c30:	b	405c34 <sqrt@plt+0x4134>
  405c34:	ldr	x8, [sp, #64]
  405c38:	sub	x0, x29, #0x1c
  405c3c:	stur	w8, [x29, #-28]
  405c40:	bl	408584 <sqrt@plt+0x6a84>
  405c44:	str	w0, [sp, #60]
  405c48:	b	405c4c <sqrt@plt+0x414c>
  405c4c:	ldr	w8, [sp, #60]
  405c50:	cmp	w8, #0x2d
  405c54:	b.ne	405cb0 <sqrt@plt+0x41b0>  // b.any
  405c58:	ldur	w8, [x29, #-28]
  405c5c:	stur	w8, [x29, #-48]
  405c60:	ldur	w8, [x29, #-48]
  405c64:	mov	w1, w8
  405c68:	sub	x0, x29, #0x18
  405c6c:	bl	405860 <sqrt@plt+0x3d60>
  405c70:	b	405c74 <sqrt@plt+0x4174>
  405c74:	bl	40859c <sqrt@plt+0x6a9c>
  405c78:	str	x0, [sp, #48]
  405c7c:	b	405c80 <sqrt@plt+0x4180>
  405c80:	ldr	x8, [sp, #48]
  405c84:	stur	w8, [x29, #-52]
  405c88:	ldur	w8, [x29, #-52]
  405c8c:	stur	w8, [x29, #-28]
  405c90:	b	405cb0 <sqrt@plt+0x41b0>
  405c94:	stur	x0, [x29, #-40]
  405c98:	stur	w1, [x29, #-44]
  405c9c:	sub	x0, x29, #0x18
  405ca0:	adrp	x8, 405000 <sqrt@plt+0x3500>
  405ca4:	add	x8, x8, #0x82c
  405ca8:	blr	x8
  405cac:	b	405e18 <sqrt@plt+0x4318>
  405cb0:	sub	x0, x29, #0x1c
  405cb4:	bl	408584 <sqrt@plt+0x6a84>
  405cb8:	str	w0, [sp, #44]
  405cbc:	b	405cc0 <sqrt@plt+0x41c0>
  405cc0:	ldr	w0, [sp, #44]
  405cc4:	bl	4019d0 <isdigit@plt>
  405cc8:	cbnz	w0, 405ce8 <sqrt@plt+0x41e8>
  405ccc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  405cd0:	add	x0, x0, #0x159
  405cd4:	ldr	x1, [sp, #72]
  405cd8:	ldr	x2, [sp, #72]
  405cdc:	ldr	x3, [sp, #72]
  405ce0:	bl	40b1a8 <sqrt@plt+0x96a8>
  405ce4:	b	405ce8 <sqrt@plt+0x41e8>
  405ce8:	sub	x0, x29, #0x1c
  405cec:	bl	408584 <sqrt@plt+0x6a84>
  405cf0:	str	w0, [sp, #40]
  405cf4:	b	405cf8 <sqrt@plt+0x41f8>
  405cf8:	ldr	w0, [sp, #40]
  405cfc:	bl	4019d0 <isdigit@plt>
  405d00:	cbz	w0, 405d40 <sqrt@plt+0x4240>
  405d04:	ldur	w8, [x29, #-28]
  405d08:	stur	w8, [x29, #-56]
  405d0c:	ldur	w8, [x29, #-56]
  405d10:	mov	w1, w8
  405d14:	sub	x0, x29, #0x18
  405d18:	bl	405860 <sqrt@plt+0x3d60>
  405d1c:	b	405d20 <sqrt@plt+0x4220>
  405d20:	bl	40859c <sqrt@plt+0x6a9c>
  405d24:	str	x0, [sp, #32]
  405d28:	b	405d2c <sqrt@plt+0x422c>
  405d2c:	ldr	x8, [sp, #32]
  405d30:	stur	w8, [x29, #-60]
  405d34:	ldur	w8, [x29, #-60]
  405d38:	stur	w8, [x29, #-28]
  405d3c:	b	405ce8 <sqrt@plt+0x41e8>
  405d40:	ldur	w8, [x29, #-28]
  405d44:	stur	w8, [x29, #-64]
  405d48:	ldur	w8, [x29, #-64]
  405d4c:	mov	w0, w8
  405d50:	bl	40860c <sqrt@plt+0x6b0c>
  405d54:	b	405d58 <sqrt@plt+0x4258>
  405d58:	sub	x0, x29, #0x18
  405d5c:	bl	4059cc <sqrt@plt+0x3ecc>
  405d60:	str	x0, [sp, #24]
  405d64:	b	405d68 <sqrt@plt+0x4268>
  405d68:	ldr	x8, [sp, #24]
  405d6c:	stur	x8, [x29, #-72]
  405d70:	bl	401980 <__errno_location@plt>
  405d74:	str	wzr, [x0]
  405d78:	ldur	x0, [x29, #-72]
  405d7c:	mov	x8, xzr
  405d80:	mov	x1, x8
  405d84:	mov	w2, #0xa                   	// #10
  405d88:	bl	401800 <strtol@plt>
  405d8c:	str	x0, [sp, #80]
  405d90:	bl	401980 <__errno_location@plt>
  405d94:	ldr	w9, [x0]
  405d98:	cbnz	w9, 405dbc <sqrt@plt+0x42bc>
  405d9c:	ldr	x8, [sp, #80]
  405da0:	mov	x9, #0x7fffffff            	// #2147483647
  405da4:	cmp	x8, x9
  405da8:	b.gt	405dbc <sqrt@plt+0x42bc>
  405dac:	ldr	x8, [sp, #80]
  405db0:	mov	x9, #0xffffffff80000001    	// #-2147483647
  405db4:	cmp	x8, x9
  405db8:	b.ge	405ddc <sqrt@plt+0x42dc>  // b.tcont
  405dbc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  405dc0:	add	x0, x0, #0x173
  405dc4:	ldr	x1, [sp, #72]
  405dc8:	ldr	x2, [sp, #72]
  405dcc:	ldr	x3, [sp, #72]
  405dd0:	bl	40b0b8 <sqrt@plt+0x95b8>
  405dd4:	b	405dd8 <sqrt@plt+0x42d8>
  405dd8:	str	xzr, [sp, #80]
  405ddc:	ldur	x8, [x29, #-72]
  405de0:	str	x8, [sp, #16]
  405de4:	cbz	x8, 405df0 <sqrt@plt+0x42f0>
  405de8:	ldr	x0, [sp, #16]
  405dec:	bl	401970 <_ZdaPv@plt>
  405df0:	ldr	x8, [sp, #80]
  405df4:	sub	x0, x29, #0x18
  405df8:	adrp	x9, 405000 <sqrt@plt+0x3500>
  405dfc:	add	x9, x9, #0x82c
  405e00:	str	w8, [sp, #12]
  405e04:	blr	x9
  405e08:	ldr	w0, [sp, #12]
  405e0c:	ldp	x29, x30, [sp, #160]
  405e10:	add	sp, sp, #0xb0
  405e14:	ret
  405e18:	ldur	x0, [x29, #-40]
  405e1c:	bl	401a90 <_Unwind_Resume@plt>
  405e20:	sub	sp, sp, #0x60
  405e24:	stp	x29, x30, [sp, #80]
  405e28:	add	x29, sp, #0x50
  405e2c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  405e30:	add	x8, x8, #0x0
  405e34:	stur	x0, [x29, #-8]
  405e38:	ldur	x9, [x29, #-8]
  405e3c:	cmp	x9, #0x0
  405e40:	cset	w10, hi  // hi = pmore
  405e44:	str	x8, [sp, #32]
  405e48:	tbnz	w10, #0, 405e64 <sqrt@plt+0x4364>
  405e4c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  405e50:	add	x0, x0, #0xe7
  405e54:	ldr	x1, [sp, #32]
  405e58:	ldr	x2, [sp, #32]
  405e5c:	ldr	x3, [sp, #32]
  405e60:	bl	40b1a8 <sqrt@plt+0x96a8>
  405e64:	mov	x0, #0x18                  	// #24
  405e68:	bl	4138f4 <_Znwm@@Base>
  405e6c:	ldur	x1, [x29, #-8]
  405e70:	str	x0, [sp, #24]
  405e74:	adrp	x8, 405000 <sqrt@plt+0x3500>
  405e78:	add	x8, x8, #0x5a4
  405e7c:	blr	x8
  405e80:	b	405e84 <sqrt@plt+0x4384>
  405e84:	ldr	x8, [sp, #24]
  405e88:	stur	x8, [x29, #-16]
  405e8c:	str	xzr, [sp, #40]
  405e90:	ldr	x8, [sp, #40]
  405e94:	ldur	x9, [x29, #-8]
  405e98:	cmp	x8, x9
  405e9c:	b.cs	405ee4 <sqrt@plt+0x43e4>  // b.hs, b.nlast
  405ea0:	ldur	x0, [x29, #-16]
  405ea4:	str	x0, [sp, #16]
  405ea8:	bl	405c00 <sqrt@plt+0x4100>
  405eac:	ldr	x8, [sp, #16]
  405eb0:	str	w0, [sp, #12]
  405eb4:	mov	x0, x8
  405eb8:	ldr	w1, [sp, #12]
  405ebc:	bl	40566c <sqrt@plt+0x3b6c>
  405ec0:	ldr	x8, [sp, #40]
  405ec4:	add	x8, x8, #0x1
  405ec8:	str	x8, [sp, #40]
  405ecc:	b	405e90 <sqrt@plt+0x4390>
  405ed0:	stur	x0, [x29, #-24]
  405ed4:	stur	w1, [x29, #-28]
  405ed8:	ldr	x0, [sp, #24]
  405edc:	bl	4139cc <_ZdlPv@@Base>
  405ee0:	b	405ef8 <sqrt@plt+0x43f8>
  405ee4:	bl	405f00 <sqrt@plt+0x4400>
  405ee8:	ldur	x0, [x29, #-16]
  405eec:	ldp	x29, x30, [sp, #80]
  405ef0:	add	sp, sp, #0x60
  405ef4:	ret
  405ef8:	ldur	x0, [x29, #-24]
  405efc:	bl	401a90 <_Unwind_Resume@plt>
  405f00:	stp	x29, x30, [sp, #-16]!
  405f04:	mov	x29, sp
  405f08:	bl	406e0c <sqrt@plt+0x530c>
  405f0c:	ldp	x29, x30, [sp], #16
  405f10:	ret
  405f14:	sub	sp, sp, #0x70
  405f18:	stp	x29, x30, [sp, #96]
  405f1c:	add	x29, sp, #0x60
  405f20:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  405f24:	add	x8, x8, #0x0
  405f28:	stur	x0, [x29, #-8]
  405f2c:	ldur	x9, [x29, #-8]
  405f30:	cmp	x9, #0x0
  405f34:	cset	w10, hi  // hi = pmore
  405f38:	str	x8, [sp, #40]
  405f3c:	tbnz	w10, #0, 405f58 <sqrt@plt+0x4458>
  405f40:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  405f44:	add	x0, x0, #0xe7
  405f48:	ldr	x1, [sp, #40]
  405f4c:	ldr	x2, [sp, #40]
  405f50:	ldr	x3, [sp, #40]
  405f54:	bl	40b1a8 <sqrt@plt+0x96a8>
  405f58:	mov	x0, #0x18                  	// #24
  405f5c:	bl	4138f4 <_Znwm@@Base>
  405f60:	ldur	x1, [x29, #-8]
  405f64:	str	x0, [sp, #32]
  405f68:	adrp	x8, 405000 <sqrt@plt+0x3500>
  405f6c:	add	x8, x8, #0x5a4
  405f70:	blr	x8
  405f74:	b	405f78 <sqrt@plt+0x4478>
  405f78:	ldr	x8, [sp, #32]
  405f7c:	stur	x8, [x29, #-16]
  405f80:	stur	xzr, [x29, #-40]
  405f84:	ldur	x8, [x29, #-40]
  405f88:	ldur	x9, [x29, #-8]
  405f8c:	cmp	x8, x9
  405f90:	b.cs	405fd8 <sqrt@plt+0x44d8>  // b.hs, b.nlast
  405f94:	ldur	x0, [x29, #-16]
  405f98:	str	x0, [sp, #24]
  405f9c:	bl	405c00 <sqrt@plt+0x4100>
  405fa0:	ldr	x8, [sp, #24]
  405fa4:	str	w0, [sp, #20]
  405fa8:	mov	x0, x8
  405fac:	ldr	w1, [sp, #20]
  405fb0:	bl	40566c <sqrt@plt+0x3b6c>
  405fb4:	ldur	x8, [x29, #-40]
  405fb8:	add	x8, x8, #0x1
  405fbc:	stur	x8, [x29, #-40]
  405fc0:	b	405f84 <sqrt@plt+0x4484>
  405fc4:	stur	x0, [x29, #-24]
  405fc8:	stur	w1, [x29, #-28]
  405fcc:	ldr	x0, [sp, #32]
  405fd0:	bl	4139cc <_ZdlPv@@Base>
  405fd4:	b	406054 <sqrt@plt+0x4554>
  405fd8:	ldur	x8, [x29, #-8]
  405fdc:	mov	w0, w8
  405fe0:	bl	408540 <sqrt@plt+0x6a40>
  405fe4:	tbnz	w0, #0, 405fec <sqrt@plt+0x44ec>
  405fe8:	b	406040 <sqrt@plt+0x4540>
  405fec:	bl	40605c <sqrt@plt+0x455c>
  405ff0:	str	x0, [sp, #48]
  405ff4:	ldr	x0, [sp, #48]
  405ff8:	bl	40856c <sqrt@plt+0x6a6c>
  405ffc:	cmp	x0, #0x1
  406000:	b.ls	40601c <sqrt@plt+0x451c>  // b.plast
  406004:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  406008:	add	x0, x0, #0x111
  40600c:	ldr	x1, [sp, #40]
  406010:	ldr	x2, [sp, #40]
  406014:	ldr	x3, [sp, #40]
  406018:	bl	40b0b8 <sqrt@plt+0x95b8>
  40601c:	ldr	x8, [sp, #48]
  406020:	str	x8, [sp, #8]
  406024:	cbz	x8, 406040 <sqrt@plt+0x4540>
  406028:	ldr	x0, [sp, #8]
  40602c:	adrp	x8, 405000 <sqrt@plt+0x3500>
  406030:	add	x8, x8, #0x638
  406034:	blr	x8
  406038:	ldr	x0, [sp, #8]
  40603c:	bl	4139cc <_ZdlPv@@Base>
  406040:	bl	405f00 <sqrt@plt+0x4400>
  406044:	ldur	x0, [x29, #-16]
  406048:	ldp	x29, x30, [sp, #96]
  40604c:	add	sp, sp, #0x70
  406050:	ret
  406054:	ldur	x0, [x29, #-24]
  406058:	bl	401a90 <_Unwind_Resume@plt>
  40605c:	sub	sp, sp, #0x100
  406060:	stp	x29, x30, [sp, #240]
  406064:	add	x29, sp, #0xf0
  406068:	mov	w8, #0x0                   	// #0
  40606c:	adrp	x9, 405000 <sqrt@plt+0x3500>
  406070:	add	x9, x9, #0x760
  406074:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  406078:	add	x10, x10, #0x0
  40607c:	sub	x0, x29, #0x20
  406080:	sturb	w8, [x29, #-1]
  406084:	str	x10, [sp, #112]
  406088:	blr	x9
  40608c:	bl	40859c <sqrt@plt+0x6a9c>
  406090:	str	x0, [sp, #104]
  406094:	b	406098 <sqrt@plt+0x4598>
  406098:	ldr	x8, [sp, #104]
  40609c:	stur	w8, [x29, #-36]
  4060a0:	mov	x0, #0x18                  	// #24
  4060a4:	bl	4138f4 <_Znwm@@Base>
  4060a8:	str	x0, [sp, #96]
  4060ac:	b	4060b0 <sqrt@plt+0x45b0>
  4060b0:	ldr	x0, [sp, #96]
  4060b4:	adrp	x8, 405000 <sqrt@plt+0x3500>
  4060b8:	add	x8, x8, #0x550
  4060bc:	blr	x8
  4060c0:	b	4060c4 <sqrt@plt+0x45c4>
  4060c4:	ldr	x8, [sp, #96]
  4060c8:	stur	x8, [x29, #-64]
  4060cc:	ldurb	w8, [x29, #-1]
  4060d0:	eor	w8, w8, #0x1
  4060d4:	tbnz	w8, #0, 4060dc <sqrt@plt+0x45dc>
  4060d8:	b	4063b0 <sqrt@plt+0x48b0>
  4060dc:	sub	x0, x29, #0x20
  4060e0:	bl	405a70 <sqrt@plt+0x3f70>
  4060e4:	b	4060e8 <sqrt@plt+0x45e8>
  4060e8:	ldur	w8, [x29, #-36]
  4060ec:	stur	w8, [x29, #-68]
  4060f0:	ldur	w8, [x29, #-68]
  4060f4:	mov	w0, w8
  4060f8:	bl	408690 <sqrt@plt+0x6b90>
  4060fc:	str	w0, [sp, #92]
  406100:	b	406104 <sqrt@plt+0x4604>
  406104:	ldr	w8, [sp, #92]
  406108:	tbnz	w8, #0, 406110 <sqrt@plt+0x4610>
  40610c:	b	406150 <sqrt@plt+0x4650>
  406110:	bl	40859c <sqrt@plt+0x6a9c>
  406114:	str	x0, [sp, #80]
  406118:	b	40611c <sqrt@plt+0x461c>
  40611c:	ldr	x8, [sp, #80]
  406120:	stur	w8, [x29, #-72]
  406124:	ldur	w8, [x29, #-72]
  406128:	stur	w8, [x29, #-36]
  40612c:	b	4060e8 <sqrt@plt+0x45e8>
  406130:	stur	x0, [x29, #-48]
  406134:	stur	w1, [x29, #-52]
  406138:	b	4063dc <sqrt@plt+0x48dc>
  40613c:	stur	x0, [x29, #-48]
  406140:	stur	w1, [x29, #-52]
  406144:	ldr	x0, [sp, #96]
  406148:	bl	4139cc <_ZdlPv@@Base>
  40614c:	b	4063dc <sqrt@plt+0x48dc>
  406150:	sub	x0, x29, #0x24
  406154:	mov	w1, #0x2d                  	// #45
  406158:	bl	408718 <sqrt@plt+0x6c18>
  40615c:	str	w0, [sp, #76]
  406160:	b	406164 <sqrt@plt+0x4664>
  406164:	ldr	w8, [sp, #76]
  406168:	tbnz	w8, #0, 406170 <sqrt@plt+0x4670>
  40616c:	b	4061e0 <sqrt@plt+0x46e0>
  406170:	bl	40859c <sqrt@plt+0x6a9c>
  406174:	str	x0, [sp, #64]
  406178:	b	40617c <sqrt@plt+0x467c>
  40617c:	ldr	x8, [sp, #64]
  406180:	sub	x0, x29, #0x4c
  406184:	stur	w8, [x29, #-76]
  406188:	bl	408584 <sqrt@plt+0x6a84>
  40618c:	str	w0, [sp, #60]
  406190:	b	406194 <sqrt@plt+0x4694>
  406194:	ldr	w0, [sp, #60]
  406198:	bl	4019d0 <isdigit@plt>
  40619c:	cbz	w0, 4061c8 <sqrt@plt+0x46c8>
  4061a0:	ldur	w8, [x29, #-36]
  4061a4:	stur	w8, [x29, #-80]
  4061a8:	ldur	w8, [x29, #-80]
  4061ac:	mov	w1, w8
  4061b0:	sub	x0, x29, #0x20
  4061b4:	bl	405860 <sqrt@plt+0x3d60>
  4061b8:	b	4061bc <sqrt@plt+0x46bc>
  4061bc:	ldur	w8, [x29, #-76]
  4061c0:	stur	w8, [x29, #-36]
  4061c4:	b	4061e0 <sqrt@plt+0x46e0>
  4061c8:	ldur	w8, [x29, #-76]
  4061cc:	stur	w8, [x29, #-84]
  4061d0:	ldur	w8, [x29, #-84]
  4061d4:	mov	w0, w8
  4061d8:	bl	40860c <sqrt@plt+0x6b0c>
  4061dc:	b	4061e0 <sqrt@plt+0x46e0>
  4061e0:	sub	x0, x29, #0x24
  4061e4:	bl	408584 <sqrt@plt+0x6a84>
  4061e8:	str	w0, [sp, #56]
  4061ec:	b	4061f0 <sqrt@plt+0x46f0>
  4061f0:	ldr	w0, [sp, #56]
  4061f4:	bl	4019d0 <isdigit@plt>
  4061f8:	cbz	w0, 406238 <sqrt@plt+0x4738>
  4061fc:	ldur	w8, [x29, #-36]
  406200:	stur	w8, [x29, #-88]
  406204:	ldur	w8, [x29, #-88]
  406208:	mov	w1, w8
  40620c:	sub	x0, x29, #0x20
  406210:	bl	405860 <sqrt@plt+0x3d60>
  406214:	b	406218 <sqrt@plt+0x4718>
  406218:	bl	40859c <sqrt@plt+0x6a9c>
  40621c:	str	x0, [sp, #48]
  406220:	b	406224 <sqrt@plt+0x4724>
  406224:	ldr	x8, [sp, #48]
  406228:	stur	w8, [x29, #-92]
  40622c:	ldur	w8, [x29, #-92]
  406230:	stur	w8, [x29, #-36]
  406234:	b	4061e0 <sqrt@plt+0x46e0>
  406238:	sub	x0, x29, #0x20
  40623c:	bl	40874c <sqrt@plt+0x6c4c>
  406240:	str	w0, [sp, #44]
  406244:	b	406248 <sqrt@plt+0x4748>
  406248:	ldr	w8, [sp, #44]
  40624c:	tbnz	w8, #0, 4062fc <sqrt@plt+0x47fc>
  406250:	sub	x0, x29, #0x20
  406254:	bl	4059cc <sqrt@plt+0x3ecc>
  406258:	str	x0, [sp, #32]
  40625c:	b	406260 <sqrt@plt+0x4760>
  406260:	ldr	x8, [sp, #32]
  406264:	stur	x8, [x29, #-104]
  406268:	bl	401980 <__errno_location@plt>
  40626c:	str	wzr, [x0]
  406270:	ldur	x0, [x29, #-104]
  406274:	mov	x8, xzr
  406278:	mov	x1, x8
  40627c:	mov	w2, #0xa                   	// #10
  406280:	bl	401800 <strtol@plt>
  406284:	stur	x0, [x29, #-112]
  406288:	bl	401980 <__errno_location@plt>
  40628c:	ldr	w9, [x0]
  406290:	cbnz	w9, 4062b4 <sqrt@plt+0x47b4>
  406294:	ldur	x8, [x29, #-112]
  406298:	mov	x9, #0x7fffffff            	// #2147483647
  40629c:	cmp	x8, x9
  4062a0:	b.gt	4062b4 <sqrt@plt+0x47b4>
  4062a4:	ldur	x8, [x29, #-112]
  4062a8:	mov	x9, #0xffffffff80000001    	// #-2147483647
  4062ac:	cmp	x8, x9
  4062b0:	b.ge	4062d4 <sqrt@plt+0x47d4>  // b.tcont
  4062b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  4062b8:	add	x0, x0, #0x18e
  4062bc:	ldr	x1, [sp, #112]
  4062c0:	ldr	x2, [sp, #112]
  4062c4:	ldr	x3, [sp, #112]
  4062c8:	bl	40b0b8 <sqrt@plt+0x95b8>
  4062cc:	b	4062d0 <sqrt@plt+0x47d0>
  4062d0:	stur	xzr, [x29, #-112]
  4062d4:	ldur	x0, [x29, #-64]
  4062d8:	ldur	x8, [x29, #-112]
  4062dc:	mov	w1, w8
  4062e0:	bl	40566c <sqrt@plt+0x3b6c>
  4062e4:	b	4062e8 <sqrt@plt+0x47e8>
  4062e8:	ldur	x8, [x29, #-104]
  4062ec:	str	x8, [sp, #24]
  4062f0:	cbz	x8, 4062fc <sqrt@plt+0x47fc>
  4062f4:	ldr	x0, [sp, #24]
  4062f8:	bl	401970 <_ZdaPv@plt>
  4062fc:	sub	x0, x29, #0x24
  406300:	bl	408584 <sqrt@plt+0x6a84>
  406304:	str	w0, [sp, #20]
  406308:	b	40630c <sqrt@plt+0x480c>
  40630c:	ldr	w8, [sp, #20]
  406310:	add	w9, w8, #0x1
  406314:	mov	w10, w9
  406318:	ubfx	x10, x10, #0, #32
  40631c:	cmp	x10, #0x24
  406320:	str	x10, [sp, #8]
  406324:	b.hi	406388 <sqrt@plt+0x4888>  // b.pmore
  406328:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  40632c:	add	x8, x8, #0xb94
  406330:	ldr	x11, [sp, #8]
  406334:	ldrsw	x10, [x8, x11, lsl #2]
  406338:	add	x9, x8, x10
  40633c:	br	x9
  406340:	bl	4066bc <sqrt@plt+0x4bbc>
  406344:	b	406348 <sqrt@plt+0x4848>
  406348:	mov	w8, #0x1                   	// #1
  40634c:	sturb	w8, [x29, #-1]
  406350:	b	4063ac <sqrt@plt+0x48ac>
  406354:	mov	w8, #0x1                   	// #1
  406358:	sturb	w8, [x29, #-1]
  40635c:	ldur	w8, [x29, #-36]
  406360:	stur	w8, [x29, #-116]
  406364:	ldur	w8, [x29, #-116]
  406368:	mov	w0, w8
  40636c:	bl	40860c <sqrt@plt+0x6b0c>
  406370:	b	406374 <sqrt@plt+0x4874>
  406374:	b	4063ac <sqrt@plt+0x48ac>
  406378:	mov	w8, #0x1                   	// #1
  40637c:	sturb	w8, [x29, #-1]
  406380:	b	4063ac <sqrt@plt+0x48ac>
  406384:	b	4063ac <sqrt@plt+0x48ac>
  406388:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40638c:	add	x0, x0, #0x159
  406390:	ldr	x1, [sp, #112]
  406394:	ldr	x2, [sp, #112]
  406398:	ldr	x3, [sp, #112]
  40639c:	bl	40b0b8 <sqrt@plt+0x95b8>
  4063a0:	b	4063a4 <sqrt@plt+0x48a4>
  4063a4:	mov	w8, #0x1                   	// #1
  4063a8:	sturb	w8, [x29, #-1]
  4063ac:	b	4060cc <sqrt@plt+0x45cc>
  4063b0:	ldur	x0, [x29, #-64]
  4063b4:	sub	x8, x29, #0x20
  4063b8:	str	x0, [sp]
  4063bc:	mov	x0, x8
  4063c0:	adrp	x8, 405000 <sqrt@plt+0x3500>
  4063c4:	add	x8, x8, #0x82c
  4063c8:	blr	x8
  4063cc:	ldr	x0, [sp]
  4063d0:	ldp	x29, x30, [sp, #240]
  4063d4:	add	sp, sp, #0x100
  4063d8:	ret
  4063dc:	sub	x0, x29, #0x20
  4063e0:	adrp	x8, 405000 <sqrt@plt+0x3500>
  4063e4:	add	x8, x8, #0x82c
  4063e8:	blr	x8
  4063ec:	ldur	x0, [x29, #-48]
  4063f0:	bl	401a90 <_Unwind_Resume@plt>
  4063f4:	sub	sp, sp, #0x30
  4063f8:	stp	x29, x30, [sp, #32]
  4063fc:	add	x29, sp, #0x20
  406400:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  406404:	add	x8, x8, #0x0
  406408:	str	x8, [sp, #8]
  40640c:	bl	40605c <sqrt@plt+0x455c>
  406410:	stur	x0, [x29, #-8]
  406414:	ldur	x0, [x29, #-8]
  406418:	bl	40856c <sqrt@plt+0x6a6c>
  40641c:	str	x0, [sp, #16]
  406420:	ldr	x8, [sp, #16]
  406424:	cmp	x8, #0x0
  406428:	cset	w9, hi  // hi = pmore
  40642c:	tbnz	w9, #0, 406448 <sqrt@plt+0x4948>
  406430:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  406434:	add	x0, x0, #0x124
  406438:	ldr	x1, [sp, #8]
  40643c:	ldr	x2, [sp, #8]
  406440:	ldr	x3, [sp, #8]
  406444:	bl	40b0b8 <sqrt@plt+0x95b8>
  406448:	ldr	x8, [sp, #16]
  40644c:	mov	w0, w8
  406450:	bl	408540 <sqrt@plt+0x6a40>
  406454:	tbnz	w0, #0, 40645c <sqrt@plt+0x495c>
  406458:	b	406474 <sqrt@plt+0x4974>
  40645c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  406460:	add	x0, x0, #0x137
  406464:	ldr	x1, [sp, #8]
  406468:	ldr	x2, [sp, #8]
  40646c:	ldr	x3, [sp, #8]
  406470:	bl	40b0b8 <sqrt@plt+0x95b8>
  406474:	bl	405f00 <sqrt@plt+0x4400>
  406478:	ldur	x0, [x29, #-8]
  40647c:	ldp	x29, x30, [sp, #32]
  406480:	add	sp, sp, #0x30
  406484:	ret
  406488:	sub	sp, sp, #0x80
  40648c:	stp	x29, x30, [sp, #112]
  406490:	add	x29, sp, #0x70
  406494:	adrp	x8, 405000 <sqrt@plt+0x3500>
  406498:	add	x8, x8, #0x760
  40649c:	sub	x0, x29, #0x18
  4064a0:	blr	x8
  4064a4:	bl	406618 <sqrt@plt+0x4b18>
  4064a8:	str	x0, [sp, #40]
  4064ac:	b	4064b0 <sqrt@plt+0x49b0>
  4064b0:	ldr	x8, [sp, #40]
  4064b4:	stur	w8, [x29, #-28]
  4064b8:	sub	x0, x29, #0x1c
  4064bc:	bl	408584 <sqrt@plt+0x6a84>
  4064c0:	str	w0, [sp, #36]
  4064c4:	b	4064c8 <sqrt@plt+0x49c8>
  4064c8:	mov	w8, #0xffffffff            	// #-1
  4064cc:	ldr	w9, [sp, #36]
  4064d0:	cmp	w9, w8
  4064d4:	b.eq	4065e0 <sqrt@plt+0x4ae0>  // b.none
  4064d8:	sub	x0, x29, #0x1c
  4064dc:	bl	408584 <sqrt@plt+0x6a84>
  4064e0:	str	w0, [sp, #32]
  4064e4:	b	4064e8 <sqrt@plt+0x49e8>
  4064e8:	ldr	w8, [sp, #32]
  4064ec:	cmp	w8, #0xa
  4064f0:	b.ne	4065a4 <sqrt@plt+0x4aa4>  // b.any
  4064f4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064f8:	add	x8, x8, #0x498
  4064fc:	ldr	w9, [x8]
  406500:	add	w9, w9, #0x1
  406504:	str	w9, [x8]
  406508:	bl	40859c <sqrt@plt+0x6a9c>
  40650c:	str	x0, [sp, #24]
  406510:	b	406514 <sqrt@plt+0x4a14>
  406514:	ldr	x8, [sp, #24]
  406518:	stur	w8, [x29, #-48]
  40651c:	ldur	w8, [x29, #-48]
  406520:	sub	x0, x29, #0x1c
  406524:	stur	w8, [x29, #-28]
  406528:	bl	408584 <sqrt@plt+0x6a84>
  40652c:	str	w0, [sp, #20]
  406530:	b	406534 <sqrt@plt+0x4a34>
  406534:	ldr	w8, [sp, #20]
  406538:	cmp	w8, #0x2b
  40653c:	b.ne	406584 <sqrt@plt+0x4a84>  // b.any
  406540:	sub	x0, x29, #0x34
  406544:	mov	w1, #0xa                   	// #10
  406548:	bl	4085ec <sqrt@plt+0x6aec>
  40654c:	b	406550 <sqrt@plt+0x4a50>
  406550:	ldur	w8, [x29, #-52]
  406554:	mov	w1, w8
  406558:	sub	x0, x29, #0x18
  40655c:	bl	405860 <sqrt@plt+0x3d60>
  406560:	b	406564 <sqrt@plt+0x4a64>
  406564:	b	4065a0 <sqrt@plt+0x4aa0>
  406568:	stur	x0, [x29, #-40]
  40656c:	stur	w1, [x29, #-44]
  406570:	sub	x0, x29, #0x18
  406574:	adrp	x8, 405000 <sqrt@plt+0x3500>
  406578:	add	x8, x8, #0x82c
  40657c:	blr	x8
  406580:	b	406610 <sqrt@plt+0x4b10>
  406584:	ldur	w8, [x29, #-28]
  406588:	str	w8, [sp, #56]
  40658c:	ldr	w8, [sp, #56]
  406590:	mov	w0, w8
  406594:	bl	40860c <sqrt@plt+0x6b0c>
  406598:	b	40659c <sqrt@plt+0x4a9c>
  40659c:	b	4065e0 <sqrt@plt+0x4ae0>
  4065a0:	b	4065c0 <sqrt@plt+0x4ac0>
  4065a4:	ldur	w8, [x29, #-28]
  4065a8:	str	w8, [sp, #52]
  4065ac:	ldr	w8, [sp, #52]
  4065b0:	mov	w1, w8
  4065b4:	sub	x0, x29, #0x18
  4065b8:	bl	405860 <sqrt@plt+0x3d60>
  4065bc:	b	4065c0 <sqrt@plt+0x4ac0>
  4065c0:	bl	40859c <sqrt@plt+0x6a9c>
  4065c4:	str	x0, [sp, #8]
  4065c8:	b	4065cc <sqrt@plt+0x4acc>
  4065cc:	ldr	x8, [sp, #8]
  4065d0:	str	w8, [sp, #48]
  4065d4:	ldr	w8, [sp, #48]
  4065d8:	stur	w8, [x29, #-28]
  4065dc:	b	4064b8 <sqrt@plt+0x49b8>
  4065e0:	sub	x0, x29, #0x18
  4065e4:	bl	4059cc <sqrt@plt+0x3ecc>
  4065e8:	str	x0, [sp]
  4065ec:	b	4065f0 <sqrt@plt+0x4af0>
  4065f0:	sub	x0, x29, #0x18
  4065f4:	adrp	x8, 405000 <sqrt@plt+0x3500>
  4065f8:	add	x8, x8, #0x82c
  4065fc:	blr	x8
  406600:	ldr	x0, [sp]
  406604:	ldp	x29, x30, [sp, #112]
  406608:	add	sp, sp, #0x80
  40660c:	ret
  406610:	ldur	x0, [x29, #-40]
  406614:	bl	401a90 <_Unwind_Resume@plt>
  406618:	sub	sp, sp, #0x30
  40661c:	stp	x29, x30, [sp, #32]
  406620:	add	x29, sp, #0x20
  406624:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  406628:	add	x8, x8, #0x0
  40662c:	sub	x0, x29, #0x4
  406630:	str	x8, [sp, #16]
  406634:	bl	40850c <sqrt@plt+0x6a0c>
  406638:	bl	40859c <sqrt@plt+0x6a9c>
  40663c:	stur	w0, [x29, #-8]
  406640:	ldur	w8, [x29, #-8]
  406644:	sub	x0, x29, #0x4
  406648:	stur	w8, [x29, #-4]
  40664c:	bl	408584 <sqrt@plt+0x6a84>
  406650:	add	w8, w0, #0x1
  406654:	mov	w9, w8
  406658:	ubfx	x9, x9, #0, #32
  40665c:	cmp	x9, #0x21
  406660:	str	x9, [sp, #8]
  406664:	b.hi	4066a0 <sqrt@plt+0x4ba0>  // b.pmore
  406668:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  40666c:	add	x8, x8, #0xc28
  406670:	ldr	x11, [sp, #8]
  406674:	ldrsw	x10, [x8, x11, lsl #2]
  406678:	add	x9, x8, x10
  40667c:	br	x9
  406680:	b	4066a4 <sqrt@plt+0x4ba4>
  406684:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  406688:	add	x0, x0, #0x1b1
  40668c:	ldr	x1, [sp, #16]
  406690:	ldr	x2, [sp, #16]
  406694:	ldr	x3, [sp, #16]
  406698:	bl	40b0b8 <sqrt@plt+0x95b8>
  40669c:	b	4066a8 <sqrt@plt+0x4ba8>
  4066a0:	b	4066a8 <sqrt@plt+0x4ba8>
  4066a4:	b	406638 <sqrt@plt+0x4b38>
  4066a8:	ldur	w8, [x29, #-4]
  4066ac:	mov	w0, w8
  4066b0:	ldp	x29, x30, [sp, #32]
  4066b4:	add	sp, sp, #0x30
  4066b8:	ret
  4066bc:	sub	sp, sp, #0x20
  4066c0:	stp	x29, x30, [sp, #16]
  4066c4:	add	x29, sp, #0x10
  4066c8:	bl	40859c <sqrt@plt+0x6a9c>
  4066cc:	stur	w0, [x29, #-4]
  4066d0:	sub	x0, x29, #0x4
  4066d4:	mov	w1, #0xa                   	// #10
  4066d8:	bl	408718 <sqrt@plt+0x6c18>
  4066dc:	tbnz	w0, #0, 4066e4 <sqrt@plt+0x4be4>
  4066e0:	b	4066fc <sqrt@plt+0x4bfc>
  4066e4:	ldur	w8, [x29, #-4]
  4066e8:	str	w8, [sp, #8]
  4066ec:	ldr	w8, [sp, #8]
  4066f0:	mov	w0, w8
  4066f4:	bl	40860c <sqrt@plt+0x6b0c>
  4066f8:	b	406728 <sqrt@plt+0x4c28>
  4066fc:	sub	x0, x29, #0x4
  406700:	mov	w1, #0xffffffff            	// #-1
  406704:	bl	40883c <sqrt@plt+0x6d3c>
  406708:	tbnz	w0, #0, 406710 <sqrt@plt+0x4c10>
  40670c:	b	406714 <sqrt@plt+0x4c14>
  406710:	b	406728 <sqrt@plt+0x4c28>
  406714:	bl	40859c <sqrt@plt+0x6a9c>
  406718:	str	w0, [sp, #4]
  40671c:	ldr	w8, [sp, #4]
  406720:	stur	w8, [x29, #-4]
  406724:	b	4066d0 <sqrt@plt+0x4bd0>
  406728:	ldp	x29, x30, [sp, #16]
  40672c:	add	sp, sp, #0x20
  406730:	ret
  406734:	sub	sp, sp, #0x80
  406738:	stp	x29, x30, [sp, #112]
  40673c:	add	x29, sp, #0x70
  406740:	adrp	x8, 405000 <sqrt@plt+0x3500>
  406744:	add	x8, x8, #0x760
  406748:	sub	x0, x29, #0x18
  40674c:	blr	x8
  406750:	bl	406618 <sqrt@plt+0x4b18>
  406754:	str	x0, [sp, #32]
  406758:	b	40675c <sqrt@plt+0x4c5c>
  40675c:	ldr	x8, [sp, #32]
  406760:	stur	w8, [x29, #-28]
  406764:	ldur	w8, [x29, #-28]
  406768:	stur	w8, [x29, #-48]
  40676c:	ldur	w8, [x29, #-48]
  406770:	mov	w0, w8
  406774:	bl	408690 <sqrt@plt+0x6b90>
  406778:	str	w0, [sp, #28]
  40677c:	b	406780 <sqrt@plt+0x4c80>
  406780:	mov	w8, #0x0                   	// #0
  406784:	ldr	w9, [sp, #28]
  406788:	str	w8, [sp, #24]
  40678c:	tbnz	w9, #0, 4067fc <sqrt@plt+0x4cfc>
  406790:	sub	x0, x29, #0x34
  406794:	mov	w1, #0xa                   	// #10
  406798:	bl	4085ec <sqrt@plt+0x6aec>
  40679c:	b	4067a0 <sqrt@plt+0x4ca0>
  4067a0:	ldur	w8, [x29, #-52]
  4067a4:	mov	w1, w8
  4067a8:	sub	x0, x29, #0x1c
  4067ac:	bl	408778 <sqrt@plt+0x6c78>
  4067b0:	str	w0, [sp, #20]
  4067b4:	b	4067b8 <sqrt@plt+0x4cb8>
  4067b8:	mov	w8, #0x0                   	// #0
  4067bc:	ldr	w9, [sp, #20]
  4067c0:	str	w8, [sp, #24]
  4067c4:	tbnz	w9, #0, 4067cc <sqrt@plt+0x4ccc>
  4067c8:	b	4067fc <sqrt@plt+0x4cfc>
  4067cc:	add	x0, sp, #0x38
  4067d0:	mov	w1, #0xffffffff            	// #-1
  4067d4:	bl	4085ec <sqrt@plt+0x6aec>
  4067d8:	b	4067dc <sqrt@plt+0x4cdc>
  4067dc:	ldr	w8, [sp, #56]
  4067e0:	mov	w1, w8
  4067e4:	sub	x0, x29, #0x1c
  4067e8:	bl	408778 <sqrt@plt+0x6c78>
  4067ec:	str	w0, [sp, #16]
  4067f0:	b	4067f4 <sqrt@plt+0x4cf4>
  4067f4:	ldr	w8, [sp, #16]
  4067f8:	str	w8, [sp, #24]
  4067fc:	ldr	w8, [sp, #24]
  406800:	tbnz	w8, #0, 406808 <sqrt@plt+0x4d08>
  406804:	b	406860 <sqrt@plt+0x4d60>
  406808:	ldur	w8, [x29, #-28]
  40680c:	str	w8, [sp, #52]
  406810:	ldr	w8, [sp, #52]
  406814:	mov	w1, w8
  406818:	sub	x0, x29, #0x18
  40681c:	bl	405860 <sqrt@plt+0x3d60>
  406820:	b	406824 <sqrt@plt+0x4d24>
  406824:	bl	40859c <sqrt@plt+0x6a9c>
  406828:	str	x0, [sp, #8]
  40682c:	b	406830 <sqrt@plt+0x4d30>
  406830:	ldr	x8, [sp, #8]
  406834:	str	w8, [sp, #48]
  406838:	ldr	w8, [sp, #48]
  40683c:	stur	w8, [x29, #-28]
  406840:	b	406764 <sqrt@plt+0x4c64>
  406844:	stur	x0, [x29, #-40]
  406848:	stur	w1, [x29, #-44]
  40684c:	sub	x0, x29, #0x18
  406850:	adrp	x8, 405000 <sqrt@plt+0x3500>
  406854:	add	x8, x8, #0x82c
  406858:	blr	x8
  40685c:	b	4068a8 <sqrt@plt+0x4da8>
  406860:	ldur	w8, [x29, #-28]
  406864:	str	w8, [sp, #44]
  406868:	ldr	w8, [sp, #44]
  40686c:	mov	w0, w8
  406870:	bl	40860c <sqrt@plt+0x6b0c>
  406874:	b	406878 <sqrt@plt+0x4d78>
  406878:	sub	x0, x29, #0x18
  40687c:	bl	4059cc <sqrt@plt+0x3ecc>
  406880:	str	x0, [sp]
  406884:	b	406888 <sqrt@plt+0x4d88>
  406888:	sub	x0, x29, #0x18
  40688c:	adrp	x8, 405000 <sqrt@plt+0x3500>
  406890:	add	x8, x8, #0x82c
  406894:	blr	x8
  406898:	ldr	x0, [sp]
  40689c:	ldp	x29, x30, [sp, #112]
  4068a0:	add	sp, sp, #0x80
  4068a4:	ret
  4068a8:	ldur	x0, [x29, #-40]
  4068ac:	bl	401a90 <_Unwind_Resume@plt>
  4068b0:	sub	sp, sp, #0x20
  4068b4:	stp	x29, x30, [sp, #16]
  4068b8:	add	x29, sp, #0x10
  4068bc:	sub	x0, x29, #0x4
  4068c0:	bl	40850c <sqrt@plt+0x6a0c>
  4068c4:	bl	40859c <sqrt@plt+0x6a9c>
  4068c8:	str	w0, [sp, #8]
  4068cc:	ldr	w8, [sp, #8]
  4068d0:	sub	x0, x29, #0x4
  4068d4:	stur	w8, [x29, #-4]
  4068d8:	bl	408584 <sqrt@plt+0x6a84>
  4068dc:	subs	w8, w0, #0x9
  4068e0:	mov	w9, w8
  4068e4:	ubfx	x9, x9, #0, #32
  4068e8:	cmp	x9, #0x1a
  4068ec:	str	x9, [sp]
  4068f0:	b.hi	406930 <sqrt@plt+0x4e30>  // b.pmore
  4068f4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  4068f8:	add	x8, x8, #0xcb0
  4068fc:	ldr	x11, [sp]
  406900:	ldrsw	x10, [x8, x11, lsl #2]
  406904:	add	x9, x8, x10
  406908:	br	x9
  40690c:	b	406944 <sqrt@plt+0x4e44>
  406910:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406914:	add	x8, x8, #0x498
  406918:	ldr	w9, [x8]
  40691c:	add	w9, w9, #0x1
  406920:	str	w9, [x8]
  406924:	b	406944 <sqrt@plt+0x4e44>
  406928:	bl	406948 <sqrt@plt+0x4e48>
  40692c:	b	406944 <sqrt@plt+0x4e44>
  406930:	ldur	w8, [x29, #-4]
  406934:	mov	w0, w8
  406938:	ldp	x29, x30, [sp, #16]
  40693c:	add	sp, sp, #0x20
  406940:	ret
  406944:	b	4068c4 <sqrt@plt+0x4dc4>
  406948:	sub	sp, sp, #0x20
  40694c:	stp	x29, x30, [sp, #16]
  406950:	add	x29, sp, #0x10
  406954:	bl	40859c <sqrt@plt+0x6a9c>
  406958:	stur	w0, [x29, #-4]
  40695c:	sub	x0, x29, #0x4
  406960:	mov	w1, #0xa                   	// #10
  406964:	bl	408718 <sqrt@plt+0x6c18>
  406968:	tbnz	w0, #0, 406970 <sqrt@plt+0x4e70>
  40696c:	b	406988 <sqrt@plt+0x4e88>
  406970:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406974:	add	x8, x8, #0x498
  406978:	ldr	w9, [x8]
  40697c:	add	w9, w9, #0x1
  406980:	str	w9, [x8]
  406984:	b	4069b4 <sqrt@plt+0x4eb4>
  406988:	sub	x0, x29, #0x4
  40698c:	mov	w1, #0xffffffff            	// #-1
  406990:	bl	40883c <sqrt@plt+0x6d3c>
  406994:	tbnz	w0, #0, 40699c <sqrt@plt+0x4e9c>
  406998:	b	4069a0 <sqrt@plt+0x4ea0>
  40699c:	b	4069b4 <sqrt@plt+0x4eb4>
  4069a0:	bl	40859c <sqrt@plt+0x6a9c>
  4069a4:	str	w0, [sp, #8]
  4069a8:	ldr	w8, [sp, #8]
  4069ac:	stur	w8, [x29, #-4]
  4069b0:	b	40695c <sqrt@plt+0x4e5c>
  4069b4:	ldp	x29, x30, [sp, #16]
  4069b8:	add	sp, sp, #0x20
  4069bc:	ret
  4069c0:	sub	sp, sp, #0x30
  4069c4:	stp	x29, x30, [sp, #32]
  4069c8:	add	x29, sp, #0x20
  4069cc:	stur	x0, [x29, #-8]
  4069d0:	ldur	x0, [x29, #-8]
  4069d4:	bl	40856c <sqrt@plt+0x6a6c>
  4069d8:	str	x0, [sp, #8]
  4069dc:	str	xzr, [sp, #16]
  4069e0:	ldr	x8, [sp, #16]
  4069e4:	ldr	x9, [sp, #8]
  4069e8:	cmp	x8, x9
  4069ec:	b.cs	406a24 <sqrt@plt+0x4f24>  // b.hs, b.nlast
  4069f0:	ldur	x0, [x29, #-8]
  4069f4:	ldr	x1, [sp, #16]
  4069f8:	bl	4087b8 <sqrt@plt+0x6cb8>
  4069fc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a00:	add	x8, x8, #0x4c0
  406a04:	ldr	x8, [x8]
  406a08:	ldr	w9, [x8, #8]
  406a0c:	add	w9, w9, w0
  406a10:	str	w9, [x8, #8]
  406a14:	ldr	x8, [sp, #16]
  406a18:	add	x8, x8, #0x2
  406a1c:	str	x8, [sp, #16]
  406a20:	b	4069e0 <sqrt@plt+0x4ee0>
  406a24:	mov	x8, #0x1                   	// #1
  406a28:	str	x8, [sp, #16]
  406a2c:	ldr	x8, [sp, #16]
  406a30:	ldr	x9, [sp, #8]
  406a34:	cmp	x8, x9
  406a38:	b.cs	406a70 <sqrt@plt+0x4f70>  // b.hs, b.nlast
  406a3c:	ldur	x0, [x29, #-8]
  406a40:	ldr	x1, [sp, #16]
  406a44:	bl	4087b8 <sqrt@plt+0x6cb8>
  406a48:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a4c:	add	x8, x8, #0x4c0
  406a50:	ldr	x8, [x8]
  406a54:	ldr	w9, [x8, #12]
  406a58:	add	w9, w9, w0
  406a5c:	str	w9, [x8, #12]
  406a60:	ldr	x8, [sp, #16]
  406a64:	add	x8, x8, #0x2
  406a68:	str	x8, [sp, #16]
  406a6c:	b	406a2c <sqrt@plt+0x4f2c>
  406a70:	ldp	x29, x30, [sp, #32]
  406a74:	add	sp, sp, #0x30
  406a78:	ret
  406a7c:	sub	sp, sp, #0x40
  406a80:	stp	x29, x30, [sp, #48]
  406a84:	add	x29, sp, #0x30
  406a88:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  406a8c:	add	x1, x1, #0x3f6
  406a90:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a94:	add	x8, x8, #0x488
  406a98:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  406a9c:	add	x9, x9, #0x0
  406aa0:	stur	x0, [x29, #-8]
  406aa4:	ldur	x0, [x29, #-8]
  406aa8:	str	x8, [sp, #16]
  406aac:	str	x9, [sp, #8]
  406ab0:	bl	4019b0 <strcmp@plt>
  406ab4:	cbnz	w0, 406ac8 <sqrt@plt+0x4fc8>
  406ab8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  406abc:	add	x8, x8, #0x1c2
  406ac0:	stur	x8, [x29, #-16]
  406ac4:	b	406ad0 <sqrt@plt+0x4fd0>
  406ac8:	ldur	x8, [x29, #-8]
  406acc:	stur	x8, [x29, #-16]
  406ad0:	ldur	x0, [x29, #-16]
  406ad4:	bl	401780 <strlen@plt>
  406ad8:	add	x8, x0, #0x1
  406adc:	str	x8, [sp, #24]
  406ae0:	ldr	x8, [sp, #16]
  406ae4:	ldr	x9, [x8]
  406ae8:	cbz	x9, 406af8 <sqrt@plt+0x4ff8>
  406aec:	ldr	x8, [sp, #16]
  406af0:	ldr	x0, [x8]
  406af4:	bl	401820 <free@plt>
  406af8:	ldr	x0, [sp, #24]
  406afc:	bl	4019f0 <malloc@plt>
  406b00:	ldr	x8, [sp, #16]
  406b04:	str	x0, [x8]
  406b08:	ldr	x9, [x8]
  406b0c:	cbnz	x9, 406b28 <sqrt@plt+0x5028>
  406b10:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  406b14:	add	x0, x0, #0x1d3
  406b18:	ldr	x1, [sp, #8]
  406b1c:	ldr	x2, [sp, #8]
  406b20:	ldr	x3, [sp, #8]
  406b24:	bl	40b1a8 <sqrt@plt+0x96a8>
  406b28:	ldr	x8, [sp, #16]
  406b2c:	ldr	x0, [x8]
  406b30:	ldur	x1, [x29, #-16]
  406b34:	ldr	x2, [sp, #24]
  406b38:	bl	4018e0 <strncpy@plt>
  406b3c:	ldp	x29, x30, [sp, #48]
  406b40:	add	sp, sp, #0x40
  406b44:	ret
  406b48:	sub	sp, sp, #0x40
  406b4c:	stp	x29, x30, [sp, #48]
  406b50:	add	x29, sp, #0x30
  406b54:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  406b58:	add	x1, x1, #0x3f6
  406b5c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b60:	add	x8, x8, #0x490
  406b64:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  406b68:	add	x9, x9, #0x0
  406b6c:	stur	x0, [x29, #-8]
  406b70:	ldur	x0, [x29, #-8]
  406b74:	str	x8, [sp, #16]
  406b78:	str	x9, [sp, #8]
  406b7c:	bl	4019b0 <strcmp@plt>
  406b80:	cbnz	w0, 406b94 <sqrt@plt+0x5094>
  406b84:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  406b88:	add	x8, x8, #0x1c2
  406b8c:	stur	x8, [x29, #-16]
  406b90:	b	406b9c <sqrt@plt+0x509c>
  406b94:	ldur	x8, [x29, #-8]
  406b98:	stur	x8, [x29, #-16]
  406b9c:	ldur	x0, [x29, #-16]
  406ba0:	bl	401780 <strlen@plt>
  406ba4:	add	x8, x0, #0x1
  406ba8:	str	x8, [sp, #24]
  406bac:	ldr	x8, [sp, #16]
  406bb0:	ldr	x9, [x8]
  406bb4:	cbz	x9, 406bc4 <sqrt@plt+0x50c4>
  406bb8:	ldr	x8, [sp, #16]
  406bbc:	ldr	x0, [x8]
  406bc0:	bl	401820 <free@plt>
  406bc4:	ldr	x0, [sp, #24]
  406bc8:	bl	4019f0 <malloc@plt>
  406bcc:	ldr	x8, [sp, #16]
  406bd0:	str	x0, [x8]
  406bd4:	ldr	x9, [x8]
  406bd8:	cbnz	x9, 406bf4 <sqrt@plt+0x50f4>
  406bdc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  406be0:	add	x0, x0, #0x1d3
  406be4:	ldr	x1, [sp, #8]
  406be8:	ldr	x2, [sp, #8]
  406bec:	ldr	x3, [sp, #8]
  406bf0:	bl	40b1a8 <sqrt@plt+0x96a8>
  406bf4:	ldr	x8, [sp, #16]
  406bf8:	ldr	x0, [x8]
  406bfc:	ldur	x1, [x29, #-16]
  406c00:	ldr	x2, [sp, #24]
  406c04:	bl	4018e0 <strncpy@plt>
  406c08:	ldp	x29, x30, [sp, #48]
  406c0c:	add	sp, sp, #0x40
  406c10:	ret
  406c14:	sub	sp, sp, #0x60
  406c18:	stp	x29, x30, [sp, #80]
  406c1c:	add	x29, sp, #0x50
  406c20:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c24:	add	x8, x8, #0x4a8
  406c28:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c2c:	add	x9, x9, #0x4c0
  406c30:	sub	x10, x29, #0x4
  406c34:	stur	w0, [x29, #-4]
  406c38:	stur	x1, [x29, #-16]
  406c3c:	ldur	x0, [x29, #-16]
  406c40:	stur	x8, [x29, #-32]
  406c44:	str	x9, [sp, #40]
  406c48:	str	x10, [sp, #32]
  406c4c:	bl	40856c <sqrt@plt+0x6a6c>
  406c50:	stur	w0, [x29, #-20]
  406c54:	ldur	x8, [x29, #-32]
  406c58:	ldr	x9, [x8]
  406c5c:	ldr	x0, [sp, #32]
  406c60:	str	x9, [sp, #24]
  406c64:	bl	408584 <sqrt@plt+0x6a84>
  406c68:	ldur	x8, [x29, #-16]
  406c6c:	str	w0, [sp, #20]
  406c70:	mov	x0, x8
  406c74:	bl	408824 <sqrt@plt+0x6d24>
  406c78:	ldur	w3, [x29, #-20]
  406c7c:	ldr	x8, [sp, #40]
  406c80:	ldr	x4, [x8]
  406c84:	ldr	x9, [sp, #24]
  406c88:	ldr	x10, [x9]
  406c8c:	ldr	x10, [x10, #24]
  406c90:	str	x0, [sp, #8]
  406c94:	mov	x0, x9
  406c98:	ldr	w1, [sp, #20]
  406c9c:	ldr	x2, [sp, #8]
  406ca0:	blr	x10
  406ca4:	ldp	x29, x30, [sp, #80]
  406ca8:	add	sp, sp, #0x60
  406cac:	ret
  406cb0:	sub	sp, sp, #0x30
  406cb4:	stp	x29, x30, [sp, #32]
  406cb8:	add	x29, sp, #0x20
  406cbc:	mov	w8, #0x1                   	// #1
  406cc0:	sturb	w8, [x29, #-1]
  406cc4:	bl	40859c <sqrt@plt+0x6a9c>
  406cc8:	stur	w0, [x29, #-8]
  406ccc:	ldur	w8, [x29, #-8]
  406cd0:	stur	w8, [x29, #-12]
  406cd4:	ldur	w8, [x29, #-12]
  406cd8:	mov	w0, w8
  406cdc:	bl	408690 <sqrt@plt+0x6b90>
  406ce0:	tbnz	w0, #0, 406ce8 <sqrt@plt+0x51e8>
  406ce4:	b	406cfc <sqrt@plt+0x51fc>
  406ce8:	bl	40859c <sqrt@plt+0x6a9c>
  406cec:	str	w0, [sp, #16]
  406cf0:	ldr	w8, [sp, #16]
  406cf4:	stur	w8, [x29, #-8]
  406cf8:	b	406ccc <sqrt@plt+0x51cc>
  406cfc:	sub	x0, x29, #0x8
  406d00:	bl	408584 <sqrt@plt+0x6a84>
  406d04:	mov	w8, #0xffffffff            	// #-1
  406d08:	cmp	w0, w8
  406d0c:	str	w0, [sp, #12]
  406d10:	b.eq	406d60 <sqrt@plt+0x5260>  // b.none
  406d14:	b	406d18 <sqrt@plt+0x5218>
  406d18:	ldr	w8, [sp, #12]
  406d1c:	cmp	w8, #0xa
  406d20:	b.eq	406d48 <sqrt@plt+0x5248>  // b.none
  406d24:	b	406d28 <sqrt@plt+0x5228>
  406d28:	ldr	w8, [sp, #12]
  406d2c:	cmp	w8, #0x23
  406d30:	cset	w9, eq  // eq = none
  406d34:	eor	w9, w9, #0x1
  406d38:	tbnz	w9, #0, 406d64 <sqrt@plt+0x5264>
  406d3c:	b	406d40 <sqrt@plt+0x5240>
  406d40:	bl	406948 <sqrt@plt+0x4e48>
  406d44:	b	406d70 <sqrt@plt+0x5270>
  406d48:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d4c:	add	x8, x8, #0x498
  406d50:	ldr	w9, [x8]
  406d54:	add	w9, w9, #0x1
  406d58:	str	w9, [x8]
  406d5c:	b	406d70 <sqrt@plt+0x5270>
  406d60:	b	406d70 <sqrt@plt+0x5270>
  406d64:	mov	w8, #0x0                   	// #0
  406d68:	sturb	w8, [x29, #-1]
  406d6c:	bl	406948 <sqrt@plt+0x4e48>
  406d70:	ldurb	w8, [x29, #-1]
  406d74:	and	w0, w8, #0x1
  406d78:	ldp	x29, x30, [sp, #32]
  406d7c:	add	sp, sp, #0x30
  406d80:	ret
  406d84:	sub	sp, sp, #0x30
  406d88:	stp	x29, x30, [sp, #32]
  406d8c:	add	x29, sp, #0x20
  406d90:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d94:	add	x8, x8, #0x498
  406d98:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  406d9c:	add	x9, x9, #0x0
  406da0:	mov	w10, #0x1                   	// #1
  406da4:	str	x8, [sp, #16]
  406da8:	str	x9, [sp, #8]
  406dac:	str	w10, [sp, #4]
  406db0:	bl	406cb0 <sqrt@plt+0x51b0>
  406db4:	ldr	w10, [sp, #4]
  406db8:	and	w11, w0, w10
  406dbc:	sturb	w11, [x29, #-1]
  406dc0:	ldurb	w11, [x29, #-1]
  406dc4:	tbnz	w11, #0, 406e00 <sqrt@plt+0x5300>
  406dc8:	ldr	x8, [sp, #16]
  406dcc:	ldr	w9, [x8]
  406dd0:	subs	w9, w9, #0x1
  406dd4:	str	w9, [x8]
  406dd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  406ddc:	add	x0, x0, #0x111
  406de0:	ldr	x1, [sp, #8]
  406de4:	ldr	x2, [sp, #8]
  406de8:	ldr	x3, [sp, #8]
  406dec:	bl	40b0b8 <sqrt@plt+0x95b8>
  406df0:	ldr	x8, [sp, #16]
  406df4:	ldr	w9, [x8]
  406df8:	add	w9, w9, #0x1
  406dfc:	str	w9, [x8]
  406e00:	ldp	x29, x30, [sp, #32]
  406e04:	add	sp, sp, #0x30
  406e08:	ret
  406e0c:	sub	sp, sp, #0x30
  406e10:	stp	x29, x30, [sp, #32]
  406e14:	add	x29, sp, #0x20
  406e18:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e1c:	add	x8, x8, #0x498
  406e20:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  406e24:	add	x9, x9, #0x0
  406e28:	mov	w10, #0x1                   	// #1
  406e2c:	str	x8, [sp, #16]
  406e30:	str	x9, [sp, #8]
  406e34:	str	w10, [sp, #4]
  406e38:	bl	406cb0 <sqrt@plt+0x51b0>
  406e3c:	ldr	w10, [sp, #4]
  406e40:	and	w11, w0, w10
  406e44:	sturb	w11, [x29, #-1]
  406e48:	ldurb	w11, [x29, #-1]
  406e4c:	tbnz	w11, #0, 406e88 <sqrt@plt+0x5388>
  406e50:	ldr	x8, [sp, #16]
  406e54:	ldr	w9, [x8]
  406e58:	subs	w9, w9, #0x1
  406e5c:	str	w9, [x8]
  406e60:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  406e64:	add	x0, x0, #0x1f3
  406e68:	ldr	x1, [sp, #8]
  406e6c:	ldr	x2, [sp, #8]
  406e70:	ldr	x3, [sp, #8]
  406e74:	bl	40b164 <sqrt@plt+0x9664>
  406e78:	ldr	x8, [sp, #16]
  406e7c:	ldr	w9, [x8]
  406e80:	add	w9, w9, #0x1
  406e84:	str	w9, [x8]
  406e88:	ldp	x29, x30, [sp, #32]
  406e8c:	add	sp, sp, #0x30
  406e90:	ret
  406e94:	stp	x29, x30, [sp, #-16]!
  406e98:	mov	x29, sp
  406e9c:	bl	406e0c <sqrt@plt+0x530c>
  406ea0:	ldp	x29, x30, [sp], #16
  406ea4:	ret
  406ea8:	sub	sp, sp, #0x70
  406eac:	stp	x29, x30, [sp, #96]
  406eb0:	add	x29, sp, #0x60
  406eb4:	sub	x8, x29, #0x2c
  406eb8:	stur	x0, [x29, #-8]
  406ebc:	stur	wzr, [x29, #-12]
  406ec0:	stur	wzr, [x29, #-16]
  406ec4:	stur	wzr, [x29, #-20]
  406ec8:	stur	wzr, [x29, #-24]
  406ecc:	stur	wzr, [x29, #-28]
  406ed0:	stur	wzr, [x29, #-32]
  406ed4:	stur	wzr, [x29, #-36]
  406ed8:	stur	wzr, [x29, #-40]
  406edc:	str	x8, [sp, #24]
  406ee0:	bl	406618 <sqrt@plt+0x4b18>
  406ee4:	stur	w0, [x29, #-44]
  406ee8:	ldr	x0, [sp, #24]
  406eec:	bl	408584 <sqrt@plt+0x6a84>
  406ef0:	subs	w9, w0, #0x63
  406ef4:	mov	w8, w9
  406ef8:	ubfx	x8, x8, #0, #32
  406efc:	cmp	x8, #0xf
  406f00:	str	x8, [sp, #16]
  406f04:	b.hi	406fe0 <sqrt@plt+0x54e0>  // b.pmore
  406f08:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  406f0c:	add	x8, x8, #0xd1c
  406f10:	ldr	x11, [sp, #16]
  406f14:	ldrsw	x10, [x8, x11, lsl #2]
  406f18:	add	x9, x8, x10
  406f1c:	br	x9
  406f20:	bl	405b98 <sqrt@plt+0x4098>
  406f24:	stur	w0, [x29, #-28]
  406f28:	bl	405b98 <sqrt@plt+0x4098>
  406f2c:	stur	w0, [x29, #-32]
  406f30:	bl	405b98 <sqrt@plt+0x4098>
  406f34:	stur	w0, [x29, #-36]
  406f38:	ldur	x0, [x29, #-8]
  406f3c:	ldur	w1, [x29, #-28]
  406f40:	ldur	w2, [x29, #-32]
  406f44:	ldur	w3, [x29, #-36]
  406f48:	bl	40993c <sqrt@plt+0x7e3c>
  406f4c:	b	407020 <sqrt@plt+0x5520>
  406f50:	ldur	x0, [x29, #-8]
  406f54:	bl	40986c <sqrt@plt+0x7d6c>
  406f58:	b	407020 <sqrt@plt+0x5520>
  406f5c:	bl	405b98 <sqrt@plt+0x4098>
  406f60:	stur	w0, [x29, #-12]
  406f64:	ldur	x0, [x29, #-8]
  406f68:	ldur	w1, [x29, #-12]
  406f6c:	bl	409a4c <sqrt@plt+0x7f4c>
  406f70:	b	407020 <sqrt@plt+0x5520>
  406f74:	bl	405b98 <sqrt@plt+0x4098>
  406f78:	stur	w0, [x29, #-28]
  406f7c:	bl	405b98 <sqrt@plt+0x4098>
  406f80:	stur	w0, [x29, #-32]
  406f84:	bl	405b98 <sqrt@plt+0x4098>
  406f88:	stur	w0, [x29, #-36]
  406f8c:	bl	405b98 <sqrt@plt+0x4098>
  406f90:	stur	w0, [x29, #-40]
  406f94:	ldur	x0, [x29, #-8]
  406f98:	ldur	w1, [x29, #-28]
  406f9c:	ldur	w2, [x29, #-32]
  406fa0:	ldur	w3, [x29, #-36]
  406fa4:	ldur	w4, [x29, #-40]
  406fa8:	bl	4099b8 <sqrt@plt+0x7eb8>
  406fac:	b	407020 <sqrt@plt+0x5520>
  406fb0:	bl	405b98 <sqrt@plt+0x4098>
  406fb4:	stur	w0, [x29, #-16]
  406fb8:	bl	405b98 <sqrt@plt+0x4098>
  406fbc:	stur	w0, [x29, #-20]
  406fc0:	bl	405b98 <sqrt@plt+0x4098>
  406fc4:	stur	w0, [x29, #-24]
  406fc8:	ldur	x0, [x29, #-8]
  406fcc:	ldur	w1, [x29, #-16]
  406fd0:	ldur	w2, [x29, #-20]
  406fd4:	ldur	w3, [x29, #-24]
  406fd8:	bl	409884 <sqrt@plt+0x7d84>
  406fdc:	b	407020 <sqrt@plt+0x5520>
  406fe0:	sub	x0, x29, #0x2c
  406fe4:	bl	408584 <sqrt@plt+0x6a84>
  406fe8:	add	x8, sp, #0x20
  406fec:	str	w0, [sp, #12]
  406ff0:	mov	x0, x8
  406ff4:	ldr	w1, [sp, #12]
  406ff8:	str	x8, [sp]
  406ffc:	bl	40ad48 <sqrt@plt+0x9248>
  407000:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407004:	add	x0, x0, #0x216
  407008:	ldr	x1, [sp]
  40700c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  407010:	add	x8, x8, #0x0
  407014:	mov	x2, x8
  407018:	mov	x3, x8
  40701c:	bl	40b0b8 <sqrt@plt+0x95b8>
  407020:	ldp	x29, x30, [sp, #96]
  407024:	add	sp, sp, #0x70
  407028:	ret
  40702c:	sub	sp, sp, #0x140
  407030:	stp	x29, x30, [sp, #288]
  407034:	str	x28, [sp, #304]
  407038:	add	x29, sp, #0x120
  40703c:	sub	x8, x29, #0x10
  407040:	adrp	x9, 405000 <sqrt@plt+0x3500>
  407044:	add	x9, x9, #0x638
  407048:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40704c:	add	x10, x10, #0x4c0
  407050:	sub	x0, x29, #0x4
  407054:	str	x8, [sp, #120]
  407058:	str	x9, [sp, #112]
  40705c:	str	x10, [sp, #104]
  407060:	str	x0, [sp, #96]
  407064:	bl	406618 <sqrt@plt+0x4b18>
  407068:	stur	w0, [x29, #-4]
  40706c:	ldr	x0, [sp, #96]
  407070:	bl	408584 <sqrt@plt+0x6a84>
  407074:	subs	w11, w0, #0x43
  407078:	mov	w8, w11
  40707c:	ubfx	x8, x8, #0, #32
  407080:	cmp	x8, #0x3b
  407084:	str	x8, [sp, #88]
  407088:	b.hi	4070a4 <sqrt@plt+0x55a4>  // b.pmore
  40708c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  407090:	add	x8, x8, #0xd5c
  407094:	ldr	x11, [sp, #88]
  407098:	ldrsw	x10, [x8, x11, lsl #2]
  40709c:	add	x9, x8, x10
  4070a0:	br	x9
  4070a4:	bl	4063f4 <sqrt@plt+0x48f4>
  4070a8:	ldr	x8, [sp, #120]
  4070ac:	str	x0, [x8]
  4070b0:	ldur	w9, [x29, #-4]
  4070b4:	stur	w9, [x29, #-20]
  4070b8:	ldr	x1, [x8]
  4070bc:	ldur	w9, [x29, #-20]
  4070c0:	mov	w0, w9
  4070c4:	bl	406c14 <sqrt@plt+0x5114>
  4070c8:	ldr	x8, [sp, #120]
  4070cc:	ldr	x0, [x8]
  4070d0:	bl	4069c0 <sqrt@plt+0x4ec0>
  4070d4:	ldr	x8, [sp, #120]
  4070d8:	ldr	x10, [x8]
  4070dc:	str	x10, [sp, #80]
  4070e0:	cbz	x10, 4070f8 <sqrt@plt+0x55f8>
  4070e4:	ldr	x0, [sp, #80]
  4070e8:	ldr	x8, [sp, #112]
  4070ec:	blr	x8
  4070f0:	ldr	x0, [sp, #80]
  4070f4:	bl	4139cc <_ZdlPv@@Base>
  4070f8:	b	4074b0 <sqrt@plt+0x59b0>
  4070fc:	mov	x0, #0x4                   	// #4
  407100:	bl	405e20 <sqrt@plt+0x4320>
  407104:	stur	x0, [x29, #-32]
  407108:	ldur	w8, [x29, #-4]
  40710c:	stur	w8, [x29, #-36]
  407110:	ldur	x1, [x29, #-32]
  407114:	ldur	w8, [x29, #-36]
  407118:	mov	w0, w8
  40711c:	bl	406c14 <sqrt@plt+0x5114>
  407120:	ldur	x0, [x29, #-32]
  407124:	bl	4069c0 <sqrt@plt+0x4ec0>
  407128:	ldur	x9, [x29, #-32]
  40712c:	str	x9, [sp, #72]
  407130:	cbz	x9, 407148 <sqrt@plt+0x5648>
  407134:	ldr	x0, [sp, #72]
  407138:	ldr	x8, [sp, #112]
  40713c:	blr	x8
  407140:	ldr	x0, [sp, #72]
  407144:	bl	4139cc <_ZdlPv@@Base>
  407148:	b	4074b0 <sqrt@plt+0x59b0>
  40714c:	mov	x0, #0x1                   	// #1
  407150:	bl	405e20 <sqrt@plt+0x4320>
  407154:	stur	x0, [x29, #-48]
  407158:	ldur	w8, [x29, #-4]
  40715c:	stur	w8, [x29, #-52]
  407160:	ldur	x1, [x29, #-48]
  407164:	ldur	w8, [x29, #-52]
  407168:	mov	w0, w8
  40716c:	bl	406c14 <sqrt@plt+0x5114>
  407170:	ldur	x0, [x29, #-48]
  407174:	mov	x9, xzr
  407178:	mov	x1, x9
  40717c:	bl	4087b8 <sqrt@plt+0x6cb8>
  407180:	ldr	x9, [sp, #104]
  407184:	ldr	x10, [x9]
  407188:	ldr	w8, [x10, #8]
  40718c:	add	w8, w8, w0
  407190:	str	w8, [x10, #8]
  407194:	ldur	x10, [x29, #-48]
  407198:	str	x10, [sp, #64]
  40719c:	cbz	x10, 4071b4 <sqrt@plt+0x56b4>
  4071a0:	ldr	x0, [sp, #64]
  4071a4:	ldr	x8, [sp, #112]
  4071a8:	blr	x8
  4071ac:	ldr	x0, [sp, #64]
  4071b0:	bl	4139cc <_ZdlPv@@Base>
  4071b4:	b	4074b0 <sqrt@plt+0x59b0>
  4071b8:	mov	x0, #0x1                   	// #1
  4071bc:	bl	405f14 <sqrt@plt+0x4414>
  4071c0:	stur	x0, [x29, #-64]
  4071c4:	ldur	w8, [x29, #-4]
  4071c8:	stur	w8, [x29, #-68]
  4071cc:	ldur	x1, [x29, #-64]
  4071d0:	ldur	w8, [x29, #-68]
  4071d4:	mov	w0, w8
  4071d8:	bl	406c14 <sqrt@plt+0x5114>
  4071dc:	ldur	x0, [x29, #-64]
  4071e0:	mov	x9, xzr
  4071e4:	mov	x1, x9
  4071e8:	bl	4087b8 <sqrt@plt+0x6cb8>
  4071ec:	ldr	x9, [sp, #104]
  4071f0:	ldr	x10, [x9]
  4071f4:	ldr	w8, [x10, #8]
  4071f8:	add	w8, w8, w0
  4071fc:	str	w8, [x10, #8]
  407200:	ldur	x10, [x29, #-64]
  407204:	str	x10, [sp, #56]
  407208:	cbz	x10, 407220 <sqrt@plt+0x5720>
  40720c:	ldr	x0, [sp, #56]
  407210:	ldr	x8, [sp, #112]
  407214:	blr	x8
  407218:	ldr	x0, [sp, #56]
  40721c:	bl	4139cc <_ZdlPv@@Base>
  407220:	b	4074b0 <sqrt@plt+0x59b0>
  407224:	mov	x0, #0x2                   	// #2
  407228:	bl	405e20 <sqrt@plt+0x4320>
  40722c:	stur	x0, [x29, #-80]
  407230:	ldur	w8, [x29, #-4]
  407234:	stur	w8, [x29, #-84]
  407238:	ldur	x1, [x29, #-80]
  40723c:	ldur	w8, [x29, #-84]
  407240:	mov	w0, w8
  407244:	bl	406c14 <sqrt@plt+0x5114>
  407248:	ldur	x0, [x29, #-80]
  40724c:	mov	x9, xzr
  407250:	mov	x1, x9
  407254:	bl	4087b8 <sqrt@plt+0x6cb8>
  407258:	ldr	x9, [sp, #104]
  40725c:	ldr	x10, [x9]
  407260:	ldr	w8, [x10, #8]
  407264:	add	w8, w8, w0
  407268:	str	w8, [x10, #8]
  40726c:	ldur	x10, [x29, #-80]
  407270:	str	x10, [sp, #48]
  407274:	cbz	x10, 40728c <sqrt@plt+0x578c>
  407278:	ldr	x0, [sp, #48]
  40727c:	ldr	x8, [sp, #112]
  407280:	blr	x8
  407284:	ldr	x0, [sp, #48]
  407288:	bl	4139cc <_ZdlPv@@Base>
  40728c:	b	4074b0 <sqrt@plt+0x59b0>
  407290:	bl	405c00 <sqrt@plt+0x4100>
  407294:	stur	w0, [x29, #-88]
  407298:	ldur	w8, [x29, #-88]
  40729c:	cmp	w8, #0x0
  4072a0:	cset	w8, lt  // lt = tstop
  4072a4:	tbnz	w8, #0, 4072d8 <sqrt@plt+0x57d8>
  4072a8:	ldur	w8, [x29, #-88]
  4072ac:	cmp	w8, #0x3e8
  4072b0:	b.gt	4072d8 <sqrt@plt+0x57d8>
  4072b4:	ldur	w0, [x29, #-88]
  4072b8:	bl	405a88 <sqrt@plt+0x3f88>
  4072bc:	stur	w0, [x29, #-92]
  4072c0:	ldr	x8, [sp, #104]
  4072c4:	ldr	x9, [x8]
  4072c8:	ldr	x0, [x9, #32]
  4072cc:	ldur	w1, [x29, #-92]
  4072d0:	bl	409a4c <sqrt@plt+0x7f4c>
  4072d4:	b	407344 <sqrt@plt+0x5844>
  4072d8:	ldr	x8, [sp, #104]
  4072dc:	ldr	x9, [x8]
  4072e0:	ldr	x9, [x9, #32]
  4072e4:	str	x9, [sp, #40]
  4072e8:	cbz	x9, 4072fc <sqrt@plt+0x57fc>
  4072ec:	ldr	x0, [sp, #40]
  4072f0:	bl	409620 <sqrt@plt+0x7b20>
  4072f4:	ldr	x0, [sp, #40]
  4072f8:	bl	4139cc <_ZdlPv@@Base>
  4072fc:	mov	x0, #0x28                  	// #40
  407300:	bl	4138f4 <_Znwm@@Base>
  407304:	ldr	x8, [sp, #104]
  407308:	ldr	x9, [x8]
  40730c:	ldr	x1, [x9, #24]
  407310:	str	x0, [sp, #32]
  407314:	bl	4095a4 <sqrt@plt+0x7aa4>
  407318:	b	40731c <sqrt@plt+0x581c>
  40731c:	ldr	x8, [sp, #104]
  407320:	ldr	x9, [x8]
  407324:	ldr	x10, [sp, #32]
  407328:	str	x10, [x9, #32]
  40732c:	b	407344 <sqrt@plt+0x5844>
  407330:	stur	x0, [x29, #-104]
  407334:	stur	w1, [x29, #-108]
  407338:	ldr	x0, [sp, #32]
  40733c:	bl	4139cc <_ZdlPv@@Base>
  407340:	b	4074c0 <sqrt@plt+0x59c0>
  407344:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407348:	add	x8, x8, #0x4a8
  40734c:	ldr	x8, [x8]
  407350:	ldr	x9, [sp, #104]
  407354:	ldr	x1, [x9]
  407358:	ldr	x10, [x8]
  40735c:	ldr	x10, [x10, #40]
  407360:	mov	x0, x8
  407364:	blr	x10
  407368:	bl	405c00 <sqrt@plt+0x4100>
  40736c:	ldur	w11, [x29, #-88]
  407370:	ldr	x8, [sp, #104]
  407374:	ldr	x9, [x8]
  407378:	ldr	w12, [x9, #8]
  40737c:	add	w11, w12, w11
  407380:	str	w11, [x9, #8]
  407384:	bl	406e94 <sqrt@plt+0x5394>
  407388:	b	4074b0 <sqrt@plt+0x59b0>
  40738c:	ldr	x8, [sp, #104]
  407390:	ldr	x9, [x8]
  407394:	ldr	x0, [x9, #32]
  407398:	bl	406ea8 <sqrt@plt+0x53a8>
  40739c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073a0:	add	x8, x8, #0x4a8
  4073a4:	ldr	x8, [x8]
  4073a8:	ldr	x9, [sp, #104]
  4073ac:	ldr	x1, [x9]
  4073b0:	ldr	x10, [x8]
  4073b4:	ldr	x10, [x10, #40]
  4073b8:	mov	x0, x8
  4073bc:	blr	x10
  4073c0:	bl	406e94 <sqrt@plt+0x5394>
  4073c4:	b	4074b0 <sqrt@plt+0x59b0>
  4073c8:	mov	x0, #0x2                   	// #2
  4073cc:	bl	405e20 <sqrt@plt+0x4320>
  4073d0:	stur	x0, [x29, #-120]
  4073d4:	ldur	w8, [x29, #-4]
  4073d8:	stur	w8, [x29, #-124]
  4073dc:	ldur	x1, [x29, #-120]
  4073e0:	ldur	w8, [x29, #-124]
  4073e4:	mov	w0, w8
  4073e8:	bl	406c14 <sqrt@plt+0x5114>
  4073ec:	ldur	x0, [x29, #-120]
  4073f0:	bl	4069c0 <sqrt@plt+0x4ec0>
  4073f4:	ldur	x9, [x29, #-120]
  4073f8:	str	x9, [sp, #24]
  4073fc:	cbz	x9, 407414 <sqrt@plt+0x5914>
  407400:	ldr	x0, [sp, #24]
  407404:	ldr	x8, [sp, #112]
  407408:	blr	x8
  40740c:	ldr	x0, [sp, #24]
  407410:	bl	4139cc <_ZdlPv@@Base>
  407414:	b	4074b0 <sqrt@plt+0x59b0>
  407418:	bl	4063f4 <sqrt@plt+0x48f4>
  40741c:	stur	x0, [x29, #-136]
  407420:	ldur	w8, [x29, #-4]
  407424:	stur	w8, [x29, #-140]
  407428:	ldur	x1, [x29, #-136]
  40742c:	ldur	w8, [x29, #-140]
  407430:	mov	w0, w8
  407434:	bl	406c14 <sqrt@plt+0x5114>
  407438:	ldur	x0, [x29, #-136]
  40743c:	bl	4069c0 <sqrt@plt+0x4ec0>
  407440:	ldur	x9, [x29, #-136]
  407444:	str	x9, [sp, #16]
  407448:	cbz	x9, 407460 <sqrt@plt+0x5960>
  40744c:	ldr	x0, [sp, #16]
  407450:	ldr	x8, [sp, #112]
  407454:	blr	x8
  407458:	ldr	x0, [sp, #16]
  40745c:	bl	4139cc <_ZdlPv@@Base>
  407460:	b	4074b0 <sqrt@plt+0x59b0>
  407464:	mov	x0, #0x1                   	// #1
  407468:	bl	405f14 <sqrt@plt+0x4414>
  40746c:	str	x0, [sp, #136]
  407470:	ldur	w8, [x29, #-4]
  407474:	str	w8, [sp, #132]
  407478:	ldr	x1, [sp, #136]
  40747c:	ldr	w8, [sp, #132]
  407480:	mov	w0, w8
  407484:	bl	406c14 <sqrt@plt+0x5114>
  407488:	ldr	x0, [sp, #136]
  40748c:	bl	4069c0 <sqrt@plt+0x4ec0>
  407490:	ldr	x9, [sp, #136]
  407494:	str	x9, [sp, #8]
  407498:	cbz	x9, 4074b0 <sqrt@plt+0x59b0>
  40749c:	ldr	x0, [sp, #8]
  4074a0:	ldr	x8, [sp, #112]
  4074a4:	blr	x8
  4074a8:	ldr	x0, [sp, #8]
  4074ac:	bl	4139cc <_ZdlPv@@Base>
  4074b0:	ldr	x28, [sp, #304]
  4074b4:	ldp	x29, x30, [sp, #288]
  4074b8:	add	sp, sp, #0x140
  4074bc:	ret
  4074c0:	ldur	x0, [x29, #-104]
  4074c4:	bl	401a90 <_Unwind_Resume@plt>
  4074c8:	sub	sp, sp, #0xb0
  4074cc:	stp	x29, x30, [sp, #160]
  4074d0:	add	x29, sp, #0xa0
  4074d4:	mov	w8, #0x0                   	// #0
  4074d8:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074dc:	add	x9, x9, #0x4a8
  4074e0:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074e4:	add	x10, x10, #0x4c0
  4074e8:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4074ec:	add	x11, x11, #0x0
  4074f0:	sturb	w8, [x29, #-1]
  4074f4:	str	x9, [sp, #80]
  4074f8:	str	x10, [sp, #72]
  4074fc:	str	x11, [sp, #64]
  407500:	bl	406734 <sqrt@plt+0x4c34>
  407504:	stur	x0, [x29, #-16]
  407508:	ldur	x9, [x29, #-16]
  40750c:	ldrb	w8, [x9]
  407510:	sturb	w8, [x29, #-17]
  407514:	ldurb	w8, [x29, #-17]
  407518:	subs	w8, w8, #0x46
  40751c:	mov	w9, w8
  407520:	ubfx	x9, x9, #0, #32
  407524:	cmp	x9, #0x2f
  407528:	str	x9, [sp, #56]
  40752c:	b.hi	4077bc <sqrt@plt+0x5cbc>  // b.pmore
  407530:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  407534:	add	x8, x8, #0xe4c
  407538:	ldr	x11, [sp, #56]
  40753c:	ldrsw	x10, [x8, x11, lsl #2]
  407540:	add	x9, x8, x10
  407544:	br	x9
  407548:	bl	405c00 <sqrt@plt+0x4100>
  40754c:	stur	w0, [x29, #-24]
  407550:	bl	406734 <sqrt@plt+0x4c34>
  407554:	stur	x0, [x29, #-32]
  407558:	ldr	x8, [sp, #80]
  40755c:	ldr	x0, [x8]
  407560:	ldur	w1, [x29, #-24]
  407564:	ldur	x2, [x29, #-32]
  407568:	bl	408ac8 <sqrt@plt+0x6fc8>
  40756c:	ldur	x8, [x29, #-32]
  407570:	str	x8, [sp, #48]
  407574:	cbz	x8, 407580 <sqrt@plt+0x5a80>
  407578:	ldr	x0, [sp, #48]
  40757c:	bl	401970 <_ZdaPv@plt>
  407580:	bl	406e94 <sqrt@plt+0x5394>
  407584:	b	4077ec <sqrt@plt+0x5cec>
  407588:	bl	406488 <sqrt@plt+0x4988>
  40758c:	stur	x0, [x29, #-40]
  407590:	ldur	x8, [x29, #-40]
  407594:	cbnz	x8, 4075b4 <sqrt@plt+0x5ab4>
  407598:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40759c:	add	x0, x0, #0x230
  4075a0:	ldr	x1, [sp, #64]
  4075a4:	ldr	x2, [sp, #64]
  4075a8:	ldr	x3, [sp, #64]
  4075ac:	bl	40b164 <sqrt@plt+0x9664>
  4075b0:	b	4075d0 <sqrt@plt+0x5ad0>
  4075b4:	ldur	x0, [x29, #-40]
  4075b8:	bl	406b48 <sqrt@plt+0x5048>
  4075bc:	ldur	x8, [x29, #-40]
  4075c0:	str	x8, [sp, #40]
  4075c4:	cbz	x8, 4075d0 <sqrt@plt+0x5ad0>
  4075c8:	ldr	x0, [sp, #40]
  4075cc:	bl	401970 <_ZdaPv@plt>
  4075d0:	b	4077ec <sqrt@plt+0x5cec>
  4075d4:	bl	405c00 <sqrt@plt+0x4100>
  4075d8:	ldr	x8, [sp, #72]
  4075dc:	ldr	x9, [x8]
  4075e0:	str	w0, [x9, #16]
  4075e4:	ldr	x9, [x8]
  4075e8:	ldr	w10, [x9, #16]
  4075ec:	ldr	x9, [x8]
  4075f0:	ldr	w11, [x9, #4]
  4075f4:	cmp	w10, w11
  4075f8:	b.ne	407608 <sqrt@plt+0x5b08>  // b.any
  4075fc:	ldr	x8, [sp, #72]
  407600:	ldr	x9, [x8]
  407604:	str	wzr, [x9, #16]
  407608:	bl	406e94 <sqrt@plt+0x5394>
  40760c:	b	4077ec <sqrt@plt+0x5cec>
  407610:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407614:	add	x0, x0, #0x251
  407618:	ldr	x1, [sp, #64]
  40761c:	ldr	x2, [sp, #64]
  407620:	ldr	x3, [sp, #64]
  407624:	bl	40b0b8 <sqrt@plt+0x95b8>
  407628:	bl	406e94 <sqrt@plt+0x5394>
  40762c:	b	4077ec <sqrt@plt+0x5cec>
  407630:	bl	406e94 <sqrt@plt+0x5394>
  407634:	b	4077ec <sqrt@plt+0x5cec>
  407638:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40763c:	add	x0, x0, #0x26c
  407640:	ldr	x1, [sp, #64]
  407644:	ldr	x2, [sp, #64]
  407648:	ldr	x3, [sp, #64]
  40764c:	bl	40b0b8 <sqrt@plt+0x95b8>
  407650:	bl	406e94 <sqrt@plt+0x5394>
  407654:	b	4077ec <sqrt@plt+0x5cec>
  407658:	mov	w8, #0x1                   	// #1
  40765c:	sturb	w8, [x29, #-1]
  407660:	bl	406e94 <sqrt@plt+0x5394>
  407664:	b	4077ec <sqrt@plt+0x5cec>
  407668:	bl	405c00 <sqrt@plt+0x4100>
  40766c:	ldr	x8, [sp, #72]
  407670:	ldr	x9, [x8]
  407674:	str	w0, [x9, #20]
  407678:	bl	406e94 <sqrt@plt+0x5394>
  40767c:	b	4077ec <sqrt@plt+0x5cec>
  407680:	bl	406e94 <sqrt@plt+0x5394>
  407684:	b	4077ec <sqrt@plt+0x5cec>
  407688:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40768c:	add	x0, x0, #0x286
  407690:	ldr	x1, [sp, #64]
  407694:	ldr	x2, [sp, #64]
  407698:	ldr	x3, [sp, #64]
  40769c:	bl	40b0b8 <sqrt@plt+0x95b8>
  4076a0:	bl	406948 <sqrt@plt+0x4e48>
  4076a4:	b	4077ec <sqrt@plt+0x5cec>
  4076a8:	bl	406734 <sqrt@plt+0x4c34>
  4076ac:	stur	x0, [x29, #-48]
  4076b0:	ldr	x8, [sp, #80]
  4076b4:	ldr	x9, [x8]
  4076b8:	ldur	x1, [x29, #-48]
  4076bc:	ldr	x10, [sp, #72]
  4076c0:	ldr	x2, [x10]
  4076c4:	ldr	x11, [x9]
  4076c8:	ldr	x11, [x11, #80]
  4076cc:	mov	x0, x9
  4076d0:	mov	w3, #0x75                  	// #117
  4076d4:	blr	x11
  4076d8:	ldur	x8, [x29, #-48]
  4076dc:	str	x8, [sp, #32]
  4076e0:	cbz	x8, 4076ec <sqrt@plt+0x5bec>
  4076e4:	ldr	x0, [sp, #32]
  4076e8:	bl	401970 <_ZdaPv@plt>
  4076ec:	bl	406e94 <sqrt@plt+0x5394>
  4076f0:	b	4077ec <sqrt@plt+0x5cec>
  4076f4:	bl	406488 <sqrt@plt+0x4988>
  4076f8:	stur	x0, [x29, #-56]
  4076fc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407700:	add	x8, x8, #0x4b8
  407704:	ldr	w9, [x8]
  407708:	cmp	w9, #0x0
  40770c:	cset	w9, gt
  407710:	tbnz	w9, #0, 407730 <sqrt@plt+0x5c30>
  407714:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407718:	add	x0, x0, #0x29e
  40771c:	ldr	x1, [sp, #64]
  407720:	ldr	x2, [sp, #64]
  407724:	ldr	x3, [sp, #64]
  407728:	bl	40b0b8 <sqrt@plt+0x95b8>
  40772c:	b	4077a4 <sqrt@plt+0x5ca4>
  407730:	ldur	x8, [x29, #-56]
  407734:	cbz	x8, 40777c <sqrt@plt+0x5c7c>
  407738:	ldur	x0, [x29, #-56]
  40773c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  407740:	add	x1, x1, #0x2cd
  407744:	mov	x2, #0x7                   	// #7
  407748:	bl	4018c0 <strncmp@plt>
  40774c:	cbnz	w0, 40777c <sqrt@plt+0x5c7c>
  407750:	ldr	x8, [sp, #80]
  407754:	ldr	x9, [x8]
  407758:	ldur	x1, [x29, #-56]
  40775c:	ldr	x10, [sp, #72]
  407760:	ldr	x2, [x10]
  407764:	ldr	x11, [x9]
  407768:	ldr	x11, [x11, #88]
  40776c:	mov	x0, x9
  407770:	mov	w3, #0x70                  	// #112
  407774:	blr	x11
  407778:	b	4077a4 <sqrt@plt+0x5ca4>
  40777c:	ldr	x8, [sp, #80]
  407780:	ldr	x9, [x8]
  407784:	ldur	x1, [x29, #-56]
  407788:	ldr	x10, [sp, #72]
  40778c:	ldr	x2, [x10]
  407790:	ldr	x11, [x9]
  407794:	ldr	x11, [x11, #80]
  407798:	mov	x0, x9
  40779c:	mov	w3, #0x70                  	// #112
  4077a0:	blr	x11
  4077a4:	ldur	x8, [x29, #-56]
  4077a8:	str	x8, [sp, #24]
  4077ac:	cbz	x8, 4077b8 <sqrt@plt+0x5cb8>
  4077b0:	ldr	x0, [sp, #24]
  4077b4:	bl	401970 <_ZdaPv@plt>
  4077b8:	b	4077ec <sqrt@plt+0x5cec>
  4077bc:	ldurb	w1, [x29, #-17]
  4077c0:	sub	x8, x29, #0x48
  4077c4:	mov	x0, x8
  4077c8:	str	x8, [sp, #16]
  4077cc:	bl	40ad98 <sqrt@plt+0x9298>
  4077d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  4077d4:	add	x0, x0, #0x2d5
  4077d8:	ldr	x1, [sp, #16]
  4077dc:	ldr	x2, [sp, #64]
  4077e0:	ldr	x3, [sp, #64]
  4077e4:	bl	40b164 <sqrt@plt+0x9664>
  4077e8:	bl	406948 <sqrt@plt+0x4e48>
  4077ec:	ldur	x8, [x29, #-16]
  4077f0:	str	x8, [sp, #8]
  4077f4:	cbz	x8, 407800 <sqrt@plt+0x5d00>
  4077f8:	ldr	x0, [sp, #8]
  4077fc:	bl	401970 <_ZdaPv@plt>
  407800:	ldurb	w8, [x29, #-1]
  407804:	and	w0, w8, #0x1
  407808:	ldp	x29, x30, [sp, #160]
  40780c:	add	sp, sp, #0xb0
  407810:	ret
  407814:	stp	x29, x30, [sp, #-32]!
  407818:	str	x28, [sp, #16]
  40781c:	mov	x29, sp
  407820:	sub	sp, sp, #0x210
  407824:	mov	w8, #0x0                   	// #0
  407828:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40782c:	add	x9, x9, #0x4b8
  407830:	mov	w10, #0x1                   	// #1
  407834:	adrp	x11, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407838:	add	x11, x11, #0x498
  40783c:	adrp	x12, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407840:	add	x12, x12, #0x4b0
  407844:	adrp	x13, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  407848:	add	x13, x13, #0x0
  40784c:	adrp	x14, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407850:	add	x14, x14, #0x4c0
  407854:	adrp	x15, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407858:	add	x15, x15, #0x4a8
  40785c:	adrp	x16, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407860:	add	x16, x16, #0x4a0
  407864:	sub	x17, x29, #0xc
  407868:	stur	x0, [x29, #-8]
  40786c:	mov	x0, x17
  407870:	stur	w8, [x29, #-244]
  407874:	stur	x9, [x29, #-256]
  407878:	str	w10, [sp, #268]
  40787c:	str	x11, [sp, #256]
  407880:	str	x12, [sp, #248]
  407884:	str	x13, [sp, #240]
  407888:	str	x14, [sp, #232]
  40788c:	str	x15, [sp, #224]
  407890:	str	x16, [sp, #216]
  407894:	bl	40850c <sqrt@plt+0x6a0c>
  407898:	ldur	w8, [x29, #-244]
  40789c:	sturb	w8, [x29, #-13]
  4078a0:	ldur	x9, [x29, #-256]
  4078a4:	str	wzr, [x9]
  4078a8:	ldr	w10, [sp, #268]
  4078ac:	ldr	x11, [sp, #256]
  4078b0:	str	w10, [x11]
  4078b4:	ldur	x12, [x29, #-8]
  4078b8:	ldrb	w18, [x12]
  4078bc:	cmp	w18, #0x2d
  4078c0:	b.ne	4078e8 <sqrt@plt+0x5de8>  // b.any
  4078c4:	ldur	x8, [x29, #-8]
  4078c8:	ldrb	w9, [x8, #1]
  4078cc:	cbnz	w9, 4078e8 <sqrt@plt+0x5de8>
  4078d0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078d4:	add	x8, x8, #0x320
  4078d8:	ldr	x8, [x8]
  4078dc:	ldr	x9, [sp, #248]
  4078e0:	str	x8, [x9]
  4078e4:	b	407950 <sqrt@plt+0x5e50>
  4078e8:	bl	401980 <__errno_location@plt>
  4078ec:	str	wzr, [x0]
  4078f0:	ldur	x0, [x29, #-8]
  4078f4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  4078f8:	add	x1, x1, #0x84c
  4078fc:	bl	4019a0 <fopen@plt>
  407900:	ldr	x8, [sp, #248]
  407904:	str	x0, [x8]
  407908:	bl	401980 <__errno_location@plt>
  40790c:	ldr	w9, [x0]
  407910:	cbnz	w9, 407920 <sqrt@plt+0x5e20>
  407914:	ldr	x8, [sp, #248]
  407918:	ldr	x9, [x8]
  40791c:	cbnz	x9, 407950 <sqrt@plt+0x5e50>
  407920:	ldur	x1, [x29, #-8]
  407924:	sub	x8, x29, #0x20
  407928:	mov	x0, x8
  40792c:	str	x8, [sp, #208]
  407930:	bl	40ace0 <sqrt@plt+0x91e0>
  407934:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407938:	add	x0, x0, #0x2ec
  40793c:	ldr	x1, [sp, #208]
  407940:	ldr	x2, [sp, #240]
  407944:	ldr	x3, [sp, #240]
  407948:	bl	40b0b8 <sqrt@plt+0x95b8>
  40794c:	b	4084f4 <sqrt@plt+0x69f4>
  407950:	ldur	x0, [x29, #-8]
  407954:	bl	406a7c <sqrt@plt+0x4f7c>
  407958:	ldr	x8, [sp, #232]
  40795c:	ldr	x9, [x8]
  407960:	cbz	x9, 407968 <sqrt@plt+0x5e68>
  407964:	bl	405ab0 <sqrt@plt+0x3fb0>
  407968:	mov	x8, #0x28                  	// #40
  40796c:	mov	x0, x8
  407970:	str	x8, [sp, #200]
  407974:	bl	4138f4 <_Znwm@@Base>
  407978:	ldr	x8, [sp, #232]
  40797c:	str	x0, [x8]
  407980:	ldr	x0, [sp, #200]
  407984:	bl	4138f4 <_Znwm@@Base>
  407988:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  40798c:	add	x8, x8, #0x550
  407990:	ldr	x8, [x8]
  407994:	stur	x8, [x29, #-40]
  407998:	ldur	x1, [x29, #-40]
  40799c:	str	x0, [sp, #192]
  4079a0:	bl	408870 <sqrt@plt+0x6d70>
  4079a4:	b	4079a8 <sqrt@plt+0x5ea8>
  4079a8:	ldr	x8, [sp, #232]
  4079ac:	ldr	x9, [x8]
  4079b0:	ldr	x10, [sp, #192]
  4079b4:	str	x10, [x9, #24]
  4079b8:	mov	x0, #0x28                  	// #40
  4079bc:	bl	4138f4 <_Znwm@@Base>
  4079c0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  4079c4:	add	x8, x8, #0x550
  4079c8:	ldr	x8, [x8]
  4079cc:	stur	x8, [x29, #-64]
  4079d0:	ldur	x1, [x29, #-64]
  4079d4:	str	x0, [sp, #184]
  4079d8:	bl	408870 <sqrt@plt+0x6d70>
  4079dc:	b	4079e0 <sqrt@plt+0x5ee0>
  4079e0:	ldr	x8, [sp, #232]
  4079e4:	ldr	x9, [x8]
  4079e8:	ldr	x10, [sp, #184]
  4079ec:	str	x10, [x9, #32]
  4079f0:	ldr	x9, [x8]
  4079f4:	mov	w11, #0xffffffff            	// #-1
  4079f8:	str	w11, [x9]
  4079fc:	ldr	x9, [x8]
  407a00:	str	wzr, [x9, #16]
  407a04:	ldr	x9, [x8]
  407a08:	str	w11, [x9, #8]
  407a0c:	ldr	x9, [x8]
  407a10:	str	wzr, [x9, #20]
  407a14:	ldr	x9, [x8]
  407a18:	str	wzr, [x9, #4]
  407a1c:	ldr	x9, [x8]
  407a20:	str	w11, [x9, #12]
  407a24:	str	w11, [sp, #180]
  407a28:	bl	4068b0 <sqrt@plt+0x4db0>
  407a2c:	stur	w0, [x29, #-80]
  407a30:	ldur	w11, [x29, #-80]
  407a34:	sub	x0, x29, #0xc
  407a38:	stur	w11, [x29, #-12]
  407a3c:	bl	408584 <sqrt@plt+0x6a84>
  407a40:	ldr	w11, [sp, #180]
  407a44:	cmp	w0, w11
  407a48:	b.ne	407a78 <sqrt@plt+0x5f78>  // b.any
  407a4c:	b	4084f4 <sqrt@plt+0x69f4>
  407a50:	stur	x0, [x29, #-48]
  407a54:	stur	w1, [x29, #-52]
  407a58:	ldr	x0, [sp, #192]
  407a5c:	bl	4139cc <_ZdlPv@@Base>
  407a60:	b	408504 <sqrt@plt+0x6a04>
  407a64:	stur	x0, [x29, #-48]
  407a68:	stur	w1, [x29, #-52]
  407a6c:	ldr	x0, [sp, #184]
  407a70:	bl	4139cc <_ZdlPv@@Base>
  407a74:	b	408504 <sqrt@plt+0x6a04>
  407a78:	sub	x0, x29, #0xc
  407a7c:	bl	408584 <sqrt@plt+0x6a84>
  407a80:	cmp	w0, #0x78
  407a84:	b.eq	407aa0 <sqrt@plt+0x5fa0>  // b.none
  407a88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407a8c:	add	x0, x0, #0x301
  407a90:	ldr	x1, [sp, #240]
  407a94:	ldr	x2, [sp, #240]
  407a98:	ldr	x3, [sp, #240]
  407a9c:	bl	40b1a8 <sqrt@plt+0x96a8>
  407aa0:	bl	406734 <sqrt@plt+0x4c34>
  407aa4:	stur	x0, [x29, #-72]
  407aa8:	ldur	x8, [x29, #-72]
  407aac:	ldrb	w9, [x8]
  407ab0:	cmp	w9, #0x54
  407ab4:	b.eq	407ad0 <sqrt@plt+0x5fd0>  // b.none
  407ab8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407abc:	add	x0, x0, #0x301
  407ac0:	ldr	x1, [sp, #240]
  407ac4:	ldr	x2, [sp, #240]
  407ac8:	ldr	x3, [sp, #240]
  407acc:	bl	40b1a8 <sqrt@plt+0x96a8>
  407ad0:	ldur	x8, [x29, #-72]
  407ad4:	str	x8, [sp, #168]
  407ad8:	cbz	x8, 407ae4 <sqrt@plt+0x5fe4>
  407adc:	ldr	x0, [sp, #168]
  407ae0:	bl	401970 <_ZdaPv@plt>
  407ae4:	bl	406734 <sqrt@plt+0x4c34>
  407ae8:	stur	x0, [x29, #-88]
  407aec:	ldr	x8, [sp, #224]
  407af0:	ldr	x9, [x8]
  407af4:	cbnz	x9, 407b28 <sqrt@plt+0x6028>
  407af8:	ldur	x8, [x29, #-88]
  407afc:	ldr	x9, [sp, #216]
  407b00:	str	x8, [x9]
  407b04:	bl	40eb2c <sqrt@plt+0xd02c>
  407b08:	cbnz	w0, 407b24 <sqrt@plt+0x6024>
  407b0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407b10:	add	x0, x0, #0x321
  407b14:	ldr	x1, [sp, #240]
  407b18:	ldr	x2, [sp, #240]
  407b1c:	ldr	x3, [sp, #240]
  407b20:	bl	40b1a8 <sqrt@plt+0x96a8>
  407b24:	b	407b74 <sqrt@plt+0x6074>
  407b28:	ldr	x8, [sp, #216]
  407b2c:	ldr	x9, [x8]
  407b30:	cbz	x9, 407b48 <sqrt@plt+0x6048>
  407b34:	ldr	x8, [sp, #216]
  407b38:	ldr	x0, [x8]
  407b3c:	ldur	x1, [x29, #-88]
  407b40:	bl	4019b0 <strcmp@plt>
  407b44:	cbz	w0, 407b60 <sqrt@plt+0x6060>
  407b48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407b4c:	add	x0, x0, #0x349
  407b50:	ldr	x1, [sp, #240]
  407b54:	ldr	x2, [sp, #240]
  407b58:	ldr	x3, [sp, #240]
  407b5c:	bl	40b1a8 <sqrt@plt+0x96a8>
  407b60:	ldur	x8, [x29, #-88]
  407b64:	str	x8, [sp, #160]
  407b68:	cbz	x8, 407b74 <sqrt@plt+0x6074>
  407b6c:	ldr	x0, [sp, #160]
  407b70:	bl	401970 <_ZdaPv@plt>
  407b74:	bl	406e94 <sqrt@plt+0x5394>
  407b78:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  407b7c:	add	x8, x8, #0x6f8
  407b80:	ldr	w9, [x8]
  407b84:	mov	w10, #0xa                   	// #10
  407b88:	mul	w9, w10, w9
  407b8c:	ldr	x8, [sp, #232]
  407b90:	ldr	x11, [x8]
  407b94:	str	w9, [x11, #4]
  407b98:	bl	4068b0 <sqrt@plt+0x4db0>
  407b9c:	stur	w0, [x29, #-92]
  407ba0:	ldur	w9, [x29, #-92]
  407ba4:	sub	x0, x29, #0xc
  407ba8:	stur	w9, [x29, #-12]
  407bac:	bl	408584 <sqrt@plt+0x6a84>
  407bb0:	cmp	w0, #0x78
  407bb4:	b.eq	407bd0 <sqrt@plt+0x60d0>  // b.none
  407bb8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407bbc:	add	x0, x0, #0x36c
  407bc0:	ldr	x1, [sp, #240]
  407bc4:	ldr	x2, [sp, #240]
  407bc8:	ldr	x3, [sp, #240]
  407bcc:	bl	40b1a8 <sqrt@plt+0x96a8>
  407bd0:	bl	406734 <sqrt@plt+0x4c34>
  407bd4:	stur	x0, [x29, #-72]
  407bd8:	ldur	x8, [x29, #-72]
  407bdc:	ldrb	w9, [x8]
  407be0:	cmp	w9, #0x72
  407be4:	b.eq	407c00 <sqrt@plt+0x6100>  // b.none
  407be8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407bec:	add	x0, x0, #0x36c
  407bf0:	ldr	x1, [sp, #240]
  407bf4:	ldr	x2, [sp, #240]
  407bf8:	ldr	x3, [sp, #240]
  407bfc:	bl	40b1a8 <sqrt@plt+0x96a8>
  407c00:	ldur	x8, [x29, #-72]
  407c04:	str	x8, [sp, #152]
  407c08:	cbz	x8, 407c14 <sqrt@plt+0x6114>
  407c0c:	ldr	x0, [sp, #152]
  407c10:	bl	401970 <_ZdaPv@plt>
  407c14:	bl	405c00 <sqrt@plt+0x4100>
  407c18:	stur	w0, [x29, #-76]
  407c1c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  407c20:	add	x8, x8, #0x28
  407c24:	ldr	w9, [x8]
  407c28:	stur	w9, [x29, #-96]
  407c2c:	ldur	w9, [x29, #-76]
  407c30:	ldur	w10, [x29, #-96]
  407c34:	cmp	w9, w10
  407c38:	b.eq	407c54 <sqrt@plt+0x6154>  // b.none
  407c3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407c40:	add	x0, x0, #0x38f
  407c44:	ldr	x1, [sp, #240]
  407c48:	ldr	x2, [sp, #240]
  407c4c:	ldr	x3, [sp, #240]
  407c50:	bl	40b1a8 <sqrt@plt+0x96a8>
  407c54:	bl	405c00 <sqrt@plt+0x4100>
  407c58:	stur	w0, [x29, #-76]
  407c5c:	ldur	w8, [x29, #-76]
  407c60:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  407c64:	add	x9, x9, #0x6f0
  407c68:	ldr	w10, [x9]
  407c6c:	cmp	w8, w10
  407c70:	b.eq	407c8c <sqrt@plt+0x618c>  // b.none
  407c74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407c78:	add	x0, x0, #0x3a9
  407c7c:	ldr	x1, [sp, #240]
  407c80:	ldr	x2, [sp, #240]
  407c84:	ldr	x3, [sp, #240]
  407c88:	bl	40b1a8 <sqrt@plt+0x96a8>
  407c8c:	bl	405c00 <sqrt@plt+0x4100>
  407c90:	stur	w0, [x29, #-76]
  407c94:	ldur	w8, [x29, #-76]
  407c98:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  407c9c:	add	x9, x9, #0x6f4
  407ca0:	ldr	w10, [x9]
  407ca4:	cmp	w8, w10
  407ca8:	b.eq	407cc4 <sqrt@plt+0x61c4>  // b.none
  407cac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407cb0:	add	x0, x0, #0x3d2
  407cb4:	ldr	x1, [sp, #240]
  407cb8:	ldr	x2, [sp, #240]
  407cbc:	ldr	x3, [sp, #240]
  407cc0:	bl	40b1a8 <sqrt@plt+0x96a8>
  407cc4:	bl	406e94 <sqrt@plt+0x5394>
  407cc8:	bl	4068b0 <sqrt@plt+0x4db0>
  407ccc:	stur	w0, [x29, #-100]
  407cd0:	ldur	w8, [x29, #-100]
  407cd4:	sub	x0, x29, #0xc
  407cd8:	stur	w8, [x29, #-12]
  407cdc:	mov	w1, #0x78                  	// #120
  407ce0:	bl	408894 <sqrt@plt+0x6d94>
  407ce4:	tbnz	w0, #0, 407cec <sqrt@plt+0x61ec>
  407ce8:	b	407d04 <sqrt@plt+0x6204>
  407cec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407cf0:	add	x0, x0, #0x3f9
  407cf4:	ldr	x1, [sp, #240]
  407cf8:	ldr	x2, [sp, #240]
  407cfc:	ldr	x3, [sp, #240]
  407d00:	bl	40b1a8 <sqrt@plt+0x96a8>
  407d04:	bl	406734 <sqrt@plt+0x4c34>
  407d08:	stur	x0, [x29, #-72]
  407d0c:	ldur	x8, [x29, #-72]
  407d10:	ldrb	w9, [x8]
  407d14:	cmp	w9, #0x69
  407d18:	b.eq	407d34 <sqrt@plt+0x6234>  // b.none
  407d1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407d20:	add	x0, x0, #0x3f9
  407d24:	ldr	x1, [sp, #240]
  407d28:	ldr	x2, [sp, #240]
  407d2c:	ldr	x3, [sp, #240]
  407d30:	bl	40b1a8 <sqrt@plt+0x96a8>
  407d34:	ldur	x8, [x29, #-72]
  407d38:	str	x8, [sp, #144]
  407d3c:	cbz	x8, 407d48 <sqrt@plt+0x6248>
  407d40:	ldr	x0, [sp, #144]
  407d44:	bl	401970 <_ZdaPv@plt>
  407d48:	bl	406e94 <sqrt@plt+0x5394>
  407d4c:	ldr	x8, [sp, #224]
  407d50:	ldr	x9, [x8]
  407d54:	cbnz	x9, 407d64 <sqrt@plt+0x6264>
  407d58:	bl	40433c <sqrt@plt+0x283c>
  407d5c:	ldr	x8, [sp, #224]
  407d60:	str	x0, [x8]
  407d64:	ldurb	w8, [x29, #-13]
  407d68:	eor	w8, w8, #0x1
  407d6c:	tbnz	w8, #0, 407d74 <sqrt@plt+0x6274>
  407d70:	b	40845c <sqrt@plt+0x695c>
  407d74:	bl	4068b0 <sqrt@plt+0x4db0>
  407d78:	stur	w0, [x29, #-104]
  407d7c:	ldur	w8, [x29, #-104]
  407d80:	sub	x0, x29, #0xc
  407d84:	stur	w8, [x29, #-12]
  407d88:	mov	w1, #0xffffffff            	// #-1
  407d8c:	bl	40883c <sqrt@plt+0x6d3c>
  407d90:	tbnz	w0, #0, 407d98 <sqrt@plt+0x6298>
  407d94:	b	407d9c <sqrt@plt+0x629c>
  407d98:	b	40845c <sqrt@plt+0x695c>
  407d9c:	sub	x0, x29, #0xc
  407da0:	bl	408584 <sqrt@plt+0x6a84>
  407da4:	subs	w8, w0, #0x23
  407da8:	mov	w9, w8
  407dac:	ubfx	x9, x9, #0, #32
  407db0:	cmp	x9, #0x55
  407db4:	str	x9, [sp, #136]
  407db8:	b.hi	40841c <sqrt@plt+0x691c>  // b.pmore
  407dbc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  407dc0:	add	x8, x8, #0xf0c
  407dc4:	ldr	x11, [sp, #136]
  407dc8:	ldrsw	x10, [x8, x11, lsl #2]
  407dcc:	add	x9, x8, x10
  407dd0:	br	x9
  407dd4:	bl	406948 <sqrt@plt+0x4e48>
  407dd8:	b	408458 <sqrt@plt+0x6958>
  407ddc:	bl	406618 <sqrt@plt+0x4b18>
  407de0:	stur	w0, [x29, #-112]
  407de4:	ldur	x8, [x29, #-256]
  407de8:	ldr	w9, [x8]
  407dec:	cmp	w9, #0x0
  407df0:	cset	w9, gt
  407df4:	tbnz	w9, #0, 407e04 <sqrt@plt+0x6304>
  407df8:	sub	x0, x29, #0xc
  407dfc:	bl	408524 <sqrt@plt+0x6a24>
  407e00:	bl	405b3c <sqrt@plt+0x403c>
  407e04:	sub	x0, x29, #0x70
  407e08:	bl	408584 <sqrt@plt+0x6a84>
  407e0c:	bl	4019d0 <isdigit@plt>
  407e10:	cbnz	w0, 407e44 <sqrt@plt+0x6344>
  407e14:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407e18:	add	x0, x0, #0x41c
  407e1c:	ldr	x1, [sp, #240]
  407e20:	ldr	x2, [sp, #240]
  407e24:	ldr	x3, [sp, #240]
  407e28:	bl	40b0b8 <sqrt@plt+0x95b8>
  407e2c:	sub	x0, x29, #0x74
  407e30:	mov	w8, wzr
  407e34:	mov	w1, w8
  407e38:	bl	4085ec <sqrt@plt+0x6aec>
  407e3c:	ldur	w8, [x29, #-116]
  407e40:	stur	w8, [x29, #-112]
  407e44:	sub	x0, x29, #0xc
  407e48:	bl	408524 <sqrt@plt+0x6a24>
  407e4c:	sub	x8, x29, #0x6b
  407e50:	sturb	w0, [x29, #-107]
  407e54:	sub	x0, x29, #0x70
  407e58:	str	x8, [sp, #128]
  407e5c:	bl	408524 <sqrt@plt+0x6a24>
  407e60:	ldr	x8, [sp, #128]
  407e64:	strb	w0, [x8, #1]
  407e68:	mov	w9, #0x0                   	// #0
  407e6c:	strb	w9, [x8, #2]
  407e70:	bl	401980 <__errno_location@plt>
  407e74:	str	wzr, [x0]
  407e78:	ldr	x0, [sp, #128]
  407e7c:	mov	x8, xzr
  407e80:	mov	x1, x8
  407e84:	mov	w2, #0xa                   	// #10
  407e88:	bl	401800 <strtol@plt>
  407e8c:	stur	x0, [x29, #-128]
  407e90:	bl	401980 <__errno_location@plt>
  407e94:	ldr	w9, [x0]
  407e98:	cbz	w9, 407eb4 <sqrt@plt+0x63b4>
  407e9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407ea0:	add	x0, x0, #0x42b
  407ea4:	ldr	x1, [sp, #240]
  407ea8:	ldr	x2, [sp, #240]
  407eac:	ldr	x3, [sp, #240]
  407eb0:	bl	40b0b8 <sqrt@plt+0x95b8>
  407eb4:	ldur	x8, [x29, #-128]
  407eb8:	stur	w8, [x29, #-132]
  407ebc:	ldur	w8, [x29, #-132]
  407ec0:	ldr	x9, [sp, #232]
  407ec4:	ldr	x10, [x9]
  407ec8:	ldr	w11, [x10, #8]
  407ecc:	add	w8, w11, w8
  407ed0:	str	w8, [x10, #8]
  407ed4:	bl	406618 <sqrt@plt+0x4b18>
  407ed8:	stur	w0, [x29, #-136]
  407edc:	ldur	w8, [x29, #-136]
  407ee0:	sub	x0, x29, #0x70
  407ee4:	stur	w8, [x29, #-112]
  407ee8:	bl	408584 <sqrt@plt+0x6a84>
  407eec:	cmp	w0, #0xa
  407ef0:	b.eq	407f08 <sqrt@plt+0x6408>  // b.none
  407ef4:	sub	x0, x29, #0x70
  407ef8:	bl	408584 <sqrt@plt+0x6a84>
  407efc:	mov	w8, #0xffffffff            	// #-1
  407f00:	cmp	w0, w8
  407f04:	b.ne	407f24 <sqrt@plt+0x6424>  // b.any
  407f08:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407f0c:	add	x0, x0, #0x445
  407f10:	ldr	x1, [sp, #240]
  407f14:	ldr	x2, [sp, #240]
  407f18:	ldr	x3, [sp, #240]
  407f1c:	bl	40b0b8 <sqrt@plt+0x95b8>
  407f20:	b	407f60 <sqrt@plt+0x6460>
  407f24:	ldr	x8, [sp, #224]
  407f28:	ldr	x0, [x8]
  407f2c:	sub	x9, x29, #0x70
  407f30:	str	x0, [sp, #120]
  407f34:	mov	x0, x9
  407f38:	bl	4088c8 <sqrt@plt+0x6dc8>
  407f3c:	ldr	x8, [sp, #232]
  407f40:	ldr	x2, [x8]
  407f44:	ldr	x9, [sp, #120]
  407f48:	str	w0, [sp, #116]
  407f4c:	mov	x0, x9
  407f50:	ldr	w1, [sp, #116]
  407f54:	mov	x10, xzr
  407f58:	mov	x3, x10
  407f5c:	bl	408f14 <sqrt@plt+0x7414>
  407f60:	b	408458 <sqrt@plt+0x6958>
  407f64:	ldur	x8, [x29, #-256]
  407f68:	ldr	w9, [x8]
  407f6c:	cmp	w9, #0x0
  407f70:	cset	w9, gt
  407f74:	tbnz	w9, #0, 407f84 <sqrt@plt+0x6484>
  407f78:	sub	x0, x29, #0xc
  407f7c:	bl	408524 <sqrt@plt+0x6a24>
  407f80:	bl	405b3c <sqrt@plt+0x403c>
  407f84:	bl	406618 <sqrt@plt+0x4b18>
  407f88:	sub	x8, x29, #0x8c
  407f8c:	stur	w0, [x29, #-140]
  407f90:	mov	x0, x8
  407f94:	mov	w1, #0xa                   	// #10
  407f98:	bl	408718 <sqrt@plt+0x6c18>
  407f9c:	tbnz	w0, #0, 407fb4 <sqrt@plt+0x64b4>
  407fa0:	sub	x0, x29, #0x8c
  407fa4:	mov	w1, #0xffffffff            	// #-1
  407fa8:	bl	40883c <sqrt@plt+0x6d3c>
  407fac:	tbnz	w0, #0, 407fb4 <sqrt@plt+0x64b4>
  407fb0:	b	407fd0 <sqrt@plt+0x64d0>
  407fb4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  407fb8:	add	x0, x0, #0x461
  407fbc:	ldr	x1, [sp, #240]
  407fc0:	ldr	x2, [sp, #240]
  407fc4:	ldr	x3, [sp, #240]
  407fc8:	bl	40b0b8 <sqrt@plt+0x95b8>
  407fcc:	b	40800c <sqrt@plt+0x650c>
  407fd0:	ldr	x8, [sp, #224]
  407fd4:	ldr	x0, [x8]
  407fd8:	sub	x9, x29, #0x8c
  407fdc:	str	x0, [sp, #104]
  407fe0:	mov	x0, x9
  407fe4:	bl	4088c8 <sqrt@plt+0x6dc8>
  407fe8:	ldr	x8, [sp, #232]
  407fec:	ldr	x2, [x8]
  407ff0:	ldr	x9, [sp, #104]
  407ff4:	str	w0, [sp, #100]
  407ff8:	mov	x0, x9
  407ffc:	ldr	w1, [sp, #100]
  408000:	mov	x10, xzr
  408004:	mov	x3, x10
  408008:	bl	408f14 <sqrt@plt+0x7414>
  40800c:	b	408458 <sqrt@plt+0x6958>
  408010:	ldur	x8, [x29, #-256]
  408014:	ldr	w9, [x8]
  408018:	cmp	w9, #0x0
  40801c:	cset	w9, gt
  408020:	tbnz	w9, #0, 408030 <sqrt@plt+0x6530>
  408024:	sub	x0, x29, #0xc
  408028:	bl	408524 <sqrt@plt+0x6a24>
  40802c:	bl	405b3c <sqrt@plt+0x403c>
  408030:	bl	406734 <sqrt@plt+0x4c34>
  408034:	stur	x0, [x29, #-152]
  408038:	ldr	x8, [sp, #224]
  40803c:	ldr	x0, [x8]
  408040:	ldur	x1, [x29, #-152]
  408044:	ldr	x9, [sp, #232]
  408048:	ldr	x2, [x9]
  40804c:	mov	x10, xzr
  408050:	mov	x3, x10
  408054:	bl	409230 <sqrt@plt+0x7730>
  408058:	ldur	x8, [x29, #-152]
  40805c:	str	x8, [sp, #88]
  408060:	cbz	x8, 40806c <sqrt@plt+0x656c>
  408064:	ldr	x0, [sp, #88]
  408068:	bl	401970 <_ZdaPv@plt>
  40806c:	b	408458 <sqrt@plt+0x6958>
  408070:	ldur	x8, [x29, #-256]
  408074:	ldr	w9, [x8]
  408078:	cmp	w9, #0x0
  40807c:	cset	w9, gt
  408080:	tbnz	w9, #0, 408090 <sqrt@plt+0x6590>
  408084:	sub	x0, x29, #0xc
  408088:	bl	408524 <sqrt@plt+0x6a24>
  40808c:	bl	405b3c <sqrt@plt+0x403c>
  408090:	bl	40702c <sqrt@plt+0x552c>
  408094:	b	408458 <sqrt@plt+0x6958>
  408098:	bl	405c00 <sqrt@plt+0x4100>
  40809c:	ldr	x8, [sp, #232]
  4080a0:	ldr	x9, [x8]
  4080a4:	str	w0, [x9]
  4080a8:	b	408458 <sqrt@plt+0x6958>
  4080ac:	bl	406488 <sqrt@plt+0x4988>
  4080b0:	stur	x0, [x29, #-160]
  4080b4:	ldur	x0, [x29, #-160]
  4080b8:	bl	406b48 <sqrt@plt+0x5048>
  4080bc:	ldur	x8, [x29, #-160]
  4080c0:	str	x8, [sp, #80]
  4080c4:	cbz	x8, 4080d0 <sqrt@plt+0x65d0>
  4080c8:	ldr	x0, [sp, #80]
  4080cc:	bl	401970 <_ZdaPv@plt>
  4080d0:	b	408458 <sqrt@plt+0x6958>
  4080d4:	bl	405c00 <sqrt@plt+0x4100>
  4080d8:	ldr	x8, [sp, #232]
  4080dc:	ldr	x9, [x8]
  4080e0:	ldr	w10, [x9, #8]
  4080e4:	add	w10, w10, w0
  4080e8:	str	w10, [x9, #8]
  4080ec:	b	408458 <sqrt@plt+0x6958>
  4080f0:	bl	405c00 <sqrt@plt+0x4100>
  4080f4:	ldr	x8, [sp, #232]
  4080f8:	ldr	x9, [x8]
  4080fc:	str	w0, [x9, #8]
  408100:	b	408458 <sqrt@plt+0x6958>
  408104:	ldr	x8, [sp, #232]
  408108:	ldr	x9, [x8]
  40810c:	ldr	x0, [x9, #24]
  408110:	bl	406ea8 <sqrt@plt+0x53a8>
  408114:	ldr	x8, [sp, #224]
  408118:	ldr	x9, [x8]
  40811c:	ldr	x10, [sp, #232]
  408120:	ldr	x1, [x10]
  408124:	ldr	x11, [x9]
  408128:	ldr	x11, [x11, #32]
  40812c:	mov	x0, x9
  408130:	blr	x11
  408134:	b	408458 <sqrt@plt+0x6958>
  408138:	ldur	x8, [x29, #-256]
  40813c:	ldr	w9, [x8]
  408140:	cmp	w9, #0x0
  408144:	cset	w9, gt
  408148:	tbnz	w9, #0, 408158 <sqrt@plt+0x6658>
  40814c:	sub	x0, x29, #0xc
  408150:	bl	408524 <sqrt@plt+0x6a24>
  408154:	bl	405b3c <sqrt@plt+0x403c>
  408158:	ldr	x8, [sp, #224]
  40815c:	ldr	x9, [x8]
  408160:	ldr	x10, [x9]
  408164:	ldr	x10, [x10, #72]
  408168:	mov	x0, x9
  40816c:	blr	x10
  408170:	bl	405c00 <sqrt@plt+0x4100>
  408174:	bl	405c00 <sqrt@plt+0x4100>
  408178:	b	408458 <sqrt@plt+0x6958>
  40817c:	ldur	x8, [x29, #-256]
  408180:	ldr	w9, [x8]
  408184:	cmp	w9, #0x0
  408188:	cset	w9, gt
  40818c:	tbnz	w9, #0, 40819c <sqrt@plt+0x669c>
  408190:	sub	x0, x29, #0xc
  408194:	bl	408524 <sqrt@plt+0x6a24>
  408198:	bl	405b3c <sqrt@plt+0x403c>
  40819c:	ldr	x8, [sp, #224]
  4081a0:	ldr	x9, [x8]
  4081a4:	str	x9, [sp, #72]
  4081a8:	bl	405c00 <sqrt@plt+0x4100>
  4081ac:	ldr	x8, [sp, #232]
  4081b0:	ldr	x2, [x8]
  4081b4:	ldr	x9, [sp, #72]
  4081b8:	ldr	x10, [x9]
  4081bc:	ldr	x10, [x10, #16]
  4081c0:	str	w0, [sp, #68]
  4081c4:	mov	x0, x9
  4081c8:	ldr	w1, [sp, #68]
  4081cc:	mov	x11, xzr
  4081d0:	mov	x3, x11
  4081d4:	blr	x10
  4081d8:	b	408458 <sqrt@plt+0x6958>
  4081dc:	ldur	x8, [x29, #-256]
  4081e0:	ldr	w9, [x8]
  4081e4:	cmp	w9, #0x0
  4081e8:	cset	w9, le
  4081ec:	tbnz	w9, #0, 408214 <sqrt@plt+0x6714>
  4081f0:	ldr	x8, [sp, #224]
  4081f4:	ldr	x9, [x8]
  4081f8:	ldr	x10, [sp, #232]
  4081fc:	ldr	x11, [x10]
  408200:	ldr	w1, [x11, #12]
  408204:	ldr	x11, [x9]
  408208:	ldr	x11, [x11, #56]
  40820c:	mov	x0, x9
  408210:	blr	x11
  408214:	ldur	x8, [x29, #-256]
  408218:	ldr	w9, [x8]
  40821c:	add	w9, w9, #0x1
  408220:	str	w9, [x8]
  408224:	ldr	x10, [sp, #224]
  408228:	ldr	x11, [x10]
  40822c:	str	x11, [sp, #56]
  408230:	bl	405c00 <sqrt@plt+0x4100>
  408234:	ldr	x8, [sp, #56]
  408238:	ldr	x10, [x8]
  40823c:	ldr	x10, [x10, #48]
  408240:	str	w0, [sp, #52]
  408244:	mov	x0, x8
  408248:	ldr	w1, [sp, #52]
  40824c:	blr	x10
  408250:	ldr	x8, [sp, #232]
  408254:	ldr	x10, [x8]
  408258:	str	wzr, [x10, #12]
  40825c:	b	408458 <sqrt@plt+0x6958>
  408260:	bl	405c00 <sqrt@plt+0x4100>
  408264:	ldr	x8, [sp, #232]
  408268:	ldr	x9, [x8]
  40826c:	str	w0, [x9, #4]
  408270:	ldr	x9, [x8]
  408274:	ldr	w10, [x9, #16]
  408278:	ldr	x9, [x8]
  40827c:	ldr	w11, [x9, #4]
  408280:	cmp	w10, w11
  408284:	b.ne	408294 <sqrt@plt+0x6794>  // b.any
  408288:	ldr	x8, [sp, #232]
  40828c:	ldr	x9, [x8]
  408290:	str	wzr, [x9, #16]
  408294:	b	408458 <sqrt@plt+0x6958>
  408298:	ldur	x8, [x29, #-256]
  40829c:	ldr	w9, [x8]
  4082a0:	cmp	w9, #0x0
  4082a4:	cset	w9, gt
  4082a8:	tbnz	w9, #0, 4082b8 <sqrt@plt+0x67b8>
  4082ac:	sub	x0, x29, #0xc
  4082b0:	bl	408524 <sqrt@plt+0x6a24>
  4082b4:	bl	405b3c <sqrt@plt+0x403c>
  4082b8:	bl	406734 <sqrt@plt+0x4c34>
  4082bc:	stur	x0, [x29, #-176]
  4082c0:	stur	xzr, [x29, #-184]
  4082c4:	ldur	x8, [x29, #-176]
  4082c8:	ldur	x9, [x29, #-184]
  4082cc:	add	x10, x9, #0x1
  4082d0:	stur	x10, [x29, #-184]
  4082d4:	ldrb	w11, [x8, x9]
  4082d8:	sturb	w11, [x29, #-161]
  4082dc:	cbz	w11, 408318 <sqrt@plt+0x6818>
  4082e0:	ldr	x8, [sp, #224]
  4082e4:	ldr	x0, [x8]
  4082e8:	ldurb	w1, [x29, #-161]
  4082ec:	ldr	x9, [sp, #232]
  4082f0:	ldr	x2, [x9]
  4082f4:	sub	x3, x29, #0xbc
  4082f8:	bl	408f14 <sqrt@plt+0x7414>
  4082fc:	ldur	w10, [x29, #-188]
  408300:	ldr	x8, [sp, #232]
  408304:	ldr	x9, [x8]
  408308:	ldr	w11, [x9, #8]
  40830c:	add	w10, w11, w10
  408310:	str	w10, [x9, #8]
  408314:	b	4082c4 <sqrt@plt+0x67c4>
  408318:	ldur	x8, [x29, #-176]
  40831c:	str	x8, [sp, #40]
  408320:	cbz	x8, 40832c <sqrt@plt+0x682c>
  408324:	ldr	x0, [sp, #40]
  408328:	bl	401970 <_ZdaPv@plt>
  40832c:	b	408458 <sqrt@plt+0x6958>
  408330:	ldur	x8, [x29, #-256]
  408334:	ldr	w9, [x8]
  408338:	cmp	w9, #0x0
  40833c:	cset	w9, gt
  408340:	tbnz	w9, #0, 408350 <sqrt@plt+0x6850>
  408344:	sub	x0, x29, #0xc
  408348:	bl	408524 <sqrt@plt+0x6a24>
  40834c:	bl	405b3c <sqrt@plt+0x403c>
  408350:	bl	405c00 <sqrt@plt+0x4100>
  408354:	stur	w0, [x29, #-196]
  408358:	bl	406734 <sqrt@plt+0x4c34>
  40835c:	stur	x0, [x29, #-208]
  408360:	stur	xzr, [x29, #-216]
  408364:	ldur	x8, [x29, #-208]
  408368:	ldur	x9, [x29, #-216]
  40836c:	add	x10, x9, #0x1
  408370:	stur	x10, [x29, #-216]
  408374:	ldrb	w11, [x8, x9]
  408378:	sturb	w11, [x29, #-189]
  40837c:	cbz	w11, 4083c0 <sqrt@plt+0x68c0>
  408380:	ldr	x8, [sp, #224]
  408384:	ldr	x0, [x8]
  408388:	ldurb	w1, [x29, #-189]
  40838c:	ldr	x9, [sp, #232]
  408390:	ldr	x2, [x9]
  408394:	sub	x3, x29, #0xdc
  408398:	bl	408f14 <sqrt@plt+0x7414>
  40839c:	ldur	w10, [x29, #-220]
  4083a0:	ldur	w11, [x29, #-196]
  4083a4:	add	w10, w10, w11
  4083a8:	ldr	x8, [sp, #232]
  4083ac:	ldr	x9, [x8]
  4083b0:	ldr	w11, [x9, #8]
  4083b4:	add	w10, w11, w10
  4083b8:	str	w10, [x9, #8]
  4083bc:	b	408364 <sqrt@plt+0x6864>
  4083c0:	ldur	x8, [x29, #-208]
  4083c4:	str	x8, [sp, #32]
  4083c8:	cbz	x8, 4083d4 <sqrt@plt+0x68d4>
  4083cc:	ldr	x0, [sp, #32]
  4083d0:	bl	401970 <_ZdaPv@plt>
  4083d4:	b	408458 <sqrt@plt+0x6958>
  4083d8:	bl	405c00 <sqrt@plt+0x4100>
  4083dc:	ldr	x8, [sp, #232]
  4083e0:	ldr	x9, [x8]
  4083e4:	ldr	w10, [x9, #12]
  4083e8:	add	w10, w10, w0
  4083ec:	str	w10, [x9, #12]
  4083f0:	b	408458 <sqrt@plt+0x6958>
  4083f4:	bl	405c00 <sqrt@plt+0x4100>
  4083f8:	ldr	x8, [sp, #232]
  4083fc:	ldr	x9, [x8]
  408400:	str	w0, [x9, #12]
  408404:	b	408458 <sqrt@plt+0x6958>
  408408:	b	408458 <sqrt@plt+0x6958>
  40840c:	bl	4074c8 <sqrt@plt+0x59c8>
  408410:	and	w8, w0, #0x1
  408414:	sturb	w8, [x29, #-13]
  408418:	b	408458 <sqrt@plt+0x6958>
  40841c:	sub	x0, x29, #0xc
  408420:	bl	4088c8 <sqrt@plt+0x6dc8>
  408424:	sub	x8, x29, #0xf0
  408428:	str	w0, [sp, #28]
  40842c:	mov	x0, x8
  408430:	ldr	w1, [sp, #28]
  408434:	str	x8, [sp, #16]
  408438:	bl	40adc0 <sqrt@plt+0x92c0>
  40843c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  408440:	add	x0, x0, #0x481
  408444:	ldr	x1, [sp, #16]
  408448:	ldr	x2, [sp, #240]
  40844c:	ldr	x3, [sp, #240]
  408450:	bl	40b164 <sqrt@plt+0x9664>
  408454:	bl	406948 <sqrt@plt+0x4e48>
  408458:	b	407d64 <sqrt@plt+0x6264>
  40845c:	ldur	x8, [x29, #-256]
  408460:	ldr	w9, [x8]
  408464:	cmp	w9, #0x0
  408468:	cset	w9, le
  40846c:	tbnz	w9, #0, 408494 <sqrt@plt+0x6994>
  408470:	ldr	x8, [sp, #224]
  408474:	ldr	x9, [x8]
  408478:	ldr	x10, [sp, #232]
  40847c:	ldr	x11, [x10]
  408480:	ldr	w1, [x11, #12]
  408484:	ldr	x11, [x9]
  408488:	ldr	x11, [x11, #56]
  40848c:	mov	x0, x9
  408490:	blr	x11
  408494:	ldr	x8, [sp, #224]
  408498:	ldr	x9, [x8]
  40849c:	str	x9, [sp, #8]
  4084a0:	cbz	x9, 4084b8 <sqrt@plt+0x69b8>
  4084a4:	ldr	x8, [sp, #8]
  4084a8:	ldr	x9, [x8]
  4084ac:	ldr	x9, [x9, #8]
  4084b0:	mov	x0, x8
  4084b4:	blr	x9
  4084b8:	mov	x8, xzr
  4084bc:	ldr	x9, [sp, #224]
  4084c0:	str	x8, [x9]
  4084c4:	ldr	x8, [sp, #248]
  4084c8:	ldr	x0, [x8]
  4084cc:	bl	4017e0 <fclose@plt>
  4084d0:	ldurb	w10, [x29, #-13]
  4084d4:	tbnz	w10, #0, 4084f0 <sqrt@plt+0x69f0>
  4084d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  4084dc:	add	x0, x0, #0x49b
  4084e0:	ldr	x1, [sp, #240]
  4084e4:	ldr	x2, [sp, #240]
  4084e8:	ldr	x3, [sp, #240]
  4084ec:	bl	40b164 <sqrt@plt+0x9664>
  4084f0:	bl	405ab0 <sqrt@plt+0x3fb0>
  4084f4:	add	sp, sp, #0x210
  4084f8:	ldr	x28, [sp, #16]
  4084fc:	ldp	x29, x30, [sp], #32
  408500:	ret
  408504:	ldur	x0, [x29, #-48]
  408508:	bl	401a90 <_Unwind_Resume@plt>
  40850c:	sub	sp, sp, #0x10
  408510:	str	x0, [sp, #8]
  408514:	ldr	x8, [sp, #8]
  408518:	str	wzr, [x8]
  40851c:	add	sp, sp, #0x10
  408520:	ret
  408524:	sub	sp, sp, #0x10
  408528:	str	x0, [sp, #8]
  40852c:	ldr	x8, [sp, #8]
  408530:	ldr	w9, [x8]
  408534:	mov	w0, w9
  408538:	add	sp, sp, #0x10
  40853c:	ret
  408540:	sub	sp, sp, #0x10
  408544:	mov	w8, #0x1                   	// #1
  408548:	str	w0, [sp, #12]
  40854c:	ldr	w9, [sp, #12]
  408550:	and	w9, w9, #0x1
  408554:	mov	w10, wzr
  408558:	cmp	w9, #0x1
  40855c:	csel	w8, w8, w10, eq  // eq = none
  408560:	and	w0, w8, #0x1
  408564:	add	sp, sp, #0x10
  408568:	ret
  40856c:	sub	sp, sp, #0x10
  408570:	str	x0, [sp, #8]
  408574:	ldr	x8, [sp, #8]
  408578:	ldr	x0, [x8, #8]
  40857c:	add	sp, sp, #0x10
  408580:	ret
  408584:	sub	sp, sp, #0x10
  408588:	str	x0, [sp, #8]
  40858c:	ldr	x8, [sp, #8]
  408590:	ldr	w0, [x8]
  408594:	add	sp, sp, #0x10
  408598:	ret
  40859c:	sub	sp, sp, #0x30
  4085a0:	stp	x29, x30, [sp, #32]
  4085a4:	add	x29, sp, #0x20
  4085a8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4085ac:	add	x8, x8, #0x4b0
  4085b0:	sub	x0, x29, #0x4
  4085b4:	ldr	x8, [x8]
  4085b8:	str	x0, [sp, #16]
  4085bc:	mov	x0, x8
  4085c0:	bl	4018b0 <getc@plt>
  4085c4:	ldr	x8, [sp, #16]
  4085c8:	str	w0, [sp, #12]
  4085cc:	mov	x0, x8
  4085d0:	ldr	w1, [sp, #12]
  4085d4:	bl	4085ec <sqrt@plt+0x6aec>
  4085d8:	ldur	w9, [x29, #-4]
  4085dc:	mov	w0, w9
  4085e0:	ldp	x29, x30, [sp, #32]
  4085e4:	add	sp, sp, #0x30
  4085e8:	ret
  4085ec:	sub	sp, sp, #0x10
  4085f0:	str	x0, [sp, #8]
  4085f4:	str	w1, [sp, #4]
  4085f8:	ldr	x8, [sp, #8]
  4085fc:	ldr	w9, [sp, #4]
  408600:	str	w9, [x8]
  408604:	add	sp, sp, #0x10
  408608:	ret
  40860c:	sub	sp, sp, #0x20
  408610:	stp	x29, x30, [sp, #16]
  408614:	add	x29, sp, #0x10
  408618:	mov	w1, #0xffffffff            	// #-1
  40861c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  408620:	add	x8, x8, #0x0
  408624:	sub	x9, x29, #0x4
  408628:	stur	w0, [x29, #-4]
  40862c:	mov	x0, x9
  408630:	str	x8, [sp]
  408634:	bl	408918 <sqrt@plt+0x6e18>
  408638:	tbnz	w0, #0, 408640 <sqrt@plt+0x6b40>
  40863c:	b	408684 <sqrt@plt+0x6b84>
  408640:	sub	x0, x29, #0x4
  408644:	bl	408584 <sqrt@plt+0x6a84>
  408648:	str	w0, [sp, #8]
  40864c:	ldr	w0, [sp, #8]
  408650:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408654:	add	x8, x8, #0x4b0
  408658:	ldr	x1, [x8]
  40865c:	bl	401750 <ungetc@plt>
  408660:	mov	w9, #0xffffffff            	// #-1
  408664:	cmp	w0, w9
  408668:	b.ne	408684 <sqrt@plt+0x6b84>  // b.any
  40866c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  408670:	add	x0, x0, #0x4c8
  408674:	ldr	x1, [sp]
  408678:	ldr	x2, [sp]
  40867c:	ldr	x3, [sp]
  408680:	bl	40b1a8 <sqrt@plt+0x96a8>
  408684:	ldp	x29, x30, [sp, #16]
  408688:	add	sp, sp, #0x20
  40868c:	ret
  408690:	sub	sp, sp, #0x30
  408694:	stp	x29, x30, [sp, #32]
  408698:	add	x29, sp, #0x20
  40869c:	mov	w1, #0x20                  	// #32
  4086a0:	sub	x8, x29, #0x4
  4086a4:	sub	x9, x29, #0x8
  4086a8:	stur	w0, [x29, #-4]
  4086ac:	mov	x0, x9
  4086b0:	str	x8, [sp, #8]
  4086b4:	bl	4085ec <sqrt@plt+0x6aec>
  4086b8:	ldur	w10, [x29, #-8]
  4086bc:	mov	w1, w10
  4086c0:	ldr	x0, [sp, #8]
  4086c4:	bl	4088e4 <sqrt@plt+0x6de4>
  4086c8:	mov	w10, #0x1                   	// #1
  4086cc:	str	w10, [sp, #4]
  4086d0:	tbnz	w0, #0, 4086f4 <sqrt@plt+0x6bf4>
  4086d4:	sub	x0, x29, #0xc
  4086d8:	mov	w1, #0x9                   	// #9
  4086dc:	bl	4085ec <sqrt@plt+0x6aec>
  4086e0:	ldur	w8, [x29, #-12]
  4086e4:	mov	w1, w8
  4086e8:	sub	x0, x29, #0x4
  4086ec:	bl	4088e4 <sqrt@plt+0x6de4>
  4086f0:	str	w0, [sp, #4]
  4086f4:	ldr	w8, [sp, #4]
  4086f8:	mov	w9, #0x1                   	// #1
  4086fc:	mov	w10, wzr
  408700:	tst	w8, #0x1
  408704:	csel	w8, w9, w10, ne  // ne = any
  408708:	and	w0, w8, #0x1
  40870c:	ldp	x29, x30, [sp, #32]
  408710:	add	sp, sp, #0x30
  408714:	ret
  408718:	sub	sp, sp, #0x10
  40871c:	str	x0, [sp, #8]
  408720:	strb	w1, [sp, #7]
  408724:	ldr	x8, [sp, #8]
  408728:	ldr	w9, [x8]
  40872c:	ldrb	w10, [sp, #7]
  408730:	mov	w11, #0x1                   	// #1
  408734:	mov	w12, wzr
  408738:	cmp	w9, w10
  40873c:	csel	w9, w11, w12, eq  // eq = none
  408740:	and	w0, w9, #0x1
  408744:	add	sp, sp, #0x10
  408748:	ret
  40874c:	sub	sp, sp, #0x10
  408750:	str	x0, [sp, #8]
  408754:	ldr	x8, [sp, #8]
  408758:	ldr	x8, [x8, #8]
  40875c:	mov	w9, wzr
  408760:	mov	w10, #0x1                   	// #1
  408764:	cmp	x8, #0x0
  408768:	csel	w9, w9, w10, hi  // hi = pmore
  40876c:	and	w0, w9, #0x1
  408770:	add	sp, sp, #0x10
  408774:	ret
  408778:	sub	sp, sp, #0x30
  40877c:	stp	x29, x30, [sp, #32]
  408780:	add	x29, sp, #0x20
  408784:	stur	w1, [x29, #-4]
  408788:	str	x0, [sp, #16]
  40878c:	ldr	x0, [sp, #16]
  408790:	ldur	w8, [x29, #-4]
  408794:	str	w8, [sp, #12]
  408798:	ldr	w8, [sp, #12]
  40879c:	mov	w1, w8
  4087a0:	bl	4088e4 <sqrt@plt+0x6de4>
  4087a4:	eor	w8, w0, #0x1
  4087a8:	and	w0, w8, #0x1
  4087ac:	ldp	x29, x30, [sp, #32]
  4087b0:	add	sp, sp, #0x30
  4087b4:	ret
  4087b8:	sub	sp, sp, #0x30
  4087bc:	stp	x29, x30, [sp, #32]
  4087c0:	add	x29, sp, #0x20
  4087c4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4087c8:	add	x8, x8, #0x0
  4087cc:	stur	x0, [x29, #-8]
  4087d0:	str	x1, [sp, #16]
  4087d4:	ldur	x9, [x29, #-8]
  4087d8:	ldr	x10, [sp, #16]
  4087dc:	ldr	x11, [x9, #8]
  4087e0:	cmp	x10, x11
  4087e4:	str	x8, [sp, #8]
  4087e8:	str	x9, [sp]
  4087ec:	b.cc	408808 <sqrt@plt+0x6d08>  // b.lo, b.ul, b.last
  4087f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  4087f4:	add	x0, x0, #0x4b5
  4087f8:	ldr	x1, [sp, #8]
  4087fc:	ldr	x2, [sp, #8]
  408800:	ldr	x3, [sp, #8]
  408804:	bl	40b1a8 <sqrt@plt+0x96a8>
  408808:	ldr	x8, [sp]
  40880c:	ldr	x9, [x8, #16]
  408810:	ldr	x10, [sp, #16]
  408814:	ldr	w0, [x9, x10, lsl #2]
  408818:	ldp	x29, x30, [sp, #32]
  40881c:	add	sp, sp, #0x30
  408820:	ret
  408824:	sub	sp, sp, #0x10
  408828:	str	x0, [sp, #8]
  40882c:	ldr	x8, [sp, #8]
  408830:	ldr	x0, [x8, #16]
  408834:	add	sp, sp, #0x10
  408838:	ret
  40883c:	sub	sp, sp, #0x10
  408840:	str	x0, [sp, #8]
  408844:	str	w1, [sp, #4]
  408848:	ldr	x8, [sp, #8]
  40884c:	ldr	w9, [x8]
  408850:	ldr	w10, [sp, #4]
  408854:	mov	w11, #0x1                   	// #1
  408858:	mov	w12, wzr
  40885c:	cmp	w9, w10
  408860:	csel	w9, w11, w12, eq  // eq = none
  408864:	and	w0, w9, #0x1
  408868:	add	sp, sp, #0x10
  40886c:	ret
  408870:	sub	sp, sp, #0x10
  408874:	str	x1, [sp, #8]
  408878:	str	x0, [sp]
  40887c:	ldr	x8, [sp]
  408880:	str	wzr, [x8]
  408884:	ldr	x9, [sp, #8]
  408888:	str	x9, [x8, #32]
  40888c:	add	sp, sp, #0x10
  408890:	ret
  408894:	sub	sp, sp, #0x20
  408898:	stp	x29, x30, [sp, #16]
  40889c:	add	x29, sp, #0x10
  4088a0:	str	x0, [sp, #8]
  4088a4:	strb	w1, [sp, #7]
  4088a8:	ldr	x0, [sp, #8]
  4088ac:	ldrb	w1, [sp, #7]
  4088b0:	bl	408718 <sqrt@plt+0x6c18>
  4088b4:	eor	w8, w0, #0x1
  4088b8:	and	w0, w8, #0x1
  4088bc:	ldp	x29, x30, [sp, #16]
  4088c0:	add	sp, sp, #0x20
  4088c4:	ret
  4088c8:	sub	sp, sp, #0x10
  4088cc:	str	x0, [sp, #8]
  4088d0:	ldr	x8, [sp, #8]
  4088d4:	ldr	w9, [x8]
  4088d8:	mov	w0, w9
  4088dc:	add	sp, sp, #0x10
  4088e0:	ret
  4088e4:	sub	sp, sp, #0x10
  4088e8:	str	w1, [sp, #12]
  4088ec:	str	x0, [sp]
  4088f0:	ldr	x8, [sp]
  4088f4:	ldr	w9, [x8]
  4088f8:	ldr	w10, [sp, #12]
  4088fc:	mov	w11, #0x1                   	// #1
  408900:	mov	w12, wzr
  408904:	cmp	w9, w10
  408908:	csel	w9, w11, w12, eq  // eq = none
  40890c:	and	w0, w9, #0x1
  408910:	add	sp, sp, #0x10
  408914:	ret
  408918:	sub	sp, sp, #0x20
  40891c:	stp	x29, x30, [sp, #16]
  408920:	add	x29, sp, #0x10
  408924:	str	x0, [sp, #8]
  408928:	str	w1, [sp, #4]
  40892c:	ldr	x0, [sp, #8]
  408930:	ldr	w1, [sp, #4]
  408934:	bl	40883c <sqrt@plt+0x6d3c>
  408938:	eor	w8, w0, #0x1
  40893c:	and	w0, w8, #0x1
  408940:	ldp	x29, x30, [sp, #16]
  408944:	add	sp, sp, #0x20
  408948:	ret
  40894c:	sub	sp, sp, #0x20
  408950:	str	x0, [sp, #24]
  408954:	str	x1, [sp, #16]
  408958:	str	x2, [sp, #8]
  40895c:	ldr	x8, [sp, #24]
  408960:	ldr	x9, [sp, #16]
  408964:	str	x9, [x8]
  408968:	ldr	x9, [sp, #8]
  40896c:	str	x9, [x8, #8]
  408970:	add	sp, sp, #0x20
  408974:	ret
  408978:	sub	sp, sp, #0x10
  40897c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  408980:	add	x8, x8, #0x4e8
  408984:	add	x8, x8, #0x10
  408988:	mov	x9, xzr
  40898c:	str	x0, [sp, #8]
  408990:	ldr	x10, [sp, #8]
  408994:	str	x8, [x10]
  408998:	str	x9, [x10, #8]
  40899c:	str	x9, [x10, #16]
  4089a0:	str	wzr, [x10, #24]
  4089a4:	add	sp, sp, #0x10
  4089a8:	ret
  4089ac:	sub	sp, sp, #0x50
  4089b0:	stp	x29, x30, [sp, #64]
  4089b4:	add	x29, sp, #0x40
  4089b8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  4089bc:	add	x8, x8, #0x4e8
  4089c0:	add	x8, x8, #0x10
  4089c4:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4089c8:	add	x9, x9, #0x0
  4089cc:	stur	x0, [x29, #-8]
  4089d0:	ldur	x10, [x29, #-8]
  4089d4:	str	x8, [x10]
  4089d8:	ldr	x8, [x10, #16]
  4089dc:	stur	x9, [x29, #-24]
  4089e0:	str	x10, [sp, #32]
  4089e4:	str	x8, [sp, #24]
  4089e8:	cbz	x8, 4089f4 <sqrt@plt+0x6ef4>
  4089ec:	ldr	x0, [sp, #24]
  4089f0:	bl	401970 <_ZdaPv@plt>
  4089f4:	ldr	x8, [sp, #32]
  4089f8:	ldr	x9, [x8, #8]
  4089fc:	cbz	x9, 408a54 <sqrt@plt+0x6f54>
  408a00:	ldr	x8, [sp, #32]
  408a04:	ldr	x9, [x8, #8]
  408a08:	stur	x9, [x29, #-16]
  408a0c:	ldr	x9, [x8, #8]
  408a10:	ldr	x9, [x9, #8]
  408a14:	str	x9, [x8, #8]
  408a18:	ldur	x9, [x29, #-16]
  408a1c:	ldr	x9, [x9]
  408a20:	str	x9, [sp, #16]
  408a24:	cbz	x9, 408a3c <sqrt@plt+0x6f3c>
  408a28:	ldr	x8, [sp, #16]
  408a2c:	ldr	x9, [x8]
  408a30:	ldr	x9, [x9, #8]
  408a34:	mov	x0, x8
  408a38:	blr	x9
  408a3c:	ldur	x8, [x29, #-16]
  408a40:	str	x8, [sp, #8]
  408a44:	cbz	x8, 408a50 <sqrt@plt+0x6f50>
  408a48:	ldr	x0, [sp, #8]
  408a4c:	bl	4139cc <_ZdlPv@@Base>
  408a50:	b	4089f4 <sqrt@plt+0x6ef4>
  408a54:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408a58:	add	x8, x8, #0x328
  408a5c:	ldr	x0, [x8]
  408a60:	bl	401aa0 <ferror@plt>
  408a64:	cbnz	w0, 408a90 <sqrt@plt+0x6f90>
  408a68:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408a6c:	add	x8, x8, #0x328
  408a70:	ldr	x0, [x8]
  408a74:	bl	401930 <fflush@plt>
  408a78:	str	w0, [sp, #4]
  408a7c:	b	408a80 <sqrt@plt+0x6f80>
  408a80:	ldr	w8, [sp, #4]
  408a84:	cmp	w8, #0x0
  408a88:	cset	w9, ge  // ge = tcont
  408a8c:	tbnz	w9, #0, 408aac <sqrt@plt+0x6fac>
  408a90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  408a94:	add	x0, x0, #0x580
  408a98:	ldur	x1, [x29, #-24]
  408a9c:	ldur	x2, [x29, #-24]
  408aa0:	ldur	x3, [x29, #-24]
  408aa4:	bl	40b1a8 <sqrt@plt+0x96a8>
  408aa8:	b	408aac <sqrt@plt+0x6fac>
  408aac:	ldp	x29, x30, [sp, #64]
  408ab0:	add	sp, sp, #0x50
  408ab4:	ret
  408ab8:	bl	40531c <sqrt@plt+0x381c>
  408abc:	sub	sp, sp, #0x10
  408ac0:	str	x0, [sp, #8]
  408ac4:	brk	#0x1
  408ac8:	sub	sp, sp, #0x60
  408acc:	stp	x29, x30, [sp, #80]
  408ad0:	add	x29, sp, #0x50
  408ad4:	mov	w8, #0x64                  	// #100
  408ad8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  408adc:	add	x9, x9, #0x58d
  408ae0:	stur	x0, [x29, #-8]
  408ae4:	stur	w1, [x29, #-12]
  408ae8:	stur	x2, [x29, #-24]
  408aec:	ldur	x10, [x29, #-8]
  408af0:	ldur	w11, [x29, #-12]
  408af4:	cmp	w11, #0x0
  408af8:	cset	w11, ge  // ge = tcont
  408afc:	and	w0, w11, #0x1
  408b00:	mov	w1, w8
  408b04:	mov	x2, x9
  408b08:	str	x10, [sp, #16]
  408b0c:	bl	4094ec <sqrt@plt+0x79ec>
  408b10:	ldur	w8, [x29, #-12]
  408b14:	ldr	x9, [sp, #16]
  408b18:	ldr	w11, [x9, #24]
  408b1c:	cmp	w8, w11
  408b20:	b.lt	408cf8 <sqrt@plt+0x71f8>  // b.tstop
  408b24:	ldr	x8, [sp, #16]
  408b28:	ldr	w9, [x8, #24]
  408b2c:	cbnz	w9, 408bd4 <sqrt@plt+0x70d4>
  408b30:	mov	w8, #0xa                   	// #10
  408b34:	ldr	x9, [sp, #16]
  408b38:	str	w8, [x9, #24]
  408b3c:	ldr	w8, [x9, #24]
  408b40:	ldur	w10, [x29, #-12]
  408b44:	cmp	w8, w10
  408b48:	b.gt	408b5c <sqrt@plt+0x705c>
  408b4c:	ldur	w8, [x29, #-12]
  408b50:	add	w8, w8, #0x1
  408b54:	ldr	x9, [sp, #16]
  408b58:	str	w8, [x9, #24]
  408b5c:	ldr	x8, [sp, #16]
  408b60:	ldrsw	x9, [x8, #24]
  408b64:	mov	x10, #0x8                   	// #8
  408b68:	mul	x11, x9, x10
  408b6c:	umulh	x9, x9, x10
  408b70:	mov	x10, #0xffffffffffffffff    	// #-1
  408b74:	cmp	x9, #0x0
  408b78:	csel	x0, x10, x11, ne  // ne = any
  408b7c:	bl	401710 <_Znam@plt>
  408b80:	ldr	x8, [sp, #16]
  408b84:	str	x0, [x8, #16]
  408b88:	stur	wzr, [x29, #-28]
  408b8c:	ldur	w8, [x29, #-28]
  408b90:	ldr	x9, [sp, #16]
  408b94:	ldr	w10, [x9, #24]
  408b98:	cmp	w8, w10
  408b9c:	b.ge	408bd0 <sqrt@plt+0x70d0>  // b.tcont
  408ba0:	ldr	x8, [sp, #16]
  408ba4:	ldr	x9, [x8, #16]
  408ba8:	ldursw	x10, [x29, #-28]
  408bac:	mov	x11, #0x8                   	// #8
  408bb0:	mul	x10, x11, x10
  408bb4:	add	x9, x9, x10
  408bb8:	mov	x10, xzr
  408bbc:	str	x10, [x9]
  408bc0:	ldur	w8, [x29, #-28]
  408bc4:	add	w8, w8, #0x1
  408bc8:	stur	w8, [x29, #-28]
  408bcc:	b	408b8c <sqrt@plt+0x708c>
  408bd0:	b	408cf8 <sqrt@plt+0x71f8>
  408bd4:	ldr	x8, [sp, #16]
  408bd8:	ldr	x9, [x8, #16]
  408bdc:	str	x9, [sp, #40]
  408be0:	ldr	w10, [x8, #24]
  408be4:	str	w10, [sp, #36]
  408be8:	ldr	w10, [x8, #24]
  408bec:	mov	w11, #0x2                   	// #2
  408bf0:	mul	w10, w10, w11
  408bf4:	str	w10, [x8, #24]
  408bf8:	ldur	w10, [x29, #-12]
  408bfc:	ldr	w11, [x8, #24]
  408c00:	cmp	w10, w11
  408c04:	b.lt	408c18 <sqrt@plt+0x7118>  // b.tstop
  408c08:	ldur	w8, [x29, #-12]
  408c0c:	add	w8, w8, #0x1
  408c10:	ldr	x9, [sp, #16]
  408c14:	str	w8, [x9, #24]
  408c18:	ldr	x8, [sp, #16]
  408c1c:	ldrsw	x9, [x8, #24]
  408c20:	mov	x10, #0x8                   	// #8
  408c24:	mul	x11, x9, x10
  408c28:	umulh	x9, x9, x10
  408c2c:	mov	x10, #0xffffffffffffffff    	// #-1
  408c30:	cmp	x9, #0x0
  408c34:	csel	x0, x10, x11, ne  // ne = any
  408c38:	bl	401710 <_Znam@plt>
  408c3c:	ldr	x8, [sp, #16]
  408c40:	str	x0, [x8, #16]
  408c44:	str	wzr, [sp, #32]
  408c48:	ldr	w8, [sp, #32]
  408c4c:	ldr	w9, [sp, #36]
  408c50:	cmp	w8, w9
  408c54:	b.ge	408c98 <sqrt@plt+0x7198>  // b.tcont
  408c58:	ldr	x8, [sp, #40]
  408c5c:	ldrsw	x9, [sp, #32]
  408c60:	mov	x10, #0x8                   	// #8
  408c64:	mul	x9, x10, x9
  408c68:	add	x8, x8, x9
  408c6c:	ldr	x8, [x8]
  408c70:	ldr	x9, [sp, #16]
  408c74:	ldr	x11, [x9, #16]
  408c78:	ldrsw	x12, [sp, #32]
  408c7c:	mul	x10, x10, x12
  408c80:	add	x10, x11, x10
  408c84:	str	x8, [x10]
  408c88:	ldr	w8, [sp, #32]
  408c8c:	add	w8, w8, #0x1
  408c90:	str	w8, [sp, #32]
  408c94:	b	408c48 <sqrt@plt+0x7148>
  408c98:	ldr	w8, [sp, #36]
  408c9c:	str	w8, [sp, #32]
  408ca0:	ldr	w8, [sp, #32]
  408ca4:	ldr	x9, [sp, #16]
  408ca8:	ldr	w10, [x9, #24]
  408cac:	cmp	w8, w10
  408cb0:	b.ge	408ce4 <sqrt@plt+0x71e4>  // b.tcont
  408cb4:	ldr	x8, [sp, #16]
  408cb8:	ldr	x9, [x8, #16]
  408cbc:	ldrsw	x10, [sp, #32]
  408cc0:	mov	x11, #0x8                   	// #8
  408cc4:	mul	x10, x11, x10
  408cc8:	add	x9, x9, x10
  408ccc:	mov	x10, xzr
  408cd0:	str	x10, [x9]
  408cd4:	ldr	w8, [sp, #32]
  408cd8:	add	w8, w8, #0x1
  408cdc:	str	w8, [sp, #32]
  408ce0:	b	408ca0 <sqrt@plt+0x71a0>
  408ce4:	ldr	x8, [sp, #40]
  408ce8:	str	x8, [sp, #8]
  408cec:	cbz	x8, 408cf8 <sqrt@plt+0x71f8>
  408cf0:	ldr	x0, [sp, #8]
  408cf4:	bl	401970 <_ZdaPv@plt>
  408cf8:	ldur	x1, [x29, #-24]
  408cfc:	ldr	x0, [sp, #16]
  408d00:	bl	408d34 <sqrt@plt+0x7234>
  408d04:	str	x0, [sp, #24]
  408d08:	ldr	x8, [sp, #24]
  408d0c:	ldr	x9, [sp, #16]
  408d10:	ldr	x10, [x9, #16]
  408d14:	ldursw	x11, [x29, #-12]
  408d18:	mov	x12, #0x8                   	// #8
  408d1c:	mul	x11, x12, x11
  408d20:	add	x10, x10, x11
  408d24:	str	x8, [x10]
  408d28:	ldp	x29, x30, [sp, #80]
  408d2c:	add	sp, sp, #0x60
  408d30:	ret
  408d34:	sub	sp, sp, #0x60
  408d38:	stp	x29, x30, [sp, #80]
  408d3c:	add	x29, sp, #0x50
  408d40:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  408d44:	add	x8, x8, #0x0
  408d48:	stur	x0, [x29, #-16]
  408d4c:	stur	x1, [x29, #-24]
  408d50:	ldur	x9, [x29, #-16]
  408d54:	ldr	x10, [x9, #8]
  408d58:	stur	x10, [x29, #-32]
  408d5c:	str	x8, [sp, #16]
  408d60:	str	x9, [sp, #8]
  408d64:	ldur	x8, [x29, #-32]
  408d68:	cbz	x8, 408da4 <sqrt@plt+0x72a4>
  408d6c:	ldur	x8, [x29, #-32]
  408d70:	ldr	x0, [x8]
  408d74:	bl	40ce7c <sqrt@plt+0xb37c>
  408d78:	ldur	x1, [x29, #-24]
  408d7c:	bl	4019b0 <strcmp@plt>
  408d80:	cbnz	w0, 408d94 <sqrt@plt+0x7294>
  408d84:	ldur	x8, [x29, #-32]
  408d88:	ldr	x8, [x8]
  408d8c:	stur	x8, [x29, #-8]
  408d90:	b	408e34 <sqrt@plt+0x7334>
  408d94:	ldur	x8, [x29, #-32]
  408d98:	ldr	x8, [x8, #8]
  408d9c:	stur	x8, [x29, #-32]
  408da0:	b	408d64 <sqrt@plt+0x7264>
  408da4:	ldur	x1, [x29, #-24]
  408da8:	ldr	x8, [sp, #8]
  408dac:	ldr	x9, [x8]
  408db0:	ldr	x9, [x9, #64]
  408db4:	mov	x0, x8
  408db8:	blr	x9
  408dbc:	str	x0, [sp, #40]
  408dc0:	ldr	x8, [sp, #40]
  408dc4:	cbnz	x8, 408de0 <sqrt@plt+0x72e0>
  408dc8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  408dcc:	add	x0, x0, #0x5ac
  408dd0:	ldr	x1, [sp, #16]
  408dd4:	ldr	x2, [sp, #16]
  408dd8:	ldr	x3, [sp, #16]
  408ddc:	bl	40b1a8 <sqrt@plt+0x96a8>
  408de0:	mov	x0, #0x10                  	// #16
  408de4:	bl	4138f4 <_Znwm@@Base>
  408de8:	ldr	x1, [sp, #40]
  408dec:	ldr	x8, [sp, #8]
  408df0:	ldr	x2, [x8, #8]
  408df4:	str	x0, [sp]
  408df8:	adrp	x9, 408000 <sqrt@plt+0x6500>
  408dfc:	add	x9, x9, #0x94c
  408e00:	blr	x9
  408e04:	b	408e08 <sqrt@plt+0x7308>
  408e08:	ldr	x8, [sp]
  408e0c:	ldr	x9, [sp, #8]
  408e10:	str	x8, [x9, #8]
  408e14:	ldr	x10, [sp, #40]
  408e18:	stur	x10, [x29, #-8]
  408e1c:	b	408e34 <sqrt@plt+0x7334>
  408e20:	str	x0, [sp, #32]
  408e24:	str	w1, [sp, #28]
  408e28:	ldr	x0, [sp]
  408e2c:	bl	4139cc <_ZdlPv@@Base>
  408e30:	b	408e44 <sqrt@plt+0x7344>
  408e34:	ldur	x0, [x29, #-8]
  408e38:	ldp	x29, x30, [sp, #80]
  408e3c:	add	sp, sp, #0x60
  408e40:	ret
  408e44:	ldr	x0, [sp, #32]
  408e48:	bl	401a90 <_Unwind_Resume@plt>
  408e4c:	sub	sp, sp, #0x20
  408e50:	stp	x29, x30, [sp, #16]
  408e54:	add	x29, sp, #0x10
  408e58:	mov	x8, xzr
  408e5c:	mov	w9, wzr
  408e60:	str	x0, [sp, #8]
  408e64:	str	x1, [sp]
  408e68:	ldr	x0, [sp]
  408e6c:	mov	x1, x8
  408e70:	mov	w2, w9
  408e74:	bl	40d5b4 <sqrt@plt+0xbab4>
  408e78:	ldp	x29, x30, [sp, #16]
  408e7c:	add	sp, sp, #0x20
  408e80:	ret
  408e84:	sub	sp, sp, #0x10
  408e88:	str	x0, [sp, #8]
  408e8c:	add	sp, sp, #0x10
  408e90:	ret
  408e94:	sub	sp, sp, #0x20
  408e98:	str	x0, [sp, #24]
  408e9c:	str	x1, [sp, #16]
  408ea0:	str	x2, [sp, #8]
  408ea4:	strb	w3, [sp, #7]
  408ea8:	add	sp, sp, #0x20
  408eac:	ret
  408eb0:	sub	sp, sp, #0x20
  408eb4:	str	x0, [sp, #24]
  408eb8:	str	x1, [sp, #16]
  408ebc:	str	x2, [sp, #8]
  408ec0:	strb	w3, [sp, #7]
  408ec4:	add	sp, sp, #0x20
  408ec8:	ret
  408ecc:	sub	sp, sp, #0x30
  408ed0:	str	x0, [sp, #40]
  408ed4:	str	w1, [sp, #36]
  408ed8:	str	x2, [sp, #24]
  408edc:	str	w3, [sp, #20]
  408ee0:	str	x4, [sp, #8]
  408ee4:	add	sp, sp, #0x30
  408ee8:	ret
  408eec:	sub	sp, sp, #0x10
  408ef0:	str	x0, [sp, #8]
  408ef4:	str	x1, [sp]
  408ef8:	add	sp, sp, #0x10
  408efc:	ret
  408f00:	sub	sp, sp, #0x10
  408f04:	str	x0, [sp, #8]
  408f08:	str	x1, [sp]
  408f0c:	add	sp, sp, #0x10
  408f10:	ret
  408f14:	sub	sp, sp, #0x60
  408f18:	stp	x29, x30, [sp, #80]
  408f1c:	add	x29, sp, #0x50
  408f20:	mov	w8, #0x0                   	// #0
  408f24:	mov	x9, xzr
  408f28:	sub	x10, x29, #0x22
  408f2c:	add	x11, sp, #0x28
  408f30:	add	x4, sp, #0x20
  408f34:	stur	x0, [x29, #-8]
  408f38:	sturb	w1, [x29, #-9]
  408f3c:	stur	x2, [x29, #-24]
  408f40:	stur	x3, [x29, #-32]
  408f44:	ldur	x12, [x29, #-8]
  408f48:	ldurb	w13, [x29, #-9]
  408f4c:	sturb	w13, [x29, #-34]
  408f50:	strb	w8, [x10, #1]
  408f54:	ldur	x2, [x29, #-24]
  408f58:	mov	x0, x12
  408f5c:	mov	x1, x10
  408f60:	mov	x3, x11
  408f64:	str	x9, [sp, #16]
  408f68:	str	x12, [sp, #8]
  408f6c:	bl	408fbc <sqrt@plt+0x74bc>
  408f70:	str	x0, [sp, #24]
  408f74:	ldr	x1, [sp, #24]
  408f78:	ldr	x2, [sp, #32]
  408f7c:	ldur	x3, [x29, #-24]
  408f80:	ldr	w4, [sp, #40]
  408f84:	ldr	x9, [sp, #8]
  408f88:	ldr	x10, [x9]
  408f8c:	ldr	x10, [x10, #96]
  408f90:	mov	x0, x9
  408f94:	ldr	x5, [sp, #16]
  408f98:	blr	x10
  408f9c:	ldur	x9, [x29, #-32]
  408fa0:	cbz	x9, 408fb0 <sqrt@plt+0x74b0>
  408fa4:	ldr	w8, [sp, #40]
  408fa8:	ldur	x9, [x29, #-32]
  408fac:	str	w8, [x9]
  408fb0:	ldp	x29, x30, [sp, #80]
  408fb4:	add	sp, sp, #0x60
  408fb8:	ret
  408fbc:	sub	sp, sp, #0x120
  408fc0:	stp	x29, x30, [sp, #256]
  408fc4:	str	x28, [sp, #272]
  408fc8:	add	x29, sp, #0x100
  408fcc:	sub	x8, x29, #0x20
  408fd0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  408fd4:	add	x9, x9, #0x0
  408fd8:	str	x0, [x8, #16]
  408fdc:	str	x1, [x8, #8]
  408fe0:	str	x2, [x8]
  408fe4:	stur	x3, [x29, #-40]
  408fe8:	stur	x4, [x29, #-48]
  408fec:	ldr	x10, [x8, #16]
  408ff0:	ldr	x0, [x8, #8]
  408ff4:	str	x8, [sp, #80]
  408ff8:	str	x9, [sp, #72]
  408ffc:	str	x10, [sp, #64]
  409000:	bl	413590 <sqrt@plt+0x11a90>
  409004:	stur	x0, [x29, #-56]
  409008:	ldr	x8, [sp, #80]
  40900c:	ldr	x9, [x8]
  409010:	ldr	w11, [x9]
  409014:	stur	w11, [x29, #-60]
  409018:	ldur	w11, [x29, #-60]
  40901c:	cmp	w11, #0x0
  409020:	cset	w11, lt  // lt = tstop
  409024:	tbnz	w11, #0, 40903c <sqrt@plt+0x753c>
  409028:	ldur	w8, [x29, #-60]
  40902c:	ldr	x9, [sp, #64]
  409030:	ldr	w10, [x9, #24]
  409034:	cmp	w8, w10
  409038:	b.lt	409078 <sqrt@plt+0x7578>  // b.tstop
  40903c:	ldur	w1, [x29, #-60]
  409040:	sub	x8, x29, #0x50
  409044:	mov	x0, x8
  409048:	str	x8, [sp, #56]
  40904c:	bl	40ad48 <sqrt@plt+0x9248>
  409050:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  409054:	add	x0, x0, #0x5c4
  409058:	ldr	x1, [sp, #56]
  40905c:	ldr	x2, [sp, #72]
  409060:	ldr	x3, [sp, #72]
  409064:	bl	40b0b8 <sqrt@plt+0x95b8>
  409068:	mov	x8, xzr
  40906c:	ldr	x9, [sp, #80]
  409070:	str	x8, [x9, #24]
  409074:	b	409218 <sqrt@plt+0x7718>
  409078:	ldr	x8, [sp, #64]
  40907c:	ldr	x9, [x8, #16]
  409080:	ldursw	x10, [x29, #-60]
  409084:	mov	x11, #0x8                   	// #8
  409088:	mul	x10, x11, x10
  40908c:	add	x9, x9, x10
  409090:	ldr	x9, [x9]
  409094:	ldur	x10, [x29, #-48]
  409098:	str	x9, [x10]
  40909c:	ldur	x9, [x29, #-48]
  4090a0:	ldr	x9, [x9]
  4090a4:	cbnz	x9, 4090e4 <sqrt@plt+0x75e4>
  4090a8:	ldur	w1, [x29, #-60]
  4090ac:	sub	x8, x29, #0x60
  4090b0:	mov	x0, x8
  4090b4:	str	x8, [sp, #48]
  4090b8:	bl	40ad48 <sqrt@plt+0x9248>
  4090bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  4090c0:	add	x0, x0, #0x5db
  4090c4:	ldr	x1, [sp, #48]
  4090c8:	ldr	x2, [sp, #72]
  4090cc:	ldr	x3, [sp, #72]
  4090d0:	bl	40b0b8 <sqrt@plt+0x95b8>
  4090d4:	mov	x8, xzr
  4090d8:	ldr	x9, [sp, #80]
  4090dc:	str	x8, [x9, #24]
  4090e0:	b	409218 <sqrt@plt+0x7718>
  4090e4:	ldur	x8, [x29, #-48]
  4090e8:	ldr	x0, [x8]
  4090ec:	ldur	x1, [x29, #-56]
  4090f0:	bl	40bfd4 <sqrt@plt+0xa4d4>
  4090f4:	cbnz	w0, 4091d8 <sqrt@plt+0x76d8>
  4090f8:	ldr	x8, [sp, #80]
  4090fc:	ldr	x9, [x8, #8]
  409100:	ldrb	w10, [x9]
  409104:	cbz	w10, 409174 <sqrt@plt+0x7674>
  409108:	ldr	x8, [sp, #80]
  40910c:	ldr	x9, [x8, #8]
  409110:	ldrb	w10, [x9, #1]
  409114:	cbnz	w10, 409174 <sqrt@plt+0x7674>
  409118:	ldur	x8, [x29, #-48]
  40911c:	ldr	x0, [x8]
  409120:	bl	40ce7c <sqrt@plt+0xb37c>
  409124:	sub	x8, x29, #0x70
  409128:	str	x0, [sp, #40]
  40912c:	mov	x0, x8
  409130:	ldr	x1, [sp, #40]
  409134:	str	x8, [sp, #32]
  409138:	bl	40ace0 <sqrt@plt+0x91e0>
  40913c:	ldr	x8, [sp, #80]
  409140:	ldr	x9, [x8, #8]
  409144:	ldrb	w1, [x9]
  409148:	add	x9, sp, #0x80
  40914c:	mov	x0, x9
  409150:	str	x9, [sp, #24]
  409154:	bl	40ad98 <sqrt@plt+0x9298>
  409158:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40915c:	add	x0, x0, #0x5f3
  409160:	ldr	x1, [sp, #32]
  409164:	ldr	x2, [sp, #24]
  409168:	ldr	x3, [sp, #72]
  40916c:	bl	40b0b8 <sqrt@plt+0x95b8>
  409170:	b	4091c8 <sqrt@plt+0x76c8>
  409174:	ldur	x8, [x29, #-48]
  409178:	ldr	x0, [x8]
  40917c:	bl	40ce7c <sqrt@plt+0xb37c>
  409180:	add	x8, sp, #0x70
  409184:	str	x0, [sp, #16]
  409188:	mov	x0, x8
  40918c:	ldr	x1, [sp, #16]
  409190:	str	x8, [sp, #8]
  409194:	bl	40ace0 <sqrt@plt+0x91e0>
  409198:	ldr	x8, [sp, #80]
  40919c:	ldr	x1, [x8, #8]
  4091a0:	add	x9, sp, #0x60
  4091a4:	mov	x0, x9
  4091a8:	str	x9, [sp]
  4091ac:	bl	40ace0 <sqrt@plt+0x91e0>
  4091b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  4091b4:	add	x0, x0, #0x623
  4091b8:	ldr	x1, [sp, #8]
  4091bc:	ldr	x2, [sp]
  4091c0:	ldr	x3, [sp, #72]
  4091c4:	bl	40b0b8 <sqrt@plt+0x95b8>
  4091c8:	mov	x8, xzr
  4091cc:	ldr	x9, [sp, #80]
  4091d0:	str	x8, [x9, #24]
  4091d4:	b	409218 <sqrt@plt+0x7718>
  4091d8:	ldur	x8, [x29, #-48]
  4091dc:	ldr	x0, [x8]
  4091e0:	ldur	x1, [x29, #-56]
  4091e4:	ldr	x8, [sp, #80]
  4091e8:	ldr	x9, [x8]
  4091ec:	ldr	w2, [x9, #4]
  4091f0:	bl	40c1b8 <sqrt@plt+0xa6b8>
  4091f4:	str	w0, [sp, #92]
  4091f8:	ldur	x8, [x29, #-40]
  4091fc:	cbz	x8, 40920c <sqrt@plt+0x770c>
  409200:	ldr	w8, [sp, #92]
  409204:	ldur	x9, [x29, #-40]
  409208:	str	w8, [x9]
  40920c:	ldur	x8, [x29, #-56]
  409210:	ldr	x9, [sp, #80]
  409214:	str	x8, [x9, #24]
  409218:	ldr	x8, [sp, #80]
  40921c:	ldr	x0, [x8, #24]
  409220:	ldr	x28, [sp, #272]
  409224:	ldp	x29, x30, [sp, #256]
  409228:	add	sp, sp, #0x120
  40922c:	ret
  409230:	sub	sp, sp, #0x50
  409234:	stp	x29, x30, [sp, #64]
  409238:	add	x29, sp, #0x40
  40923c:	add	x4, sp, #0x18
  409240:	add	x8, sp, #0x14
  409244:	stur	x0, [x29, #-8]
  409248:	stur	x1, [x29, #-16]
  40924c:	stur	x2, [x29, #-24]
  409250:	str	x3, [sp, #32]
  409254:	ldur	x9, [x29, #-8]
  409258:	ldur	x1, [x29, #-16]
  40925c:	ldur	x2, [x29, #-24]
  409260:	mov	x0, x9
  409264:	mov	x3, x8
  409268:	str	x9, [sp]
  40926c:	bl	408fbc <sqrt@plt+0x74bc>
  409270:	str	x0, [sp, #8]
  409274:	ldr	x8, [sp, #8]
  409278:	cbz	x8, 4092b8 <sqrt@plt+0x77b8>
  40927c:	ldr	x1, [sp, #8]
  409280:	ldr	x2, [sp, #24]
  409284:	ldur	x3, [x29, #-24]
  409288:	ldr	w4, [sp, #20]
  40928c:	ldur	x5, [x29, #-16]
  409290:	ldr	x8, [sp]
  409294:	ldr	x9, [x8]
  409298:	ldr	x9, [x9, #96]
  40929c:	mov	x0, x8
  4092a0:	blr	x9
  4092a4:	ldr	x8, [sp, #32]
  4092a8:	cbz	x8, 4092b8 <sqrt@plt+0x77b8>
  4092ac:	ldr	w8, [sp, #20]
  4092b0:	ldr	x9, [sp, #32]
  4092b4:	str	w8, [x9]
  4092b8:	ldp	x29, x30, [sp, #64]
  4092bc:	add	sp, sp, #0x50
  4092c0:	ret
  4092c4:	sub	sp, sp, #0xd0
  4092c8:	stp	x29, x30, [sp, #192]
  4092cc:	add	x29, sp, #0xc0
  4092d0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4092d4:	add	x8, x8, #0x0
  4092d8:	stur	x0, [x29, #-8]
  4092dc:	stur	w1, [x29, #-12]
  4092e0:	stur	x2, [x29, #-24]
  4092e4:	stur	x3, [x29, #-32]
  4092e8:	ldur	x9, [x29, #-8]
  4092ec:	ldur	w0, [x29, #-12]
  4092f0:	str	x8, [sp, #56]
  4092f4:	str	x9, [sp, #48]
  4092f8:	bl	413560 <sqrt@plt+0x11a60>
  4092fc:	stur	x0, [x29, #-40]
  409300:	ldur	x8, [x29, #-24]
  409304:	ldr	w10, [x8]
  409308:	stur	w10, [x29, #-44]
  40930c:	ldur	w10, [x29, #-44]
  409310:	cmp	w10, #0x0
  409314:	cset	w10, lt  // lt = tstop
  409318:	tbnz	w10, #0, 409330 <sqrt@plt+0x7830>
  40931c:	ldur	w8, [x29, #-44]
  409320:	ldr	x9, [sp, #48]
  409324:	ldr	w10, [x9, #24]
  409328:	cmp	w8, w10
  40932c:	b.lt	409360 <sqrt@plt+0x7860>  // b.tstop
  409330:	ldur	w1, [x29, #-44]
  409334:	sub	x8, x29, #0x40
  409338:	mov	x0, x8
  40933c:	str	x8, [sp, #40]
  409340:	bl	40ad48 <sqrt@plt+0x9248>
  409344:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  409348:	add	x0, x0, #0x5c4
  40934c:	ldr	x1, [sp, #40]
  409350:	ldr	x2, [sp, #56]
  409354:	ldr	x3, [sp, #56]
  409358:	bl	40b0b8 <sqrt@plt+0x95b8>
  40935c:	b	409470 <sqrt@plt+0x7970>
  409360:	ldr	x8, [sp, #48]
  409364:	ldr	x9, [x8, #16]
  409368:	ldursw	x10, [x29, #-44]
  40936c:	mov	x11, #0x8                   	// #8
  409370:	mul	x10, x11, x10
  409374:	add	x9, x9, x10
  409378:	ldr	x9, [x9]
  40937c:	stur	x9, [x29, #-72]
  409380:	ldur	x9, [x29, #-72]
  409384:	cbnz	x9, 4093b8 <sqrt@plt+0x78b8>
  409388:	ldur	w1, [x29, #-44]
  40938c:	sub	x8, x29, #0x58
  409390:	mov	x0, x8
  409394:	str	x8, [sp, #32]
  409398:	bl	40ad48 <sqrt@plt+0x9248>
  40939c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  4093a0:	add	x0, x0, #0x5db
  4093a4:	ldr	x1, [sp, #32]
  4093a8:	ldr	x2, [sp, #56]
  4093ac:	ldr	x3, [sp, #56]
  4093b0:	bl	40b0b8 <sqrt@plt+0x95b8>
  4093b4:	b	409470 <sqrt@plt+0x7970>
  4093b8:	ldur	x0, [x29, #-72]
  4093bc:	ldur	x1, [x29, #-40]
  4093c0:	bl	40bfd4 <sqrt@plt+0xa4d4>
  4093c4:	cbnz	w0, 409418 <sqrt@plt+0x7918>
  4093c8:	ldur	x0, [x29, #-72]
  4093cc:	bl	40ce7c <sqrt@plt+0xb37c>
  4093d0:	add	x8, sp, #0x58
  4093d4:	str	x0, [sp, #24]
  4093d8:	mov	x0, x8
  4093dc:	ldr	x1, [sp, #24]
  4093e0:	str	x8, [sp, #16]
  4093e4:	bl	40ace0 <sqrt@plt+0x91e0>
  4093e8:	ldur	w1, [x29, #-12]
  4093ec:	add	x8, sp, #0x48
  4093f0:	mov	x0, x8
  4093f4:	str	x8, [sp, #8]
  4093f8:	bl	40ad48 <sqrt@plt+0x9248>
  4093fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  409400:	add	x0, x0, #0x655
  409404:	ldr	x1, [sp, #16]
  409408:	ldr	x2, [sp, #8]
  40940c:	ldr	x3, [sp, #56]
  409410:	bl	40b0b8 <sqrt@plt+0x95b8>
  409414:	b	409470 <sqrt@plt+0x7970>
  409418:	ldur	x0, [x29, #-72]
  40941c:	ldur	x1, [x29, #-40]
  409420:	ldur	x8, [x29, #-24]
  409424:	ldr	w2, [x8, #4]
  409428:	bl	40c1b8 <sqrt@plt+0xa6b8>
  40942c:	str	w0, [sp, #68]
  409430:	ldur	x8, [x29, #-32]
  409434:	cbz	x8, 409444 <sqrt@plt+0x7944>
  409438:	ldr	w8, [sp, #68]
  40943c:	ldur	x9, [x29, #-32]
  409440:	str	w8, [x9]
  409444:	ldur	x1, [x29, #-40]
  409448:	ldur	x2, [x29, #-72]
  40944c:	ldur	x3, [x29, #-24]
  409450:	ldr	w4, [sp, #68]
  409454:	ldr	x8, [sp, #48]
  409458:	ldr	x9, [x8]
  40945c:	ldr	x9, [x9, #96]
  409460:	mov	x0, x8
  409464:	mov	x10, xzr
  409468:	mov	x5, x10
  40946c:	blr	x9
  409470:	ldp	x29, x30, [sp, #192]
  409474:	add	sp, sp, #0xd0
  409478:	ret
  40947c:	sub	sp, sp, #0x20
  409480:	str	x0, [sp, #16]
  409484:	str	w1, [sp, #12]
  409488:	ldr	x8, [sp, #16]
  40948c:	ldr	w9, [sp, #12]
  409490:	cmp	w9, #0x0
  409494:	cset	w9, lt  // lt = tstop
  409498:	str	x8, [sp]
  40949c:	tbnz	w9, #0, 4094d8 <sqrt@plt+0x79d8>
  4094a0:	ldr	w8, [sp, #12]
  4094a4:	ldr	x9, [sp]
  4094a8:	ldr	w10, [x9, #24]
  4094ac:	cmp	w8, w10
  4094b0:	b.ge	4094d8 <sqrt@plt+0x79d8>  // b.tcont
  4094b4:	ldr	x8, [sp]
  4094b8:	ldr	x9, [x8, #16]
  4094bc:	ldrsw	x10, [sp, #12]
  4094c0:	mov	x11, #0x8                   	// #8
  4094c4:	mul	x10, x11, x10
  4094c8:	add	x9, x9, x10
  4094cc:	ldr	x9, [x9]
  4094d0:	str	x9, [sp, #24]
  4094d4:	b	4094e0 <sqrt@plt+0x79e0>
  4094d8:	mov	x8, xzr
  4094dc:	str	x8, [sp, #24]
  4094e0:	ldr	x0, [sp, #24]
  4094e4:	add	sp, sp, #0x20
  4094e8:	ret
  4094ec:	sub	sp, sp, #0x20
  4094f0:	stp	x29, x30, [sp, #16]
  4094f4:	add	x29, sp, #0x10
  4094f8:	stur	w0, [x29, #-4]
  4094fc:	str	w1, [sp, #8]
  409500:	str	x2, [sp]
  409504:	ldur	w8, [x29, #-4]
  409508:	cbnz	w8, 409518 <sqrt@plt+0x7a18>
  40950c:	ldr	w0, [sp, #8]
  409510:	ldr	x1, [sp]
  409514:	bl	409524 <sqrt@plt+0x7a24>
  409518:	ldp	x29, x30, [sp, #16]
  40951c:	add	sp, sp, #0x20
  409520:	ret
  409524:	sub	sp, sp, #0x30
  409528:	stp	x29, x30, [sp, #32]
  40952c:	add	x29, sp, #0x20
  409530:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  409534:	add	x8, x8, #0x518
  409538:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40953c:	add	x9, x9, #0x330
  409540:	stur	w0, [x29, #-4]
  409544:	str	x1, [sp, #16]
  409548:	ldr	x8, [x8]
  40954c:	str	x9, [sp, #8]
  409550:	cbz	x8, 409574 <sqrt@plt+0x7a74>
  409554:	ldr	x8, [sp, #8]
  409558:	ldr	x0, [x8]
  40955c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  409560:	add	x9, x9, #0x518
  409564:	ldr	x2, [x9]
  409568:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40956c:	add	x1, x1, #0x686
  409570:	bl	401790 <fprintf@plt>
  409574:	ldr	x8, [sp, #8]
  409578:	ldr	x0, [x8]
  40957c:	ldur	w2, [x29, #-4]
  409580:	ldr	x3, [sp, #16]
  409584:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  409588:	add	x1, x1, #0x68b
  40958c:	bl	401790 <fprintf@plt>
  409590:	ldr	x8, [sp, #8]
  409594:	ldr	x9, [x8]
  409598:	mov	x0, x9
  40959c:	bl	401930 <fflush@plt>
  4095a0:	bl	401a20 <abort@plt>
  4095a4:	sub	sp, sp, #0x30
  4095a8:	stp	x29, x30, [sp, #32]
  4095ac:	add	x29, sp, #0x20
  4095b0:	stur	x0, [x29, #-8]
  4095b4:	str	x1, [sp, #16]
  4095b8:	ldur	x8, [x29, #-8]
  4095bc:	add	x0, x8, #0x20
  4095c0:	str	x8, [sp, #8]
  4095c4:	bl	40a7a0 <sqrt@plt+0x8ca0>
  4095c8:	ldr	x8, [sp, #16]
  4095cc:	ldr	x8, [x8, #32]
  4095d0:	ldr	x9, [sp, #8]
  4095d4:	str	x8, [x9, #32]
  4095d8:	ldr	x8, [sp, #16]
  4095dc:	ldr	w10, [x8]
  4095e0:	str	w10, [x9]
  4095e4:	ldr	x8, [sp, #16]
  4095e8:	ldr	w10, [x8, #4]
  4095ec:	str	w10, [x9, #4]
  4095f0:	ldr	x8, [sp, #16]
  4095f4:	ldr	w10, [x8, #8]
  4095f8:	str	w10, [x9, #8]
  4095fc:	ldr	x8, [sp, #16]
  409600:	ldr	w10, [x8, #12]
  409604:	str	w10, [x9, #12]
  409608:	ldr	x8, [sp, #16]
  40960c:	ldr	w10, [x8, #16]
  409610:	str	w10, [x9, #16]
  409614:	ldp	x29, x30, [sp, #32]
  409618:	add	sp, sp, #0x30
  40961c:	ret
  409620:	sub	sp, sp, #0x10
  409624:	str	x0, [sp, #8]
  409628:	add	sp, sp, #0x10
  40962c:	ret
  409630:	sub	sp, sp, #0x30
  409634:	str	x0, [sp, #32]
  409638:	str	x1, [sp, #24]
  40963c:	ldr	x8, [sp, #32]
  409640:	ldr	w9, [x8]
  409644:	ldr	x10, [sp, #24]
  409648:	ldr	w11, [x10]
  40964c:	cmp	w9, w11
  409650:	str	x8, [sp, #16]
  409654:	b.eq	409660 <sqrt@plt+0x7b60>  // b.none
  409658:	str	wzr, [sp, #44]
  40965c:	b	4097d8 <sqrt@plt+0x7cd8>
  409660:	ldr	x8, [sp, #16]
  409664:	ldr	w9, [x8]
  409668:	subs	w9, w9, #0x0
  40966c:	mov	w10, w9
  409670:	ubfx	x10, x10, #0, #32
  409674:	cmp	x10, #0x4
  409678:	str	x10, [sp, #8]
  40967c:	b.hi	4097d0 <sqrt@plt+0x7cd0>  // b.pmore
  409680:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  409684:	add	x8, x8, #0x6b4
  409688:	ldr	x11, [sp, #8]
  40968c:	ldrsw	x10, [x8, x11, lsl #2]
  409690:	add	x9, x8, x10
  409694:	br	x9
  409698:	b	4097d0 <sqrt@plt+0x7cd0>
  40969c:	ldr	x8, [sp, #16]
  4096a0:	ldr	w9, [x8, #4]
  4096a4:	ldr	x10, [sp, #24]
  4096a8:	ldr	w11, [x10, #4]
  4096ac:	cmp	w9, w11
  4096b0:	b.ne	4096e4 <sqrt@plt+0x7be4>  // b.any
  4096b4:	ldr	x8, [sp, #16]
  4096b8:	ldr	w9, [x8, #8]
  4096bc:	ldr	x10, [sp, #24]
  4096c0:	ldr	w11, [x10, #8]
  4096c4:	cmp	w9, w11
  4096c8:	b.ne	4096e4 <sqrt@plt+0x7be4>  // b.any
  4096cc:	ldr	x8, [sp, #16]
  4096d0:	ldr	w9, [x8, #12]
  4096d4:	ldr	x10, [sp, #24]
  4096d8:	ldr	w11, [x10, #12]
  4096dc:	cmp	w9, w11
  4096e0:	b.eq	4096ec <sqrt@plt+0x7bec>  // b.none
  4096e4:	str	wzr, [sp, #44]
  4096e8:	b	4097d8 <sqrt@plt+0x7cd8>
  4096ec:	b	4097d0 <sqrt@plt+0x7cd0>
  4096f0:	ldr	x8, [sp, #16]
  4096f4:	ldr	w9, [x8, #4]
  4096f8:	ldr	x10, [sp, #24]
  4096fc:	ldr	w11, [x10, #4]
  409700:	cmp	w9, w11
  409704:	b.ne	409750 <sqrt@plt+0x7c50>  // b.any
  409708:	ldr	x8, [sp, #16]
  40970c:	ldr	w9, [x8, #8]
  409710:	ldr	x10, [sp, #24]
  409714:	ldr	w11, [x10, #8]
  409718:	cmp	w9, w11
  40971c:	b.ne	409750 <sqrt@plt+0x7c50>  // b.any
  409720:	ldr	x8, [sp, #16]
  409724:	ldr	w9, [x8, #12]
  409728:	ldr	x10, [sp, #24]
  40972c:	ldr	w11, [x10, #12]
  409730:	cmp	w9, w11
  409734:	b.ne	409750 <sqrt@plt+0x7c50>  // b.any
  409738:	ldr	x8, [sp, #16]
  40973c:	ldr	w9, [x8, #16]
  409740:	ldr	x10, [sp, #24]
  409744:	ldr	w11, [x10, #16]
  409748:	cmp	w9, w11
  40974c:	b.eq	409758 <sqrt@plt+0x7c58>  // b.none
  409750:	str	wzr, [sp, #44]
  409754:	b	4097d8 <sqrt@plt+0x7cd8>
  409758:	b	4097d0 <sqrt@plt+0x7cd0>
  40975c:	ldr	x8, [sp, #16]
  409760:	ldr	w9, [x8, #4]
  409764:	ldr	x10, [sp, #24]
  409768:	ldr	w11, [x10, #4]
  40976c:	cmp	w9, w11
  409770:	b.eq	40977c <sqrt@plt+0x7c7c>  // b.none
  409774:	str	wzr, [sp, #44]
  409778:	b	4097d8 <sqrt@plt+0x7cd8>
  40977c:	b	4097d0 <sqrt@plt+0x7cd0>
  409780:	ldr	x8, [sp, #16]
  409784:	ldr	w9, [x8, #4]
  409788:	ldr	x10, [sp, #24]
  40978c:	ldr	w11, [x10, #4]
  409790:	cmp	w9, w11
  409794:	b.ne	4097c8 <sqrt@plt+0x7cc8>  // b.any
  409798:	ldr	x8, [sp, #16]
  40979c:	ldr	w9, [x8, #8]
  4097a0:	ldr	x10, [sp, #24]
  4097a4:	ldr	w11, [x10, #8]
  4097a8:	cmp	w9, w11
  4097ac:	b.ne	4097c8 <sqrt@plt+0x7cc8>  // b.any
  4097b0:	ldr	x8, [sp, #16]
  4097b4:	ldr	w9, [x8, #12]
  4097b8:	ldr	x10, [sp, #24]
  4097bc:	ldr	w11, [x10, #12]
  4097c0:	cmp	w9, w11
  4097c4:	b.eq	4097d0 <sqrt@plt+0x7cd0>  // b.none
  4097c8:	str	wzr, [sp, #44]
  4097cc:	b	4097d8 <sqrt@plt+0x7cd8>
  4097d0:	mov	w8, #0x1                   	// #1
  4097d4:	str	w8, [sp, #44]
  4097d8:	ldr	w0, [sp, #44]
  4097dc:	add	sp, sp, #0x30
  4097e0:	ret
  4097e4:	sub	sp, sp, #0x20
  4097e8:	stp	x29, x30, [sp, #16]
  4097ec:	add	x29, sp, #0x10
  4097f0:	str	x0, [sp, #8]
  4097f4:	str	x1, [sp]
  4097f8:	ldr	x0, [sp, #8]
  4097fc:	ldr	x1, [sp]
  409800:	bl	409630 <sqrt@plt+0x7b30>
  409804:	cmp	w0, #0x0
  409808:	cset	w8, ne  // ne = any
  40980c:	eor	w8, w8, #0x1
  409810:	and	w0, w8, #0x1
  409814:	ldp	x29, x30, [sp, #16]
  409818:	add	sp, sp, #0x20
  40981c:	ret
  409820:	sub	sp, sp, #0x10
  409824:	str	x0, [sp, #8]
  409828:	str	x1, [sp]
  40982c:	ldr	x8, [sp, #8]
  409830:	ldr	w9, [x8, #4]
  409834:	ldr	x10, [sp]
  409838:	str	w9, [x10]
  40983c:	ldr	w9, [x8, #8]
  409840:	ldr	x10, [sp]
  409844:	str	w9, [x10, #4]
  409848:	ldr	w9, [x8, #12]
  40984c:	ldr	x10, [sp]
  409850:	str	w9, [x10, #8]
  409854:	ldr	w9, [x8, #16]
  409858:	ldr	x10, [sp]
  40985c:	str	w9, [x10, #12]
  409860:	ldr	w0, [x8]
  409864:	add	sp, sp, #0x10
  409868:	ret
  40986c:	sub	sp, sp, #0x10
  409870:	str	x0, [sp, #8]
  409874:	ldr	x8, [sp, #8]
  409878:	str	wzr, [x8]
  40987c:	add	sp, sp, #0x10
  409880:	ret
  409884:	sub	sp, sp, #0x30
  409888:	stp	x29, x30, [sp, #32]
  40988c:	add	x29, sp, #0x20
  409890:	mov	w8, #0x3                   	// #3
  409894:	mov	w9, #0xffff                	// #65535
  409898:	stur	x0, [x29, #-8]
  40989c:	stur	w1, [x29, #-12]
  4098a0:	str	w2, [sp, #16]
  4098a4:	str	w3, [sp, #12]
  4098a8:	ldur	x10, [x29, #-8]
  4098ac:	str	w8, [x10]
  4098b0:	ldur	w1, [x29, #-12]
  4098b4:	mov	w0, w9
  4098b8:	str	w9, [sp, #8]
  4098bc:	str	x10, [sp]
  4098c0:	bl	409900 <sqrt@plt+0x7e00>
  4098c4:	ldr	x10, [sp]
  4098c8:	str	w0, [x10, #4]
  4098cc:	ldr	w1, [sp, #16]
  4098d0:	ldr	w0, [sp, #8]
  4098d4:	bl	409900 <sqrt@plt+0x7e00>
  4098d8:	ldr	x10, [sp]
  4098dc:	str	w0, [x10, #8]
  4098e0:	ldr	w1, [sp, #12]
  4098e4:	ldr	w0, [sp, #8]
  4098e8:	bl	409900 <sqrt@plt+0x7e00>
  4098ec:	ldr	x10, [sp]
  4098f0:	str	w0, [x10, #12]
  4098f4:	ldp	x29, x30, [sp, #32]
  4098f8:	add	sp, sp, #0x30
  4098fc:	ret
  409900:	sub	sp, sp, #0x10
  409904:	str	w0, [sp, #8]
  409908:	str	w1, [sp, #4]
  40990c:	ldr	w8, [sp, #8]
  409910:	ldr	w9, [sp, #4]
  409914:	cmp	w8, w9
  409918:	b.cs	409928 <sqrt@plt+0x7e28>  // b.hs, b.nlast
  40991c:	ldr	w8, [sp, #8]
  409920:	str	w8, [sp, #12]
  409924:	b	409930 <sqrt@plt+0x7e30>
  409928:	ldr	w8, [sp, #4]
  40992c:	str	w8, [sp, #12]
  409930:	ldr	w0, [sp, #12]
  409934:	add	sp, sp, #0x10
  409938:	ret
  40993c:	sub	sp, sp, #0x30
  409940:	stp	x29, x30, [sp, #32]
  409944:	add	x29, sp, #0x20
  409948:	mov	w8, #0x1                   	// #1
  40994c:	mov	w9, #0xffff                	// #65535
  409950:	stur	x0, [x29, #-8]
  409954:	stur	w1, [x29, #-12]
  409958:	str	w2, [sp, #16]
  40995c:	str	w3, [sp, #12]
  409960:	ldur	x10, [x29, #-8]
  409964:	str	w8, [x10]
  409968:	ldur	w1, [x29, #-12]
  40996c:	mov	w0, w9
  409970:	str	w9, [sp, #8]
  409974:	str	x10, [sp]
  409978:	bl	409900 <sqrt@plt+0x7e00>
  40997c:	ldr	x10, [sp]
  409980:	str	w0, [x10, #4]
  409984:	ldr	w1, [sp, #16]
  409988:	ldr	w0, [sp, #8]
  40998c:	bl	409900 <sqrt@plt+0x7e00>
  409990:	ldr	x10, [sp]
  409994:	str	w0, [x10, #8]
  409998:	ldr	w1, [sp, #12]
  40999c:	ldr	w0, [sp, #8]
  4099a0:	bl	409900 <sqrt@plt+0x7e00>
  4099a4:	ldr	x10, [sp]
  4099a8:	str	w0, [x10, #12]
  4099ac:	ldp	x29, x30, [sp, #32]
  4099b0:	add	sp, sp, #0x30
  4099b4:	ret
  4099b8:	sub	sp, sp, #0x40
  4099bc:	stp	x29, x30, [sp, #48]
  4099c0:	add	x29, sp, #0x30
  4099c4:	mov	w8, #0x2                   	// #2
  4099c8:	mov	w9, #0xffff                	// #65535
  4099cc:	stur	x0, [x29, #-8]
  4099d0:	stur	w1, [x29, #-12]
  4099d4:	stur	w2, [x29, #-16]
  4099d8:	stur	w3, [x29, #-20]
  4099dc:	str	w4, [sp, #24]
  4099e0:	ldur	x10, [x29, #-8]
  4099e4:	str	w8, [x10]
  4099e8:	ldur	w1, [x29, #-12]
  4099ec:	mov	w0, w9
  4099f0:	str	w9, [sp, #20]
  4099f4:	str	x10, [sp, #8]
  4099f8:	bl	409900 <sqrt@plt+0x7e00>
  4099fc:	ldr	x10, [sp, #8]
  409a00:	str	w0, [x10, #4]
  409a04:	ldur	w1, [x29, #-16]
  409a08:	ldr	w0, [sp, #20]
  409a0c:	bl	409900 <sqrt@plt+0x7e00>
  409a10:	ldr	x10, [sp, #8]
  409a14:	str	w0, [x10, #8]
  409a18:	ldur	w1, [x29, #-20]
  409a1c:	ldr	w0, [sp, #20]
  409a20:	bl	409900 <sqrt@plt+0x7e00>
  409a24:	ldr	x10, [sp, #8]
  409a28:	str	w0, [x10, #12]
  409a2c:	ldr	w1, [sp, #24]
  409a30:	ldr	w0, [sp, #20]
  409a34:	bl	409900 <sqrt@plt+0x7e00>
  409a38:	ldr	x10, [sp, #8]
  409a3c:	str	w0, [x10, #16]
  409a40:	ldp	x29, x30, [sp, #48]
  409a44:	add	sp, sp, #0x40
  409a48:	ret
  409a4c:	sub	sp, sp, #0x30
  409a50:	stp	x29, x30, [sp, #32]
  409a54:	add	x29, sp, #0x20
  409a58:	mov	w8, #0x4                   	// #4
  409a5c:	mov	w9, #0xffff                	// #65535
  409a60:	stur	x0, [x29, #-8]
  409a64:	stur	w1, [x29, #-12]
  409a68:	ldur	x10, [x29, #-8]
  409a6c:	str	w8, [x10]
  409a70:	ldur	w1, [x29, #-12]
  409a74:	mov	w0, w9
  409a78:	str	x10, [sp, #8]
  409a7c:	bl	409900 <sqrt@plt+0x7e00>
  409a80:	ldr	x10, [sp, #8]
  409a84:	str	w0, [x10, #4]
  409a88:	ldp	x29, x30, [sp, #32]
  409a8c:	add	sp, sp, #0x30
  409a90:	ret
  409a94:	sub	sp, sp, #0x60
  409a98:	stp	x29, x30, [sp, #80]
  409a9c:	add	x29, sp, #0x50
  409aa0:	mov	x8, #0x2                   	// #2
  409aa4:	stur	x0, [x29, #-16]
  409aa8:	stur	w1, [x29, #-20]
  409aac:	stur	x2, [x29, #-32]
  409ab0:	str	x3, [sp, #40]
  409ab4:	ldur	x9, [x29, #-16]
  409ab8:	str	x8, [sp, #32]
  409abc:	ldur	w10, [x29, #-20]
  409ac0:	str	w10, [x9]
  409ac4:	ldur	x8, [x29, #-32]
  409ac8:	str	x8, [sp, #24]
  409acc:	ldr	x8, [sp, #24]
  409ad0:	add	x8, x8, #0x1
  409ad4:	str	x8, [sp, #24]
  409ad8:	ldr	x8, [sp, #24]
  409adc:	ldrb	w10, [x8]
  409ae0:	cmp	w10, #0x23
  409ae4:	str	x9, [sp, #8]
  409ae8:	b.ne	409b00 <sqrt@plt+0x8000>  // b.any
  409aec:	mov	x8, #0x4                   	// #4
  409af0:	str	x8, [sp, #32]
  409af4:	ldr	x8, [sp, #24]
  409af8:	add	x8, x8, #0x1
  409afc:	str	x8, [sp, #24]
  409b00:	str	xzr, [sp, #16]
  409b04:	ldr	x8, [sp, #16]
  409b08:	ldr	x9, [sp, #40]
  409b0c:	cmp	x8, x9
  409b10:	b.cs	409b98 <sqrt@plt+0x8098>  // b.hs, b.nlast
  409b14:	mov	x8, #0x4                   	// #4
  409b18:	ldr	x9, [sp, #8]
  409b1c:	add	x10, x9, #0x4
  409b20:	ldr	x11, [sp, #16]
  409b24:	mul	x8, x8, x11
  409b28:	add	x0, x10, x8
  409b2c:	ldr	x1, [sp, #24]
  409b30:	ldr	x2, [sp, #32]
  409b34:	bl	409bb0 <sqrt@plt+0x80b0>
  409b38:	cbnz	w0, 409b44 <sqrt@plt+0x8044>
  409b3c:	stur	wzr, [x29, #-4]
  409b40:	b	409ba0 <sqrt@plt+0x80a0>
  409b44:	ldr	x8, [sp, #32]
  409b48:	cmp	x8, #0x2
  409b4c:	b.ne	409b78 <sqrt@plt+0x8078>  // b.any
  409b50:	mov	x8, #0x4                   	// #4
  409b54:	ldr	x9, [sp, #8]
  409b58:	add	x10, x9, #0x4
  409b5c:	ldr	x11, [sp, #16]
  409b60:	mul	x8, x8, x11
  409b64:	add	x8, x10, x8
  409b68:	ldr	w12, [x8]
  409b6c:	mov	w13, #0x101                 	// #257
  409b70:	mul	w12, w12, w13
  409b74:	str	w12, [x8]
  409b78:	ldr	x8, [sp, #32]
  409b7c:	ldr	x9, [sp, #24]
  409b80:	add	x8, x9, x8
  409b84:	str	x8, [sp, #24]
  409b88:	ldr	x8, [sp, #16]
  409b8c:	add	x8, x8, #0x1
  409b90:	str	x8, [sp, #16]
  409b94:	b	409b04 <sqrt@plt+0x8004>
  409b98:	mov	w8, #0x1                   	// #1
  409b9c:	stur	w8, [x29, #-4]
  409ba0:	ldur	w0, [x29, #-4]
  409ba4:	ldp	x29, x30, [sp, #80]
  409ba8:	add	sp, sp, #0x60
  409bac:	ret
  409bb0:	sub	sp, sp, #0x40
  409bb4:	stp	x29, x30, [sp, #48]
  409bb8:	add	x29, sp, #0x30
  409bbc:	stur	x0, [x29, #-16]
  409bc0:	str	x1, [sp, #24]
  409bc4:	str	x2, [sp, #16]
  409bc8:	str	xzr, [sp, #8]
  409bcc:	str	wzr, [sp, #4]
  409bd0:	ldr	x8, [sp, #8]
  409bd4:	ldr	x9, [sp, #16]
  409bd8:	mov	w10, #0x0                   	// #0
  409bdc:	cmp	x8, x9
  409be0:	str	w10, [sp]
  409be4:	b.cs	409c0c <sqrt@plt+0x810c>  // b.hs, b.nlast
  409be8:	ldr	x8, [sp, #24]
  409bec:	ldr	x9, [sp, #8]
  409bf0:	ldrb	w1, [x8, x9]
  409bf4:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409bf8:	add	x0, x0, #0x8f9
  409bfc:	bl	40a7bc <sqrt@plt+0x8cbc>
  409c00:	cmp	w0, #0x0
  409c04:	cset	w10, ne  // ne = any
  409c08:	str	w10, [sp]
  409c0c:	ldr	w8, [sp]
  409c10:	tbnz	w8, #0, 409c18 <sqrt@plt+0x8118>
  409c14:	b	409cdc <sqrt@plt+0x81dc>
  409c18:	ldr	x8, [sp, #24]
  409c1c:	ldr	x9, [sp, #8]
  409c20:	ldrb	w1, [x8, x9]
  409c24:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409c28:	add	x0, x0, #0x7f9
  409c2c:	bl	40a7bc <sqrt@plt+0x8cbc>
  409c30:	cbz	w0, 409c5c <sqrt@plt+0x815c>
  409c34:	ldr	w8, [sp, #4]
  409c38:	mov	w9, #0x10                  	// #16
  409c3c:	mul	w8, w8, w9
  409c40:	ldr	x10, [sp, #24]
  409c44:	ldr	x11, [sp, #8]
  409c48:	ldrb	w9, [x10, x11]
  409c4c:	subs	w9, w9, #0x30
  409c50:	add	w8, w8, w9
  409c54:	str	w8, [sp, #4]
  409c58:	b	409ccc <sqrt@plt+0x81cc>
  409c5c:	ldr	x8, [sp, #24]
  409c60:	ldr	x9, [sp, #8]
  409c64:	ldrb	w1, [x8, x9]
  409c68:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409c6c:	add	x0, x0, #0x5f9
  409c70:	bl	40a7bc <sqrt@plt+0x8cbc>
  409c74:	cbz	w0, 409ca4 <sqrt@plt+0x81a4>
  409c78:	ldr	w8, [sp, #4]
  409c7c:	mov	w9, #0x10                  	// #16
  409c80:	mul	w8, w8, w9
  409c84:	ldr	x10, [sp, #24]
  409c88:	ldr	x11, [sp, #8]
  409c8c:	ldrb	w9, [x10, x11]
  409c90:	subs	w9, w9, #0x41
  409c94:	add	w8, w8, w9
  409c98:	add	w8, w8, #0xa
  409c9c:	str	w8, [sp, #4]
  409ca0:	b	409ccc <sqrt@plt+0x81cc>
  409ca4:	ldr	w8, [sp, #4]
  409ca8:	mov	w9, #0x10                  	// #16
  409cac:	mul	w8, w8, w9
  409cb0:	ldr	x10, [sp, #24]
  409cb4:	ldr	x11, [sp, #8]
  409cb8:	ldrb	w9, [x10, x11]
  409cbc:	subs	w9, w9, #0x61
  409cc0:	add	w8, w8, w9
  409cc4:	add	w8, w8, #0xa
  409cc8:	str	w8, [sp, #4]
  409ccc:	ldr	x8, [sp, #8]
  409cd0:	add	x8, x8, #0x1
  409cd4:	str	x8, [sp, #8]
  409cd8:	b	409bd0 <sqrt@plt+0x80d0>
  409cdc:	ldr	x8, [sp, #8]
  409ce0:	ldr	x9, [sp, #16]
  409ce4:	cmp	x8, x9
  409ce8:	b.eq	409cf4 <sqrt@plt+0x81f4>  // b.none
  409cec:	stur	wzr, [x29, #-4]
  409cf0:	b	409d08 <sqrt@plt+0x8208>
  409cf4:	ldr	w8, [sp, #4]
  409cf8:	ldur	x9, [x29, #-16]
  409cfc:	str	w8, [x9]
  409d00:	mov	w8, #0x1                   	// #1
  409d04:	stur	w8, [x29, #-4]
  409d08:	ldur	w0, [x29, #-4]
  409d0c:	ldp	x29, x30, [sp, #48]
  409d10:	add	sp, sp, #0x40
  409d14:	ret
  409d18:	sub	sp, sp, #0x20
  409d1c:	stp	x29, x30, [sp, #16]
  409d20:	add	x29, sp, #0x10
  409d24:	mov	w8, #0x3                   	// #3
  409d28:	mov	x3, #0x3                   	// #3
  409d2c:	str	x0, [sp, #8]
  409d30:	str	x1, [sp]
  409d34:	ldr	x0, [sp, #8]
  409d38:	ldr	x2, [sp]
  409d3c:	mov	w1, w8
  409d40:	bl	409a94 <sqrt@plt+0x7f94>
  409d44:	ldp	x29, x30, [sp, #16]
  409d48:	add	sp, sp, #0x20
  409d4c:	ret
  409d50:	sub	sp, sp, #0x20
  409d54:	stp	x29, x30, [sp, #16]
  409d58:	add	x29, sp, #0x10
  409d5c:	mov	w8, #0x1                   	// #1
  409d60:	mov	x3, #0x3                   	// #3
  409d64:	str	x0, [sp, #8]
  409d68:	str	x1, [sp]
  409d6c:	ldr	x0, [sp, #8]
  409d70:	ldr	x2, [sp]
  409d74:	mov	w1, w8
  409d78:	bl	409a94 <sqrt@plt+0x7f94>
  409d7c:	ldp	x29, x30, [sp, #16]
  409d80:	add	sp, sp, #0x20
  409d84:	ret
  409d88:	sub	sp, sp, #0x20
  409d8c:	stp	x29, x30, [sp, #16]
  409d90:	add	x29, sp, #0x10
  409d94:	mov	w8, #0x2                   	// #2
  409d98:	mov	x3, #0x4                   	// #4
  409d9c:	str	x0, [sp, #8]
  409da0:	str	x1, [sp]
  409da4:	ldr	x0, [sp, #8]
  409da8:	ldr	x2, [sp]
  409dac:	mov	w1, w8
  409db0:	bl	409a94 <sqrt@plt+0x7f94>
  409db4:	ldp	x29, x30, [sp, #16]
  409db8:	add	sp, sp, #0x20
  409dbc:	ret
  409dc0:	sub	sp, sp, #0x20
  409dc4:	stp	x29, x30, [sp, #16]
  409dc8:	add	x29, sp, #0x10
  409dcc:	mov	w8, #0x4                   	// #4
  409dd0:	mov	x3, #0x1                   	// #1
  409dd4:	str	x0, [sp, #8]
  409dd8:	str	x1, [sp]
  409ddc:	ldr	x0, [sp, #8]
  409de0:	ldr	x2, [sp]
  409de4:	mov	w1, w8
  409de8:	bl	409a94 <sqrt@plt+0x7f94>
  409dec:	ldp	x29, x30, [sp, #16]
  409df0:	add	sp, sp, #0x20
  409df4:	ret
  409df8:	sub	sp, sp, #0x50
  409dfc:	stp	x29, x30, [sp, #64]
  409e00:	add	x29, sp, #0x40
  409e04:	stur	x0, [x29, #-8]
  409e08:	stur	x1, [x29, #-16]
  409e0c:	stur	x2, [x29, #-24]
  409e10:	str	x3, [sp, #32]
  409e14:	ldur	x8, [x29, #-8]
  409e18:	ldr	w9, [x8]
  409e1c:	subs	w9, w9, #0x1
  409e20:	mov	w10, w9
  409e24:	ubfx	x10, x10, #0, #32
  409e28:	cmp	x10, #0x3
  409e2c:	str	x8, [sp, #24]
  409e30:	str	x10, [sp, #16]
  409e34:	b.hi	409f90 <sqrt@plt+0x8490>  // b.pmore
  409e38:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  409e3c:	add	x8, x8, #0x6c8
  409e40:	ldr	x11, [sp, #16]
  409e44:	ldrsw	x10, [x8, x11, lsl #2]
  409e48:	add	x9, x8, x10
  409e4c:	br	x9
  409e50:	ldr	x8, [sp, #24]
  409e54:	ldr	w9, [x8, #4]
  409e58:	ldur	x10, [x29, #-16]
  409e5c:	str	w9, [x10]
  409e60:	ldr	w9, [x8, #8]
  409e64:	ldur	x10, [x29, #-24]
  409e68:	str	w9, [x10]
  409e6c:	ldr	w9, [x8, #12]
  409e70:	ldr	x10, [sp, #32]
  409e74:	str	w9, [x10]
  409e78:	b	409fa8 <sqrt@plt+0x84a8>
  409e7c:	ldr	x8, [sp, #24]
  409e80:	ldr	w9, [x8, #4]
  409e84:	mov	w10, #0xffff                	// #65535
  409e88:	subs	w9, w10, w9
  409e8c:	ldur	x11, [x29, #-16]
  409e90:	str	w9, [x11]
  409e94:	ldr	w9, [x8, #8]
  409e98:	subs	w9, w10, w9
  409e9c:	ldur	x11, [x29, #-24]
  409ea0:	str	w9, [x11]
  409ea4:	ldr	w9, [x8, #12]
  409ea8:	subs	w9, w10, w9
  409eac:	ldr	x11, [sp, #32]
  409eb0:	str	w9, [x11]
  409eb4:	b	409fa8 <sqrt@plt+0x84a8>
  409eb8:	ldr	x8, [sp, #24]
  409ebc:	ldr	w9, [x8, #4]
  409ec0:	ldr	w10, [x8, #16]
  409ec4:	mov	w11, #0xffff                	// #65535
  409ec8:	subs	w10, w11, w10
  409ecc:	mul	w9, w9, w10
  409ed0:	udiv	w9, w9, w11
  409ed4:	ldr	w10, [x8, #16]
  409ed8:	add	w1, w9, w10
  409edc:	mov	w0, w11
  409ee0:	str	w11, [sp, #12]
  409ee4:	bl	409900 <sqrt@plt+0x7e00>
  409ee8:	ldr	w9, [sp, #12]
  409eec:	subs	w10, w9, w0
  409ef0:	ldur	x8, [x29, #-16]
  409ef4:	str	w10, [x8]
  409ef8:	ldr	x8, [sp, #24]
  409efc:	ldr	w10, [x8, #8]
  409f00:	ldr	w11, [x8, #16]
  409f04:	subs	w11, w9, w11
  409f08:	mul	w10, w10, w11
  409f0c:	udiv	w10, w10, w9
  409f10:	ldr	w11, [x8, #16]
  409f14:	add	w1, w10, w11
  409f18:	mov	w0, w9
  409f1c:	bl	409900 <sqrt@plt+0x7e00>
  409f20:	ldr	w9, [sp, #12]
  409f24:	subs	w10, w9, w0
  409f28:	ldur	x8, [x29, #-24]
  409f2c:	str	w10, [x8]
  409f30:	ldr	x8, [sp, #24]
  409f34:	ldr	w10, [x8, #12]
  409f38:	ldr	w11, [x8, #16]
  409f3c:	subs	w11, w9, w11
  409f40:	mul	w10, w10, w11
  409f44:	udiv	w10, w10, w9
  409f48:	ldr	w11, [x8, #16]
  409f4c:	add	w1, w10, w11
  409f50:	mov	w0, w9
  409f54:	bl	409900 <sqrt@plt+0x7e00>
  409f58:	ldr	w9, [sp, #12]
  409f5c:	subs	w10, w9, w0
  409f60:	ldr	x8, [sp, #32]
  409f64:	str	w10, [x8]
  409f68:	b	409fa8 <sqrt@plt+0x84a8>
  409f6c:	ldr	x8, [sp, #24]
  409f70:	ldr	w9, [x8, #4]
  409f74:	ldr	x10, [sp, #32]
  409f78:	str	w9, [x10]
  409f7c:	ldur	x10, [x29, #-24]
  409f80:	str	w9, [x10]
  409f84:	ldur	x10, [x29, #-16]
  409f88:	str	w9, [x10]
  409f8c:	b	409fa8 <sqrt@plt+0x84a8>
  409f90:	mov	w8, wzr
  409f94:	mov	w0, w8
  409f98:	mov	w1, #0x100                 	// #256
  409f9c:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  409fa0:	add	x2, x2, #0x71c
  409fa4:	bl	4094ec <sqrt@plt+0x79ec>
  409fa8:	ldp	x29, x30, [sp, #64]
  409fac:	add	sp, sp, #0x50
  409fb0:	ret
  409fb4:	sub	sp, sp, #0x50
  409fb8:	stp	x29, x30, [sp, #64]
  409fbc:	add	x29, sp, #0x40
  409fc0:	stur	x0, [x29, #-8]
  409fc4:	stur	x1, [x29, #-16]
  409fc8:	stur	x2, [x29, #-24]
  409fcc:	str	x3, [sp, #32]
  409fd0:	ldur	x8, [x29, #-8]
  409fd4:	ldr	w9, [x8]
  409fd8:	subs	w9, w9, #0x1
  409fdc:	mov	w10, w9
  409fe0:	ubfx	x10, x10, #0, #32
  409fe4:	cmp	x10, #0x3
  409fe8:	str	x8, [sp, #24]
  409fec:	str	x10, [sp, #16]
  409ff0:	b.hi	40a144 <sqrt@plt+0x8644>  // b.pmore
  409ff4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  409ff8:	add	x8, x8, #0x6d8
  409ffc:	ldr	x11, [sp, #16]
  40a000:	ldrsw	x10, [x8, x11, lsl #2]
  40a004:	add	x9, x8, x10
  40a008:	br	x9
  40a00c:	ldr	x8, [sp, #24]
  40a010:	ldr	w9, [x8, #4]
  40a014:	mov	w10, #0xffff                	// #65535
  40a018:	subs	w9, w10, w9
  40a01c:	ldur	x11, [x29, #-16]
  40a020:	str	w9, [x11]
  40a024:	ldr	w9, [x8, #8]
  40a028:	subs	w9, w10, w9
  40a02c:	ldur	x11, [x29, #-24]
  40a030:	str	w9, [x11]
  40a034:	ldr	w9, [x8, #12]
  40a038:	subs	w9, w10, w9
  40a03c:	ldr	x11, [sp, #32]
  40a040:	str	w9, [x11]
  40a044:	b	40a15c <sqrt@plt+0x865c>
  40a048:	ldr	x8, [sp, #24]
  40a04c:	ldr	w9, [x8, #4]
  40a050:	ldur	x10, [x29, #-16]
  40a054:	str	w9, [x10]
  40a058:	ldr	w9, [x8, #8]
  40a05c:	ldur	x10, [x29, #-24]
  40a060:	str	w9, [x10]
  40a064:	ldr	w9, [x8, #12]
  40a068:	ldr	x10, [sp, #32]
  40a06c:	str	w9, [x10]
  40a070:	b	40a15c <sqrt@plt+0x865c>
  40a074:	ldr	x8, [sp, #24]
  40a078:	ldr	w9, [x8, #4]
  40a07c:	ldr	w10, [x8, #16]
  40a080:	mov	w11, #0xffff                	// #65535
  40a084:	subs	w10, w11, w10
  40a088:	mul	w9, w9, w10
  40a08c:	udiv	w9, w9, w11
  40a090:	ldr	w10, [x8, #16]
  40a094:	add	w1, w9, w10
  40a098:	mov	w0, w11
  40a09c:	str	w11, [sp, #12]
  40a0a0:	bl	409900 <sqrt@plt+0x7e00>
  40a0a4:	ldur	x8, [x29, #-16]
  40a0a8:	str	w0, [x8]
  40a0ac:	ldr	x8, [sp, #24]
  40a0b0:	ldr	w9, [x8, #8]
  40a0b4:	ldr	w10, [x8, #16]
  40a0b8:	ldr	w11, [sp, #12]
  40a0bc:	subs	w10, w11, w10
  40a0c0:	mul	w9, w9, w10
  40a0c4:	udiv	w9, w9, w11
  40a0c8:	ldr	w10, [x8, #16]
  40a0cc:	add	w1, w9, w10
  40a0d0:	mov	w0, w11
  40a0d4:	bl	409900 <sqrt@plt+0x7e00>
  40a0d8:	ldur	x8, [x29, #-24]
  40a0dc:	str	w0, [x8]
  40a0e0:	ldr	x8, [sp, #24]
  40a0e4:	ldr	w9, [x8, #12]
  40a0e8:	ldr	w10, [x8, #16]
  40a0ec:	ldr	w11, [sp, #12]
  40a0f0:	subs	w10, w11, w10
  40a0f4:	mul	w9, w9, w10
  40a0f8:	udiv	w9, w9, w11
  40a0fc:	ldr	w10, [x8, #16]
  40a100:	add	w1, w9, w10
  40a104:	mov	w0, w11
  40a108:	bl	409900 <sqrt@plt+0x7e00>
  40a10c:	ldr	x8, [sp, #32]
  40a110:	str	w0, [x8]
  40a114:	b	40a15c <sqrt@plt+0x865c>
  40a118:	ldr	x8, [sp, #24]
  40a11c:	ldr	w9, [x8, #4]
  40a120:	mov	w10, #0xffff                	// #65535
  40a124:	subs	w9, w10, w9
  40a128:	ldr	x11, [sp, #32]
  40a12c:	str	w9, [x11]
  40a130:	ldur	x11, [x29, #-24]
  40a134:	str	w9, [x11]
  40a138:	ldur	x11, [x29, #-16]
  40a13c:	str	w9, [x11]
  40a140:	b	40a15c <sqrt@plt+0x865c>
  40a144:	mov	w8, wzr
  40a148:	mov	w0, w8
  40a14c:	mov	w1, #0x11f                 	// #287
  40a150:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40a154:	add	x2, x2, #0x71c
  40a158:	bl	4094ec <sqrt@plt+0x79ec>
  40a15c:	ldp	x29, x30, [sp, #64]
  40a160:	add	sp, sp, #0x50
  40a164:	ret
  40a168:	sub	sp, sp, #0x60
  40a16c:	stp	x29, x30, [sp, #80]
  40a170:	add	x29, sp, #0x50
  40a174:	stur	x0, [x29, #-8]
  40a178:	stur	x1, [x29, #-16]
  40a17c:	stur	x2, [x29, #-24]
  40a180:	stur	x3, [x29, #-32]
  40a184:	str	x4, [sp, #40]
  40a188:	ldur	x8, [x29, #-8]
  40a18c:	ldr	w9, [x8]
  40a190:	subs	w9, w9, #0x1
  40a194:	mov	w10, w9
  40a198:	ubfx	x10, x10, #0, #32
  40a19c:	cmp	x10, #0x3
  40a1a0:	str	x8, [sp, #32]
  40a1a4:	str	x10, [sp, #24]
  40a1a8:	b.hi	40a448 <sqrt@plt+0x8948>  // b.pmore
  40a1ac:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40a1b0:	add	x8, x8, #0x6e8
  40a1b4:	ldr	x11, [sp, #24]
  40a1b8:	ldrsw	x10, [x8, x11, lsl #2]
  40a1bc:	add	x9, x8, x10
  40a1c0:	br	x9
  40a1c4:	ldr	x8, [sp, #32]
  40a1c8:	ldr	w9, [x8, #4]
  40a1cc:	mov	w10, #0xffff                	// #65535
  40a1d0:	subs	w0, w10, w9
  40a1d4:	ldr	w9, [x8, #8]
  40a1d8:	subs	w9, w10, w9
  40a1dc:	ldr	w11, [x8, #12]
  40a1e0:	subs	w1, w10, w11
  40a1e4:	str	w0, [sp, #20]
  40a1e8:	mov	w0, w9
  40a1ec:	str	w10, [sp, #16]
  40a1f0:	bl	409900 <sqrt@plt+0x7e00>
  40a1f4:	ldr	w9, [sp, #20]
  40a1f8:	str	w0, [sp, #12]
  40a1fc:	mov	w0, w9
  40a200:	ldr	w1, [sp, #12]
  40a204:	bl	409900 <sqrt@plt+0x7e00>
  40a208:	ldr	x8, [sp, #40]
  40a20c:	str	w0, [x8]
  40a210:	ldr	x8, [sp, #40]
  40a214:	ldr	w9, [x8]
  40a218:	ldr	w10, [sp, #16]
  40a21c:	cmp	w10, w9
  40a220:	b.ne	40a244 <sqrt@plt+0x8744>  // b.any
  40a224:	ldur	x8, [x29, #-16]
  40a228:	mov	w9, #0xffff                	// #65535
  40a22c:	str	w9, [x8]
  40a230:	ldur	x8, [x29, #-24]
  40a234:	str	w9, [x8]
  40a238:	ldur	x8, [x29, #-32]
  40a23c:	str	w9, [x8]
  40a240:	b	40a2dc <sqrt@plt+0x87dc>
  40a244:	ldr	x8, [sp, #32]
  40a248:	ldr	w9, [x8, #4]
  40a24c:	mov	w10, #0xffff                	// #65535
  40a250:	subs	w9, w10, w9
  40a254:	ldr	x11, [sp, #40]
  40a258:	ldr	w12, [x11]
  40a25c:	subs	w9, w9, w12
  40a260:	mul	w9, w10, w9
  40a264:	ldr	x11, [sp, #40]
  40a268:	ldr	w12, [x11]
  40a26c:	subs	w12, w10, w12
  40a270:	udiv	w9, w9, w12
  40a274:	ldur	x11, [x29, #-16]
  40a278:	str	w9, [x11]
  40a27c:	ldr	w9, [x8, #8]
  40a280:	subs	w9, w10, w9
  40a284:	ldr	x11, [sp, #40]
  40a288:	ldr	w12, [x11]
  40a28c:	subs	w9, w9, w12
  40a290:	mul	w9, w10, w9
  40a294:	ldr	x11, [sp, #40]
  40a298:	ldr	w12, [x11]
  40a29c:	subs	w12, w10, w12
  40a2a0:	udiv	w9, w9, w12
  40a2a4:	ldur	x11, [x29, #-24]
  40a2a8:	str	w9, [x11]
  40a2ac:	ldr	w9, [x8, #12]
  40a2b0:	subs	w9, w10, w9
  40a2b4:	ldr	x11, [sp, #40]
  40a2b8:	ldr	w12, [x11]
  40a2bc:	subs	w9, w9, w12
  40a2c0:	mul	w9, w10, w9
  40a2c4:	ldr	x11, [sp, #40]
  40a2c8:	ldr	w12, [x11]
  40a2cc:	subs	w10, w10, w12
  40a2d0:	udiv	w9, w9, w10
  40a2d4:	ldur	x11, [x29, #-32]
  40a2d8:	str	w9, [x11]
  40a2dc:	b	40a460 <sqrt@plt+0x8960>
  40a2e0:	ldr	x8, [sp, #32]
  40a2e4:	ldr	w0, [x8, #4]
  40a2e8:	ldr	w9, [x8, #8]
  40a2ec:	ldr	w1, [x8, #12]
  40a2f0:	str	w0, [sp, #8]
  40a2f4:	mov	w0, w9
  40a2f8:	bl	409900 <sqrt@plt+0x7e00>
  40a2fc:	ldr	w9, [sp, #8]
  40a300:	str	w0, [sp, #4]
  40a304:	mov	w0, w9
  40a308:	ldr	w1, [sp, #4]
  40a30c:	bl	409900 <sqrt@plt+0x7e00>
  40a310:	ldr	x8, [sp, #40]
  40a314:	str	w0, [x8]
  40a318:	ldr	x8, [sp, #40]
  40a31c:	ldr	w9, [x8]
  40a320:	mov	w10, #0xffff                	// #65535
  40a324:	cmp	w10, w9
  40a328:	b.ne	40a34c <sqrt@plt+0x884c>  // b.any
  40a32c:	ldur	x8, [x29, #-16]
  40a330:	mov	w9, #0xffff                	// #65535
  40a334:	str	w9, [x8]
  40a338:	ldur	x8, [x29, #-24]
  40a33c:	str	w9, [x8]
  40a340:	ldur	x8, [x29, #-32]
  40a344:	str	w9, [x8]
  40a348:	b	40a3d8 <sqrt@plt+0x88d8>
  40a34c:	ldr	x8, [sp, #32]
  40a350:	ldr	w9, [x8, #4]
  40a354:	ldr	x10, [sp, #40]
  40a358:	ldr	w11, [x10]
  40a35c:	subs	w9, w9, w11
  40a360:	mov	w11, #0xffff                	// #65535
  40a364:	mul	w9, w11, w9
  40a368:	ldr	x10, [sp, #40]
  40a36c:	ldr	w12, [x10]
  40a370:	subs	w12, w11, w12
  40a374:	udiv	w9, w9, w12
  40a378:	ldur	x10, [x29, #-16]
  40a37c:	str	w9, [x10]
  40a380:	ldr	w9, [x8, #8]
  40a384:	ldr	x10, [sp, #40]
  40a388:	ldr	w12, [x10]
  40a38c:	subs	w9, w9, w12
  40a390:	mul	w9, w11, w9
  40a394:	ldr	x10, [sp, #40]
  40a398:	ldr	w12, [x10]
  40a39c:	subs	w12, w11, w12
  40a3a0:	udiv	w9, w9, w12
  40a3a4:	ldur	x10, [x29, #-24]
  40a3a8:	str	w9, [x10]
  40a3ac:	ldr	w9, [x8, #12]
  40a3b0:	ldr	x10, [sp, #40]
  40a3b4:	ldr	w12, [x10]
  40a3b8:	subs	w9, w9, w12
  40a3bc:	mul	w9, w11, w9
  40a3c0:	ldr	x10, [sp, #40]
  40a3c4:	ldr	w12, [x10]
  40a3c8:	subs	w11, w11, w12
  40a3cc:	udiv	w9, w9, w11
  40a3d0:	ldur	x10, [x29, #-32]
  40a3d4:	str	w9, [x10]
  40a3d8:	b	40a460 <sqrt@plt+0x8960>
  40a3dc:	ldr	x8, [sp, #32]
  40a3e0:	ldr	w9, [x8, #4]
  40a3e4:	ldur	x10, [x29, #-16]
  40a3e8:	str	w9, [x10]
  40a3ec:	ldr	w9, [x8, #8]
  40a3f0:	ldur	x10, [x29, #-24]
  40a3f4:	str	w9, [x10]
  40a3f8:	ldr	w9, [x8, #12]
  40a3fc:	ldur	x10, [x29, #-32]
  40a400:	str	w9, [x10]
  40a404:	ldr	w9, [x8, #16]
  40a408:	ldr	x10, [sp, #40]
  40a40c:	str	w9, [x10]
  40a410:	b	40a460 <sqrt@plt+0x8960>
  40a414:	ldur	x8, [x29, #-32]
  40a418:	str	wzr, [x8]
  40a41c:	ldur	x8, [x29, #-24]
  40a420:	str	wzr, [x8]
  40a424:	ldur	x8, [x29, #-16]
  40a428:	str	wzr, [x8]
  40a42c:	ldr	x8, [sp, #32]
  40a430:	ldr	w9, [x8, #4]
  40a434:	mov	w10, #0xffff                	// #65535
  40a438:	subs	w9, w10, w9
  40a43c:	ldr	x11, [sp, #40]
  40a440:	str	w9, [x11]
  40a444:	b	40a460 <sqrt@plt+0x8960>
  40a448:	mov	w8, wzr
  40a44c:	mov	w0, w8
  40a450:	mov	w1, #0x151                 	// #337
  40a454:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40a458:	add	x2, x2, #0x71c
  40a45c:	bl	4094ec <sqrt@plt+0x79ec>
  40a460:	ldp	x29, x30, [sp, #80]
  40a464:	add	sp, sp, #0x60
  40a468:	ret
  40a46c:	sub	sp, sp, #0x30
  40a470:	stp	x29, x30, [sp, #32]
  40a474:	add	x29, sp, #0x20
  40a478:	stur	x0, [x29, #-8]
  40a47c:	str	x1, [sp, #16]
  40a480:	ldur	x8, [x29, #-8]
  40a484:	ldr	w9, [x8]
  40a488:	subs	w9, w9, #0x1
  40a48c:	mov	w10, w9
  40a490:	ubfx	x10, x10, #0, #32
  40a494:	cmp	x10, #0x3
  40a498:	str	x8, [sp, #8]
  40a49c:	str	x10, [sp]
  40a4a0:	b.hi	40a5b8 <sqrt@plt+0x8ab8>  // b.pmore
  40a4a4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40a4a8:	add	x8, x8, #0x6f8
  40a4ac:	ldr	x11, [sp]
  40a4b0:	ldrsw	x10, [x8, x11, lsl #2]
  40a4b4:	add	x9, x8, x10
  40a4b8:	br	x9
  40a4bc:	ldr	x8, [sp, #8]
  40a4c0:	ldr	w9, [x8, #4]
  40a4c4:	mov	w10, #0xde                  	// #222
  40a4c8:	mul	w9, w10, w9
  40a4cc:	ldr	w10, [x8, #8]
  40a4d0:	mov	w11, #0x2c3                 	// #707
  40a4d4:	mul	w10, w11, w10
  40a4d8:	add	w9, w9, w10
  40a4dc:	ldr	w10, [x8, #12]
  40a4e0:	mov	w11, #0x47                  	// #71
  40a4e4:	mul	w10, w11, w10
  40a4e8:	add	w9, w9, w10
  40a4ec:	mov	w10, #0x3e8                 	// #1000
  40a4f0:	udiv	w9, w9, w10
  40a4f4:	ldr	x12, [sp, #16]
  40a4f8:	str	w9, [x12]
  40a4fc:	b	40a5d0 <sqrt@plt+0x8ad0>
  40a500:	ldr	x8, [sp, #8]
  40a504:	ldr	w9, [x8, #4]
  40a508:	mov	w10, #0xde                  	// #222
  40a50c:	mul	w9, w10, w9
  40a510:	ldr	w10, [x8, #8]
  40a514:	mov	w11, #0x2c3                 	// #707
  40a518:	mul	w10, w11, w10
  40a51c:	add	w9, w9, w10
  40a520:	ldr	w10, [x8, #12]
  40a524:	mov	w11, #0x47                  	// #71
  40a528:	mul	w10, w11, w10
  40a52c:	add	w9, w9, w10
  40a530:	mov	w10, #0x3e8                 	// #1000
  40a534:	udiv	w9, w9, w10
  40a538:	mov	w10, #0xffff                	// #65535
  40a53c:	subs	w9, w10, w9
  40a540:	ldr	x12, [sp, #16]
  40a544:	str	w9, [x12]
  40a548:	b	40a5d0 <sqrt@plt+0x8ad0>
  40a54c:	ldr	x8, [sp, #8]
  40a550:	ldr	w9, [x8, #4]
  40a554:	mov	w10, #0xde                  	// #222
  40a558:	mul	w9, w10, w9
  40a55c:	ldr	w10, [x8, #8]
  40a560:	mov	w11, #0x2c3                 	// #707
  40a564:	mul	w10, w11, w10
  40a568:	add	w9, w9, w10
  40a56c:	ldr	w10, [x8, #12]
  40a570:	mov	w11, #0x47                  	// #71
  40a574:	mul	w10, w11, w10
  40a578:	add	w9, w9, w10
  40a57c:	mov	w10, #0x3e8                 	// #1000
  40a580:	udiv	w9, w9, w10
  40a584:	mov	w10, #0xffff                	// #65535
  40a588:	subs	w9, w10, w9
  40a58c:	ldr	w11, [x8, #16]
  40a590:	subs	w10, w10, w11
  40a594:	mul	w9, w9, w10
  40a598:	ldr	x12, [sp, #16]
  40a59c:	str	w9, [x12]
  40a5a0:	b	40a5d0 <sqrt@plt+0x8ad0>
  40a5a4:	ldr	x8, [sp, #8]
  40a5a8:	ldr	w9, [x8, #4]
  40a5ac:	ldr	x10, [sp, #16]
  40a5b0:	str	w9, [x10]
  40a5b4:	b	40a5d0 <sqrt@plt+0x8ad0>
  40a5b8:	mov	w8, wzr
  40a5bc:	mov	w0, w8
  40a5c0:	mov	w1, #0x16a                 	// #362
  40a5c4:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40a5c8:	add	x2, x2, #0x71c
  40a5cc:	bl	4094ec <sqrt@plt+0x79ec>
  40a5d0:	ldp	x29, x30, [sp, #32]
  40a5d4:	add	sp, sp, #0x30
  40a5d8:	ret
  40a5dc:	sub	sp, sp, #0x30
  40a5e0:	stp	x29, x30, [sp, #32]
  40a5e4:	add	x29, sp, #0x20
  40a5e8:	mov	x8, #0x1e                  	// #30
  40a5ec:	stur	x0, [x29, #-8]
  40a5f0:	ldur	x9, [x29, #-8]
  40a5f4:	mov	x0, x8
  40a5f8:	str	x9, [sp, #8]
  40a5fc:	bl	401710 <_Znam@plt>
  40a600:	str	x0, [sp, #16]
  40a604:	ldr	x8, [sp, #8]
  40a608:	ldr	w10, [x8]
  40a60c:	subs	w10, w10, #0x0
  40a610:	mov	w9, w10
  40a614:	ubfx	x9, x9, #0, #32
  40a618:	cmp	x9, #0x4
  40a61c:	str	x9, [sp]
  40a620:	b.hi	40a790 <sqrt@plt+0x8c90>  // b.pmore
  40a624:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40a628:	add	x8, x8, #0x708
  40a62c:	ldr	x11, [sp]
  40a630:	ldrsw	x10, [x8, x11, lsl #2]
  40a634:	add	x9, x8, x10
  40a638:	br	x9
  40a63c:	ldr	x0, [sp, #16]
  40a640:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40a644:	add	x1, x1, #0x738
  40a648:	bl	401870 <sprintf@plt>
  40a64c:	b	40a790 <sqrt@plt+0x8c90>
  40a650:	ldr	x0, [sp, #16]
  40a654:	ldr	x8, [sp, #8]
  40a658:	ldr	s0, [x8, #4]
  40a65c:	mov	v1.16b, v0.16b
  40a660:	ucvtf	d1, d1
  40a664:	mov	x9, #0xffe000000000        	// #281337537757184
  40a668:	movk	x9, #0x40ef, lsl #48
  40a66c:	fmov	d2, x9
  40a670:	fdiv	d0, d1, d2
  40a674:	ldr	s3, [x8, #8]
  40a678:	mov	v1.16b, v3.16b
  40a67c:	ucvtf	d1, d1
  40a680:	fdiv	d1, d1, d2
  40a684:	ldr	s3, [x8, #12]
  40a688:	mov	v4.16b, v3.16b
  40a68c:	ucvtf	d4, d4
  40a690:	fdiv	d2, d4, d2
  40a694:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40a698:	add	x1, x1, #0x740
  40a69c:	bl	401870 <sprintf@plt>
  40a6a0:	b	40a790 <sqrt@plt+0x8c90>
  40a6a4:	ldr	x0, [sp, #16]
  40a6a8:	ldr	x8, [sp, #8]
  40a6ac:	ldr	s0, [x8, #4]
  40a6b0:	mov	v1.16b, v0.16b
  40a6b4:	ucvtf	d1, d1
  40a6b8:	mov	x9, #0xffe000000000        	// #281337537757184
  40a6bc:	movk	x9, #0x40ef, lsl #48
  40a6c0:	fmov	d2, x9
  40a6c4:	fdiv	d0, d1, d2
  40a6c8:	ldr	s3, [x8, #8]
  40a6cc:	mov	v1.16b, v3.16b
  40a6d0:	ucvtf	d1, d1
  40a6d4:	fdiv	d1, d1, d2
  40a6d8:	ldr	s3, [x8, #12]
  40a6dc:	mov	v4.16b, v3.16b
  40a6e0:	ucvtf	d4, d4
  40a6e4:	fdiv	d2, d4, d2
  40a6e8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40a6ec:	add	x1, x1, #0x756
  40a6f0:	bl	401870 <sprintf@plt>
  40a6f4:	b	40a790 <sqrt@plt+0x8c90>
  40a6f8:	ldr	x0, [sp, #16]
  40a6fc:	ldr	x8, [sp, #8]
  40a700:	ldr	s0, [x8, #4]
  40a704:	mov	v1.16b, v0.16b
  40a708:	ucvtf	d1, d1
  40a70c:	mov	x9, #0xffe000000000        	// #281337537757184
  40a710:	movk	x9, #0x40ef, lsl #48
  40a714:	fmov	d2, x9
  40a718:	fdiv	d0, d1, d2
  40a71c:	ldr	s3, [x8, #8]
  40a720:	mov	v1.16b, v3.16b
  40a724:	ucvtf	d1, d1
  40a728:	fdiv	d1, d1, d2
  40a72c:	ldr	s3, [x8, #12]
  40a730:	mov	v4.16b, v3.16b
  40a734:	ucvtf	d4, d4
  40a738:	fdiv	d4, d4, d2
  40a73c:	ldr	s3, [x8, #16]
  40a740:	mov	v5.16b, v3.16b
  40a744:	ucvtf	d5, d5
  40a748:	fdiv	d3, d5, d2
  40a74c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40a750:	add	x1, x1, #0x76c
  40a754:	mov	v2.16b, v4.16b
  40a758:	bl	401870 <sprintf@plt>
  40a75c:	b	40a790 <sqrt@plt+0x8c90>
  40a760:	ldr	x0, [sp, #16]
  40a764:	ldr	x8, [sp, #8]
  40a768:	ldr	s0, [x8, #4]
  40a76c:	mov	v1.16b, v0.16b
  40a770:	ucvtf	d1, d1
  40a774:	mov	x9, #0xffe000000000        	// #281337537757184
  40a778:	movk	x9, #0x40ef, lsl #48
  40a77c:	fmov	d2, x9
  40a780:	fdiv	d0, d1, d2
  40a784:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40a788:	add	x1, x1, #0x789
  40a78c:	bl	401870 <sprintf@plt>
  40a790:	ldr	x0, [sp, #16]
  40a794:	ldp	x29, x30, [sp, #32]
  40a798:	add	sp, sp, #0x30
  40a79c:	ret
  40a7a0:	sub	sp, sp, #0x10
  40a7a4:	mov	x8, xzr
  40a7a8:	str	x0, [sp, #8]
  40a7ac:	ldr	x9, [sp, #8]
  40a7b0:	str	x8, [x9]
  40a7b4:	add	sp, sp, #0x10
  40a7b8:	ret
  40a7bc:	sub	sp, sp, #0x10
  40a7c0:	str	x0, [sp, #8]
  40a7c4:	strb	w1, [sp, #7]
  40a7c8:	ldr	x8, [sp, #8]
  40a7cc:	ldrb	w9, [sp, #7]
  40a7d0:	mov	w10, w9
  40a7d4:	ldrb	w0, [x8, x10]
  40a7d8:	add	sp, sp, #0x10
  40a7dc:	ret
  40a7e0:	sub	sp, sp, #0x20
  40a7e4:	str	x0, [sp, #24]
  40a7e8:	ldr	x8, [sp, #24]
  40a7ec:	str	x8, [sp, #16]
  40a7f0:	str	wzr, [sp, #12]
  40a7f4:	ldr	w8, [sp, #12]
  40a7f8:	cmp	w8, #0xff
  40a7fc:	b.gt	40a824 <sqrt@plt+0x8d24>
  40a800:	ldr	x8, [sp, #16]
  40a804:	ldrsw	x9, [sp, #12]
  40a808:	add	x8, x8, x9
  40a80c:	mov	w10, #0x0                   	// #0
  40a810:	strb	w10, [x8]
  40a814:	ldr	w8, [sp, #12]
  40a818:	add	w8, w8, #0x1
  40a81c:	str	w8, [sp, #12]
  40a820:	b	40a7f4 <sqrt@plt+0x8cf4>
  40a824:	add	sp, sp, #0x20
  40a828:	ret
  40a82c:	sub	sp, sp, #0x20
  40a830:	stp	x29, x30, [sp, #16]
  40a834:	add	x29, sp, #0x10
  40a838:	str	x0, [sp, #8]
  40a83c:	ldr	x0, [sp, #8]
  40a840:	bl	40a7e0 <sqrt@plt+0x8ce0>
  40a844:	ldp	x29, x30, [sp, #16]
  40a848:	add	sp, sp, #0x20
  40a84c:	ret
  40a850:	sub	sp, sp, #0x30
  40a854:	stp	x29, x30, [sp, #32]
  40a858:	add	x29, sp, #0x20
  40a85c:	stur	x0, [x29, #-8]
  40a860:	str	x1, [sp, #16]
  40a864:	ldur	x8, [x29, #-8]
  40a868:	mov	x0, x8
  40a86c:	str	x8, [sp, #8]
  40a870:	bl	40a7e0 <sqrt@plt+0x8ce0>
  40a874:	ldr	x8, [sp, #16]
  40a878:	ldrb	w9, [x8]
  40a87c:	cbz	w9, 40a8a8 <sqrt@plt+0x8da8>
  40a880:	ldr	x8, [sp, #16]
  40a884:	add	x9, x8, #0x1
  40a888:	str	x9, [sp, #16]
  40a88c:	ldrb	w10, [x8]
  40a890:	mov	w8, w10
  40a894:	ldr	x9, [sp, #8]
  40a898:	add	x8, x9, x8
  40a89c:	mov	w10, #0x1                   	// #1
  40a8a0:	strb	w10, [x8]
  40a8a4:	b	40a874 <sqrt@plt+0x8d74>
  40a8a8:	ldp	x29, x30, [sp, #32]
  40a8ac:	add	sp, sp, #0x30
  40a8b0:	ret
  40a8b4:	sub	sp, sp, #0x30
  40a8b8:	stp	x29, x30, [sp, #32]
  40a8bc:	add	x29, sp, #0x20
  40a8c0:	stur	x0, [x29, #-8]
  40a8c4:	str	x1, [sp, #16]
  40a8c8:	ldur	x8, [x29, #-8]
  40a8cc:	mov	x0, x8
  40a8d0:	str	x8, [sp, #8]
  40a8d4:	bl	40a7e0 <sqrt@plt+0x8ce0>
  40a8d8:	ldr	x8, [sp, #16]
  40a8dc:	ldrb	w9, [x8]
  40a8e0:	cbz	w9, 40a90c <sqrt@plt+0x8e0c>
  40a8e4:	ldr	x8, [sp, #16]
  40a8e8:	add	x9, x8, #0x1
  40a8ec:	str	x9, [sp, #16]
  40a8f0:	ldrb	w10, [x8]
  40a8f4:	mov	w8, w10
  40a8f8:	ldr	x9, [sp, #8]
  40a8fc:	add	x8, x9, x8
  40a900:	mov	w10, #0x1                   	// #1
  40a904:	strb	w10, [x8]
  40a908:	b	40a8d8 <sqrt@plt+0x8dd8>
  40a90c:	ldp	x29, x30, [sp, #32]
  40a910:	add	sp, sp, #0x30
  40a914:	ret
  40a918:	sub	sp, sp, #0x10
  40a91c:	str	x0, [sp, #8]
  40a920:	str	w1, [sp, #4]
  40a924:	add	sp, sp, #0x10
  40a928:	ret
  40a92c:	sub	sp, sp, #0x20
  40a930:	str	x0, [sp, #24]
  40a934:	str	x1, [sp, #16]
  40a938:	ldr	x8, [sp, #24]
  40a93c:	str	wzr, [sp, #12]
  40a940:	str	x8, [sp]
  40a944:	ldr	w8, [sp, #12]
  40a948:	cmp	w8, #0xff
  40a94c:	b.gt	40a988 <sqrt@plt+0x8e88>
  40a950:	ldr	x8, [sp, #16]
  40a954:	ldrsw	x9, [sp, #12]
  40a958:	add	x8, x8, x9
  40a95c:	ldrb	w10, [x8]
  40a960:	cbz	w10, 40a978 <sqrt@plt+0x8e78>
  40a964:	ldrsw	x8, [sp, #12]
  40a968:	ldr	x9, [sp]
  40a96c:	add	x8, x9, x8
  40a970:	mov	w10, #0x1                   	// #1
  40a974:	strb	w10, [x8]
  40a978:	ldr	w8, [sp, #12]
  40a97c:	add	w8, w8, #0x1
  40a980:	str	w8, [sp, #12]
  40a984:	b	40a944 <sqrt@plt+0x8e44>
  40a988:	ldr	x0, [sp]
  40a98c:	add	sp, sp, #0x20
  40a990:	ret
  40a994:	sub	sp, sp, #0x50
  40a998:	stp	x29, x30, [sp, #64]
  40a99c:	add	x29, sp, #0x40
  40a9a0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a9a4:	add	x8, x8, #0xffc
  40a9a8:	stur	x0, [x29, #-8]
  40a9ac:	ldr	w9, [x8]
  40a9b0:	cbz	w9, 40a9b8 <sqrt@plt+0x8eb8>
  40a9b4:	b	40acd4 <sqrt@plt+0x91d4>
  40a9b8:	mov	w8, #0x1                   	// #1
  40a9bc:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a9c0:	add	x9, x9, #0xffc
  40a9c4:	str	w8, [x9]
  40a9c8:	stur	wzr, [x29, #-12]
  40a9cc:	ldur	w8, [x29, #-12]
  40a9d0:	cmp	w8, #0xff
  40a9d4:	b.gt	40acd4 <sqrt@plt+0x91d4>
  40a9d8:	ldur	w8, [x29, #-12]
  40a9dc:	and	w8, w8, #0xffffff80
  40a9e0:	mov	w9, #0x0                   	// #0
  40a9e4:	stur	w9, [x29, #-16]
  40a9e8:	cbnz	w8, 40aa00 <sqrt@plt+0x8f00>
  40a9ec:	ldur	w0, [x29, #-12]
  40a9f0:	bl	401960 <isalpha@plt>
  40a9f4:	cmp	w0, #0x0
  40a9f8:	cset	w8, ne  // ne = any
  40a9fc:	stur	w8, [x29, #-16]
  40aa00:	ldur	w8, [x29, #-16]
  40aa04:	and	w8, w8, #0x1
  40aa08:	ldursw	x9, [x29, #-12]
  40aa0c:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa10:	add	x10, x10, #0x4f9
  40aa14:	add	x9, x10, x9
  40aa18:	strb	w8, [x9]
  40aa1c:	ldur	w8, [x29, #-12]
  40aa20:	and	w8, w8, #0xffffff80
  40aa24:	mov	w11, #0x0                   	// #0
  40aa28:	stur	w11, [x29, #-20]
  40aa2c:	cbnz	w8, 40aa44 <sqrt@plt+0x8f44>
  40aa30:	ldur	w0, [x29, #-12]
  40aa34:	bl	4018f0 <isupper@plt>
  40aa38:	cmp	w0, #0x0
  40aa3c:	cset	w8, ne  // ne = any
  40aa40:	stur	w8, [x29, #-20]
  40aa44:	ldur	w8, [x29, #-20]
  40aa48:	and	w8, w8, #0x1
  40aa4c:	ldursw	x9, [x29, #-12]
  40aa50:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa54:	add	x10, x10, #0x5f9
  40aa58:	add	x9, x10, x9
  40aa5c:	strb	w8, [x9]
  40aa60:	ldur	w8, [x29, #-12]
  40aa64:	and	w8, w8, #0xffffff80
  40aa68:	mov	w11, #0x0                   	// #0
  40aa6c:	stur	w11, [x29, #-24]
  40aa70:	cbnz	w8, 40aa88 <sqrt@plt+0x8f88>
  40aa74:	ldur	w0, [x29, #-12]
  40aa78:	bl	4017d0 <islower@plt>
  40aa7c:	cmp	w0, #0x0
  40aa80:	cset	w8, ne  // ne = any
  40aa84:	stur	w8, [x29, #-24]
  40aa88:	ldur	w8, [x29, #-24]
  40aa8c:	and	w8, w8, #0x1
  40aa90:	ldursw	x9, [x29, #-12]
  40aa94:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa98:	add	x10, x10, #0x6f9
  40aa9c:	add	x9, x10, x9
  40aaa0:	strb	w8, [x9]
  40aaa4:	ldur	w8, [x29, #-12]
  40aaa8:	and	w8, w8, #0xffffff80
  40aaac:	mov	w11, #0x0                   	// #0
  40aab0:	stur	w11, [x29, #-28]
  40aab4:	cbnz	w8, 40aacc <sqrt@plt+0x8fcc>
  40aab8:	ldur	w0, [x29, #-12]
  40aabc:	bl	4019d0 <isdigit@plt>
  40aac0:	cmp	w0, #0x0
  40aac4:	cset	w8, ne  // ne = any
  40aac8:	stur	w8, [x29, #-28]
  40aacc:	ldur	w8, [x29, #-28]
  40aad0:	and	w8, w8, #0x1
  40aad4:	ldursw	x9, [x29, #-12]
  40aad8:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aadc:	add	x10, x10, #0x7f9
  40aae0:	add	x9, x10, x9
  40aae4:	strb	w8, [x9]
  40aae8:	ldur	w8, [x29, #-12]
  40aaec:	and	w8, w8, #0xffffff80
  40aaf0:	mov	w11, #0x0                   	// #0
  40aaf4:	str	w11, [sp, #32]
  40aaf8:	cbnz	w8, 40ab10 <sqrt@plt+0x9010>
  40aafc:	ldur	w0, [x29, #-12]
  40ab00:	bl	401880 <isxdigit@plt>
  40ab04:	cmp	w0, #0x0
  40ab08:	cset	w8, ne  // ne = any
  40ab0c:	str	w8, [sp, #32]
  40ab10:	ldr	w8, [sp, #32]
  40ab14:	and	w8, w8, #0x1
  40ab18:	ldursw	x9, [x29, #-12]
  40ab1c:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab20:	add	x10, x10, #0x8f9
  40ab24:	add	x9, x10, x9
  40ab28:	strb	w8, [x9]
  40ab2c:	ldur	w8, [x29, #-12]
  40ab30:	and	w8, w8, #0xffffff80
  40ab34:	mov	w11, #0x0                   	// #0
  40ab38:	str	w11, [sp, #28]
  40ab3c:	cbnz	w8, 40ab54 <sqrt@plt+0x9054>
  40ab40:	ldur	w0, [x29, #-12]
  40ab44:	bl	4017f0 <isspace@plt>
  40ab48:	cmp	w0, #0x0
  40ab4c:	cset	w8, ne  // ne = any
  40ab50:	str	w8, [sp, #28]
  40ab54:	ldr	w8, [sp, #28]
  40ab58:	and	w8, w8, #0x1
  40ab5c:	ldursw	x9, [x29, #-12]
  40ab60:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab64:	add	x10, x10, #0x9f9
  40ab68:	add	x9, x10, x9
  40ab6c:	strb	w8, [x9]
  40ab70:	ldur	w8, [x29, #-12]
  40ab74:	and	w8, w8, #0xffffff80
  40ab78:	mov	w11, #0x0                   	// #0
  40ab7c:	str	w11, [sp, #24]
  40ab80:	cbnz	w8, 40ab98 <sqrt@plt+0x9098>
  40ab84:	ldur	w0, [x29, #-12]
  40ab88:	bl	401a00 <ispunct@plt>
  40ab8c:	cmp	w0, #0x0
  40ab90:	cset	w8, ne  // ne = any
  40ab94:	str	w8, [sp, #24]
  40ab98:	ldr	w8, [sp, #24]
  40ab9c:	and	w8, w8, #0x1
  40aba0:	ldursw	x9, [x29, #-12]
  40aba4:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aba8:	add	x10, x10, #0xaf9
  40abac:	add	x9, x10, x9
  40abb0:	strb	w8, [x9]
  40abb4:	ldur	w8, [x29, #-12]
  40abb8:	and	w8, w8, #0xffffff80
  40abbc:	mov	w11, #0x0                   	// #0
  40abc0:	str	w11, [sp, #20]
  40abc4:	cbnz	w8, 40abdc <sqrt@plt+0x90dc>
  40abc8:	ldur	w0, [x29, #-12]
  40abcc:	bl	401770 <isalnum@plt>
  40abd0:	cmp	w0, #0x0
  40abd4:	cset	w8, ne  // ne = any
  40abd8:	str	w8, [sp, #20]
  40abdc:	ldr	w8, [sp, #20]
  40abe0:	and	w8, w8, #0x1
  40abe4:	ldursw	x9, [x29, #-12]
  40abe8:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40abec:	add	x10, x10, #0xbf9
  40abf0:	add	x9, x10, x9
  40abf4:	strb	w8, [x9]
  40abf8:	ldur	w8, [x29, #-12]
  40abfc:	and	w8, w8, #0xffffff80
  40ac00:	mov	w11, #0x0                   	// #0
  40ac04:	str	w11, [sp, #16]
  40ac08:	cbnz	w8, 40ac20 <sqrt@plt+0x9120>
  40ac0c:	ldur	w0, [x29, #-12]
  40ac10:	bl	4018d0 <isprint@plt>
  40ac14:	cmp	w0, #0x0
  40ac18:	cset	w8, ne  // ne = any
  40ac1c:	str	w8, [sp, #16]
  40ac20:	ldr	w8, [sp, #16]
  40ac24:	and	w8, w8, #0x1
  40ac28:	ldursw	x9, [x29, #-12]
  40ac2c:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac30:	add	x10, x10, #0xcf9
  40ac34:	add	x9, x10, x9
  40ac38:	strb	w8, [x9]
  40ac3c:	ldur	w8, [x29, #-12]
  40ac40:	and	w8, w8, #0xffffff80
  40ac44:	mov	w11, #0x0                   	// #0
  40ac48:	str	w11, [sp, #12]
  40ac4c:	cbnz	w8, 40ac64 <sqrt@plt+0x9164>
  40ac50:	ldur	w0, [x29, #-12]
  40ac54:	bl	4018a0 <isgraph@plt>
  40ac58:	cmp	w0, #0x0
  40ac5c:	cset	w8, ne  // ne = any
  40ac60:	str	w8, [sp, #12]
  40ac64:	ldr	w8, [sp, #12]
  40ac68:	and	w8, w8, #0x1
  40ac6c:	ldursw	x9, [x29, #-12]
  40ac70:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac74:	add	x10, x10, #0xdf9
  40ac78:	add	x9, x10, x9
  40ac7c:	strb	w8, [x9]
  40ac80:	ldur	w8, [x29, #-12]
  40ac84:	and	w8, w8, #0xffffff80
  40ac88:	mov	w11, #0x0                   	// #0
  40ac8c:	str	w11, [sp, #8]
  40ac90:	cbnz	w8, 40aca8 <sqrt@plt+0x91a8>
  40ac94:	ldur	w0, [x29, #-12]
  40ac98:	bl	401a10 <iscntrl@plt>
  40ac9c:	cmp	w0, #0x0
  40aca0:	cset	w8, ne  // ne = any
  40aca4:	str	w8, [sp, #8]
  40aca8:	ldr	w8, [sp, #8]
  40acac:	and	w8, w8, #0x1
  40acb0:	ldursw	x9, [x29, #-12]
  40acb4:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40acb8:	add	x10, x10, #0xef9
  40acbc:	add	x9, x10, x9
  40acc0:	strb	w8, [x9]
  40acc4:	ldur	w8, [x29, #-12]
  40acc8:	add	w8, w8, #0x1
  40accc:	stur	w8, [x29, #-12]
  40acd0:	b	40a9cc <sqrt@plt+0x8ecc>
  40acd4:	ldp	x29, x30, [sp, #64]
  40acd8:	add	sp, sp, #0x50
  40acdc:	ret
  40ace0:	sub	sp, sp, #0x20
  40ace4:	mov	w8, #0x1                   	// #1
  40ace8:	str	x0, [sp, #24]
  40acec:	str	x1, [sp, #16]
  40acf0:	ldr	x9, [sp, #24]
  40acf4:	str	w8, [x9]
  40acf8:	ldr	x10, [sp, #16]
  40acfc:	str	x9, [sp, #8]
  40ad00:	cbz	x10, 40ad10 <sqrt@plt+0x9210>
  40ad04:	ldr	x8, [sp, #16]
  40ad08:	str	x8, [sp]
  40ad0c:	b	40ad1c <sqrt@plt+0x921c>
  40ad10:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40ad14:	add	x8, x8, #0x7e8
  40ad18:	str	x8, [sp]
  40ad1c:	ldr	x8, [sp]
  40ad20:	ldr	x9, [sp, #8]
  40ad24:	str	x8, [x9, #8]
  40ad28:	add	sp, sp, #0x20
  40ad2c:	ret
  40ad30:	sub	sp, sp, #0x10
  40ad34:	str	x0, [sp, #8]
  40ad38:	ldr	x8, [sp, #8]
  40ad3c:	str	wzr, [x8]
  40ad40:	add	sp, sp, #0x10
  40ad44:	ret
  40ad48:	sub	sp, sp, #0x10
  40ad4c:	mov	w8, #0x3                   	// #3
  40ad50:	str	x0, [sp, #8]
  40ad54:	str	w1, [sp, #4]
  40ad58:	ldr	x9, [sp, #8]
  40ad5c:	str	w8, [x9]
  40ad60:	ldr	w8, [sp, #4]
  40ad64:	str	w8, [x9, #8]
  40ad68:	add	sp, sp, #0x10
  40ad6c:	ret
  40ad70:	sub	sp, sp, #0x10
  40ad74:	mov	w8, #0x4                   	// #4
  40ad78:	str	x0, [sp, #8]
  40ad7c:	str	w1, [sp, #4]
  40ad80:	ldr	x9, [sp, #8]
  40ad84:	str	w8, [x9]
  40ad88:	ldr	w8, [sp, #4]
  40ad8c:	str	w8, [x9, #8]
  40ad90:	add	sp, sp, #0x10
  40ad94:	ret
  40ad98:	sub	sp, sp, #0x10
  40ad9c:	mov	w8, #0x2                   	// #2
  40ada0:	str	x0, [sp, #8]
  40ada4:	strb	w1, [sp, #7]
  40ada8:	ldr	x9, [sp, #8]
  40adac:	str	w8, [x9]
  40adb0:	ldrb	w8, [sp, #7]
  40adb4:	strb	w8, [x9, #8]
  40adb8:	add	sp, sp, #0x10
  40adbc:	ret
  40adc0:	sub	sp, sp, #0x10
  40adc4:	mov	w8, #0x2                   	// #2
  40adc8:	str	x0, [sp, #8]
  40adcc:	strb	w1, [sp, #7]
  40add0:	ldr	x9, [sp, #8]
  40add4:	str	w8, [x9]
  40add8:	ldrb	w8, [sp, #7]
  40addc:	strb	w8, [x9, #8]
  40ade0:	add	sp, sp, #0x10
  40ade4:	ret
  40ade8:	sub	sp, sp, #0x10
  40adec:	mov	w8, #0x5                   	// #5
  40adf0:	str	x0, [sp, #8]
  40adf4:	str	d0, [sp]
  40adf8:	ldr	x9, [sp, #8]
  40adfc:	str	w8, [x9]
  40ae00:	ldr	x10, [sp]
  40ae04:	str	x10, [x9, #8]
  40ae08:	add	sp, sp, #0x10
  40ae0c:	ret
  40ae10:	sub	sp, sp, #0x10
  40ae14:	str	x0, [sp, #8]
  40ae18:	ldr	x8, [sp, #8]
  40ae1c:	ldr	w9, [x8]
  40ae20:	cmp	w9, #0x0
  40ae24:	cset	w9, eq  // eq = none
  40ae28:	and	w0, w9, #0x1
  40ae2c:	add	sp, sp, #0x10
  40ae30:	ret
  40ae34:	sub	sp, sp, #0x30
  40ae38:	stp	x29, x30, [sp, #32]
  40ae3c:	add	x29, sp, #0x20
  40ae40:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae44:	add	x8, x8, #0x330
  40ae48:	stur	x0, [x29, #-8]
  40ae4c:	ldur	x9, [x29, #-8]
  40ae50:	ldr	w10, [x9]
  40ae54:	subs	w10, w10, #0x0
  40ae58:	mov	w11, w10
  40ae5c:	ubfx	x11, x11, #0, #32
  40ae60:	cmp	x11, #0x5
  40ae64:	str	x8, [sp, #16]
  40ae68:	str	x9, [sp, #8]
  40ae6c:	str	x11, [sp]
  40ae70:	b.hi	40af14 <sqrt@plt+0x9414>  // b.pmore
  40ae74:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40ae78:	add	x8, x8, #0x794
  40ae7c:	ldr	x11, [sp]
  40ae80:	ldrsw	x10, [x8, x11, lsl #2]
  40ae84:	add	x9, x8, x10
  40ae88:	br	x9
  40ae8c:	ldr	x8, [sp, #8]
  40ae90:	ldr	w0, [x8, #8]
  40ae94:	bl	411ff4 <sqrt@plt+0x104f4>
  40ae98:	ldr	x8, [sp, #16]
  40ae9c:	ldr	x1, [x8]
  40aea0:	bl	401720 <fputs@plt>
  40aea4:	b	40af14 <sqrt@plt+0x9414>
  40aea8:	ldr	x8, [sp, #8]
  40aeac:	ldr	w0, [x8, #8]
  40aeb0:	bl	4120d8 <sqrt@plt+0x105d8>
  40aeb4:	ldr	x8, [sp, #16]
  40aeb8:	ldr	x1, [x8]
  40aebc:	bl	401720 <fputs@plt>
  40aec0:	b	40af14 <sqrt@plt+0x9414>
  40aec4:	ldr	x8, [sp, #8]
  40aec8:	ldrb	w0, [x8, #8]
  40aecc:	ldr	x9, [sp, #16]
  40aed0:	ldr	x1, [x9]
  40aed4:	bl	4017c0 <putc@plt>
  40aed8:	b	40af14 <sqrt@plt+0x9414>
  40aedc:	ldr	x8, [sp, #8]
  40aee0:	ldr	x0, [x8, #8]
  40aee4:	ldr	x9, [sp, #16]
  40aee8:	ldr	x1, [x9]
  40aeec:	bl	401720 <fputs@plt>
  40aef0:	b	40af14 <sqrt@plt+0x9414>
  40aef4:	ldr	x8, [sp, #16]
  40aef8:	ldr	x0, [x8]
  40aefc:	ldr	x9, [sp, #8]
  40af00:	ldr	d0, [x9, #8]
  40af04:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40af08:	add	x1, x1, #0x7ef
  40af0c:	bl	401790 <fprintf@plt>
  40af10:	b	40af14 <sqrt@plt+0x9414>
  40af14:	ldp	x29, x30, [sp, #32]
  40af18:	add	sp, sp, #0x30
  40af1c:	ret
  40af20:	sub	sp, sp, #0x50
  40af24:	stp	x29, x30, [sp, #64]
  40af28:	add	x29, sp, #0x40
  40af2c:	mov	w8, #0x62                  	// #98
  40af30:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40af34:	add	x9, x9, #0x7f2
  40af38:	stur	x0, [x29, #-8]
  40af3c:	stur	x1, [x29, #-16]
  40af40:	stur	x2, [x29, #-24]
  40af44:	str	x3, [sp, #32]
  40af48:	ldur	x10, [x29, #-8]
  40af4c:	cmp	x10, #0x0
  40af50:	cset	w11, ne  // ne = any
  40af54:	and	w0, w11, #0x1
  40af58:	mov	w1, w8
  40af5c:	mov	x2, x9
  40af60:	str	x9, [sp, #16]
  40af64:	bl	4094ec <sqrt@plt+0x79ec>
  40af68:	ldur	x8, [x29, #-8]
  40af6c:	add	x9, x8, #0x1
  40af70:	stur	x9, [x29, #-8]
  40af74:	ldrb	w10, [x8]
  40af78:	strb	w10, [sp, #31]
  40af7c:	cbz	w10, 40b0ac <sqrt@plt+0x95ac>
  40af80:	ldrb	w8, [sp, #31]
  40af84:	cmp	w8, #0x25
  40af88:	b.ne	40b094 <sqrt@plt+0x9594>  // b.any
  40af8c:	ldur	x8, [x29, #-8]
  40af90:	add	x9, x8, #0x1
  40af94:	stur	x9, [x29, #-8]
  40af98:	ldrb	w10, [x8]
  40af9c:	strb	w10, [sp, #31]
  40afa0:	ldrb	w10, [sp, #31]
  40afa4:	subs	w10, w10, #0x25
  40afa8:	mov	w8, w10
  40afac:	ubfx	x8, x8, #0, #32
  40afb0:	cmp	x8, #0xe
  40afb4:	str	x8, [sp, #8]
  40afb8:	b.hi	40b07c <sqrt@plt+0x957c>  // b.pmore
  40afbc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40afc0:	add	x8, x8, #0x7ac
  40afc4:	ldr	x11, [sp, #8]
  40afc8:	ldrsw	x10, [x8, x11, lsl #2]
  40afcc:	add	x9, x8, x10
  40afd0:	br	x9
  40afd4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40afd8:	add	x8, x8, #0x330
  40afdc:	ldr	x1, [x8]
  40afe0:	mov	w0, #0x25                  	// #37
  40afe4:	bl	401900 <fputc@plt>
  40afe8:	b	40b090 <sqrt@plt+0x9590>
  40afec:	ldur	x0, [x29, #-16]
  40aff0:	bl	40ae10 <sqrt@plt+0x9310>
  40aff4:	cmp	w0, #0x0
  40aff8:	cset	w8, ne  // ne = any
  40affc:	eor	w8, w8, #0x1
  40b000:	and	w0, w8, #0x1
  40b004:	mov	w1, #0x6c                  	// #108
  40b008:	ldr	x2, [sp, #16]
  40b00c:	bl	4094ec <sqrt@plt+0x79ec>
  40b010:	ldur	x0, [x29, #-16]
  40b014:	bl	40ae34 <sqrt@plt+0x9334>
  40b018:	b	40b090 <sqrt@plt+0x9590>
  40b01c:	ldur	x0, [x29, #-24]
  40b020:	bl	40ae10 <sqrt@plt+0x9310>
  40b024:	cmp	w0, #0x0
  40b028:	cset	w8, ne  // ne = any
  40b02c:	eor	w8, w8, #0x1
  40b030:	and	w0, w8, #0x1
  40b034:	mov	w1, #0x70                  	// #112
  40b038:	ldr	x2, [sp, #16]
  40b03c:	bl	4094ec <sqrt@plt+0x79ec>
  40b040:	ldur	x0, [x29, #-24]
  40b044:	bl	40ae34 <sqrt@plt+0x9334>
  40b048:	b	40b090 <sqrt@plt+0x9590>
  40b04c:	ldr	x0, [sp, #32]
  40b050:	bl	40ae10 <sqrt@plt+0x9310>
  40b054:	cmp	w0, #0x0
  40b058:	cset	w8, ne  // ne = any
  40b05c:	eor	w8, w8, #0x1
  40b060:	and	w0, w8, #0x1
  40b064:	mov	w1, #0x74                  	// #116
  40b068:	ldr	x2, [sp, #16]
  40b06c:	bl	4094ec <sqrt@plt+0x79ec>
  40b070:	ldr	x0, [sp, #32]
  40b074:	bl	40ae34 <sqrt@plt+0x9334>
  40b078:	b	40b090 <sqrt@plt+0x9590>
  40b07c:	mov	w8, wzr
  40b080:	mov	w0, w8
  40b084:	mov	w1, #0x78                  	// #120
  40b088:	ldr	x2, [sp, #16]
  40b08c:	bl	4094ec <sqrt@plt+0x79ec>
  40b090:	b	40b0a8 <sqrt@plt+0x95a8>
  40b094:	ldrb	w0, [sp, #31]
  40b098:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b09c:	add	x8, x8, #0x330
  40b0a0:	ldr	x1, [x8]
  40b0a4:	bl	4017c0 <putc@plt>
  40b0a8:	b	40af68 <sqrt@plt+0x9468>
  40b0ac:	ldp	x29, x30, [sp, #64]
  40b0b0:	add	sp, sp, #0x50
  40b0b4:	ret
  40b0b8:	sub	sp, sp, #0x30
  40b0bc:	stp	x29, x30, [sp, #32]
  40b0c0:	add	x29, sp, #0x20
  40b0c4:	mov	w8, #0x1                   	// #1
  40b0c8:	stur	x0, [x29, #-8]
  40b0cc:	str	x1, [sp, #16]
  40b0d0:	str	x2, [sp, #8]
  40b0d4:	str	x3, [sp]
  40b0d8:	ldur	x1, [x29, #-8]
  40b0dc:	ldr	x2, [sp, #16]
  40b0e0:	ldr	x3, [sp, #8]
  40b0e4:	ldr	x4, [sp]
  40b0e8:	mov	w0, w8
  40b0ec:	bl	40b0fc <sqrt@plt+0x95fc>
  40b0f0:	ldp	x29, x30, [sp, #32]
  40b0f4:	add	sp, sp, #0x30
  40b0f8:	ret
  40b0fc:	sub	sp, sp, #0x40
  40b100:	stp	x29, x30, [sp, #48]
  40b104:	add	x29, sp, #0x30
  40b108:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b10c:	add	x8, x8, #0x488
  40b110:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b114:	add	x9, x9, #0x490
  40b118:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b11c:	add	x10, x10, #0x498
  40b120:	stur	w0, [x29, #-4]
  40b124:	stur	x1, [x29, #-16]
  40b128:	str	x2, [sp, #24]
  40b12c:	str	x3, [sp, #16]
  40b130:	str	x4, [sp, #8]
  40b134:	ldr	x0, [x8]
  40b138:	ldr	x1, [x9]
  40b13c:	ldr	w2, [x10]
  40b140:	ldur	w3, [x29, #-4]
  40b144:	ldur	x4, [x29, #-16]
  40b148:	ldr	x5, [sp, #24]
  40b14c:	ldr	x6, [sp, #16]
  40b150:	ldr	x7, [sp, #8]
  40b154:	bl	40b248 <sqrt@plt+0x9748>
  40b158:	ldp	x29, x30, [sp, #48]
  40b15c:	add	sp, sp, #0x40
  40b160:	ret
  40b164:	sub	sp, sp, #0x30
  40b168:	stp	x29, x30, [sp, #32]
  40b16c:	add	x29, sp, #0x20
  40b170:	mov	w8, wzr
  40b174:	stur	x0, [x29, #-8]
  40b178:	str	x1, [sp, #16]
  40b17c:	str	x2, [sp, #8]
  40b180:	str	x3, [sp]
  40b184:	ldur	x1, [x29, #-8]
  40b188:	ldr	x2, [sp, #16]
  40b18c:	ldr	x3, [sp, #8]
  40b190:	ldr	x4, [sp]
  40b194:	mov	w0, w8
  40b198:	bl	40b0fc <sqrt@plt+0x95fc>
  40b19c:	ldp	x29, x30, [sp, #32]
  40b1a0:	add	sp, sp, #0x30
  40b1a4:	ret
  40b1a8:	sub	sp, sp, #0x30
  40b1ac:	stp	x29, x30, [sp, #32]
  40b1b0:	add	x29, sp, #0x20
  40b1b4:	mov	w8, #0x2                   	// #2
  40b1b8:	stur	x0, [x29, #-8]
  40b1bc:	str	x1, [sp, #16]
  40b1c0:	str	x2, [sp, #8]
  40b1c4:	str	x3, [sp]
  40b1c8:	ldur	x1, [x29, #-8]
  40b1cc:	ldr	x2, [sp, #16]
  40b1d0:	ldr	x3, [sp, #8]
  40b1d4:	ldr	x4, [sp]
  40b1d8:	mov	w0, w8
  40b1dc:	bl	40b0fc <sqrt@plt+0x95fc>
  40b1e0:	ldp	x29, x30, [sp, #32]
  40b1e4:	add	sp, sp, #0x30
  40b1e8:	ret
  40b1ec:	sub	sp, sp, #0x40
  40b1f0:	stp	x29, x30, [sp, #48]
  40b1f4:	add	x29, sp, #0x30
  40b1f8:	mov	x8, xzr
  40b1fc:	mov	w9, #0x1                   	// #1
  40b200:	stur	x0, [x29, #-8]
  40b204:	stur	w1, [x29, #-12]
  40b208:	str	x2, [sp, #24]
  40b20c:	str	x3, [sp, #16]
  40b210:	str	x4, [sp, #8]
  40b214:	str	x5, [sp]
  40b218:	ldur	x0, [x29, #-8]
  40b21c:	ldur	w2, [x29, #-12]
  40b220:	ldr	x4, [sp, #24]
  40b224:	ldr	x5, [sp, #16]
  40b228:	ldr	x6, [sp, #8]
  40b22c:	ldr	x7, [sp]
  40b230:	mov	x1, x8
  40b234:	mov	w3, w9
  40b238:	bl	40b248 <sqrt@plt+0x9748>
  40b23c:	ldp	x29, x30, [sp, #48]
  40b240:	add	sp, sp, #0x40
  40b244:	ret
  40b248:	sub	sp, sp, #0x60
  40b24c:	stp	x29, x30, [sp, #80]
  40b250:	add	x29, sp, #0x50
  40b254:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  40b258:	add	x8, x8, #0x518
  40b25c:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b260:	add	x9, x9, #0x330
  40b264:	stur	x0, [x29, #-8]
  40b268:	stur	x1, [x29, #-16]
  40b26c:	stur	w2, [x29, #-20]
  40b270:	stur	w3, [x29, #-24]
  40b274:	stur	x4, [x29, #-32]
  40b278:	str	x5, [sp, #40]
  40b27c:	str	x6, [sp, #32]
  40b280:	str	x7, [sp, #24]
  40b284:	str	wzr, [sp, #20]
  40b288:	ldr	x8, [x8]
  40b28c:	str	x9, [sp, #8]
  40b290:	cbz	x8, 40b2bc <sqrt@plt+0x97bc>
  40b294:	ldr	x8, [sp, #8]
  40b298:	ldr	x0, [x8]
  40b29c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  40b2a0:	add	x9, x9, #0x518
  40b2a4:	ldr	x2, [x9]
  40b2a8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40b2ac:	add	x1, x1, #0x80f
  40b2b0:	bl	401790 <fprintf@plt>
  40b2b4:	mov	w10, #0x1                   	// #1
  40b2b8:	str	w10, [sp, #20]
  40b2bc:	ldur	w8, [x29, #-20]
  40b2c0:	cmp	w8, #0x0
  40b2c4:	cset	w8, lt  // lt = tstop
  40b2c8:	tbnz	w8, #0, 40b344 <sqrt@plt+0x9844>
  40b2cc:	ldur	x8, [x29, #-8]
  40b2d0:	cbz	x8, 40b344 <sqrt@plt+0x9844>
  40b2d4:	ldur	x0, [x29, #-8]
  40b2d8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  40b2dc:	add	x1, x1, #0x3f6
  40b2e0:	bl	4019b0 <strcmp@plt>
  40b2e4:	cbnz	w0, 40b2f4 <sqrt@plt+0x97f4>
  40b2e8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40b2ec:	add	x8, x8, #0x1c2
  40b2f0:	stur	x8, [x29, #-8]
  40b2f4:	ldur	x8, [x29, #-16]
  40b2f8:	cbz	x8, 40b320 <sqrt@plt+0x9820>
  40b2fc:	ldr	x8, [sp, #8]
  40b300:	ldr	x0, [x8]
  40b304:	ldur	x2, [x29, #-8]
  40b308:	ldur	x3, [x29, #-16]
  40b30c:	ldur	w4, [x29, #-20]
  40b310:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40b314:	add	x1, x1, #0x813
  40b318:	bl	401790 <fprintf@plt>
  40b31c:	b	40b33c <sqrt@plt+0x983c>
  40b320:	ldr	x8, [sp, #8]
  40b324:	ldr	x0, [x8]
  40b328:	ldur	x2, [x29, #-8]
  40b32c:	ldur	w3, [x29, #-20]
  40b330:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40b334:	add	x1, x1, #0x81f
  40b338:	bl	401790 <fprintf@plt>
  40b33c:	mov	w8, #0x1                   	// #1
  40b340:	str	w8, [sp, #20]
  40b344:	ldr	w8, [sp, #20]
  40b348:	cbz	w8, 40b360 <sqrt@plt+0x9860>
  40b34c:	ldr	x8, [sp, #8]
  40b350:	ldr	x1, [x8]
  40b354:	mov	w0, #0x20                  	// #32
  40b358:	bl	401900 <fputc@plt>
  40b35c:	str	wzr, [sp, #20]
  40b360:	ldur	w8, [x29, #-24]
  40b364:	str	w8, [sp, #4]
  40b368:	cbz	w8, 40b3bc <sqrt@plt+0x98bc>
  40b36c:	b	40b370 <sqrt@plt+0x9870>
  40b370:	ldr	w8, [sp, #4]
  40b374:	cmp	w8, #0x1
  40b378:	b.eq	40b3b8 <sqrt@plt+0x98b8>  // b.none
  40b37c:	b	40b380 <sqrt@plt+0x9880>
  40b380:	ldr	w8, [sp, #4]
  40b384:	cmp	w8, #0x2
  40b388:	cset	w9, eq  // eq = none
  40b38c:	eor	w9, w9, #0x1
  40b390:	tbnz	w9, #0, 40b3d8 <sqrt@plt+0x98d8>
  40b394:	b	40b398 <sqrt@plt+0x9898>
  40b398:	ldr	x8, [sp, #8]
  40b39c:	ldr	x1, [x8]
  40b3a0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40b3a4:	add	x0, x0, #0x826
  40b3a8:	bl	401720 <fputs@plt>
  40b3ac:	mov	w9, #0x1                   	// #1
  40b3b0:	str	w9, [sp, #20]
  40b3b4:	b	40b3d8 <sqrt@plt+0x98d8>
  40b3b8:	b	40b3d8 <sqrt@plt+0x98d8>
  40b3bc:	ldr	x8, [sp, #8]
  40b3c0:	ldr	x1, [x8]
  40b3c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40b3c8:	add	x0, x0, #0x833
  40b3cc:	bl	401720 <fputs@plt>
  40b3d0:	mov	w9, #0x1                   	// #1
  40b3d4:	str	w9, [sp, #20]
  40b3d8:	ldr	w8, [sp, #20]
  40b3dc:	cbz	w8, 40b3f0 <sqrt@plt+0x98f0>
  40b3e0:	ldr	x8, [sp, #8]
  40b3e4:	ldr	x1, [x8]
  40b3e8:	mov	w0, #0x20                  	// #32
  40b3ec:	bl	401900 <fputc@plt>
  40b3f0:	ldur	x0, [x29, #-32]
  40b3f4:	ldr	x1, [sp, #40]
  40b3f8:	ldr	x2, [sp, #32]
  40b3fc:	ldr	x3, [sp, #24]
  40b400:	bl	40af20 <sqrt@plt+0x9420>
  40b404:	ldr	x8, [sp, #8]
  40b408:	ldr	x1, [x8]
  40b40c:	mov	w0, #0xa                   	// #10
  40b410:	bl	401900 <fputc@plt>
  40b414:	ldr	x8, [sp, #8]
  40b418:	ldr	x9, [x8]
  40b41c:	mov	x0, x9
  40b420:	bl	401930 <fflush@plt>
  40b424:	ldur	w10, [x29, #-24]
  40b428:	cmp	w10, #0x2
  40b42c:	b.ne	40b434 <sqrt@plt+0x9934>  // b.any
  40b430:	bl	40b4f8 <sqrt@plt+0x99f8>
  40b434:	ldp	x29, x30, [sp, #80]
  40b438:	add	sp, sp, #0x60
  40b43c:	ret
  40b440:	sub	sp, sp, #0x40
  40b444:	stp	x29, x30, [sp, #48]
  40b448:	add	x29, sp, #0x30
  40b44c:	mov	x8, xzr
  40b450:	mov	w9, wzr
  40b454:	stur	x0, [x29, #-8]
  40b458:	stur	w1, [x29, #-12]
  40b45c:	str	x2, [sp, #24]
  40b460:	str	x3, [sp, #16]
  40b464:	str	x4, [sp, #8]
  40b468:	str	x5, [sp]
  40b46c:	ldur	x0, [x29, #-8]
  40b470:	ldur	w2, [x29, #-12]
  40b474:	ldr	x4, [sp, #24]
  40b478:	ldr	x5, [sp, #16]
  40b47c:	ldr	x6, [sp, #8]
  40b480:	ldr	x7, [sp]
  40b484:	mov	x1, x8
  40b488:	mov	w3, w9
  40b48c:	bl	40b248 <sqrt@plt+0x9748>
  40b490:	ldp	x29, x30, [sp, #48]
  40b494:	add	sp, sp, #0x40
  40b498:	ret
  40b49c:	sub	sp, sp, #0x40
  40b4a0:	stp	x29, x30, [sp, #48]
  40b4a4:	add	x29, sp, #0x30
  40b4a8:	mov	x8, xzr
  40b4ac:	mov	w9, #0x2                   	// #2
  40b4b0:	stur	x0, [x29, #-8]
  40b4b4:	stur	w1, [x29, #-12]
  40b4b8:	str	x2, [sp, #24]
  40b4bc:	str	x3, [sp, #16]
  40b4c0:	str	x4, [sp, #8]
  40b4c4:	str	x5, [sp]
  40b4c8:	ldur	x0, [x29, #-8]
  40b4cc:	ldur	w2, [x29, #-12]
  40b4d0:	ldr	x4, [sp, #24]
  40b4d4:	ldr	x5, [sp, #16]
  40b4d8:	ldr	x6, [sp, #8]
  40b4dc:	ldr	x7, [sp]
  40b4e0:	mov	x1, x8
  40b4e4:	mov	w3, w9
  40b4e8:	bl	40b248 <sqrt@plt+0x9748>
  40b4ec:	ldp	x29, x30, [sp, #48]
  40b4f0:	add	sp, sp, #0x40
  40b4f4:	ret
  40b4f8:	stp	x29, x30, [sp, #-16]!
  40b4fc:	mov	x29, sp
  40b500:	mov	w0, #0x3                   	// #3
  40b504:	bl	401a70 <exit@plt>
  40b508:	sub	sp, sp, #0x20
  40b50c:	mov	w8, #0x1                   	// #1
  40b510:	mov	x9, xzr
  40b514:	str	x0, [sp, #24]
  40b518:	str	x1, [sp, #16]
  40b51c:	str	x2, [sp, #8]
  40b520:	ldr	x10, [sp, #24]
  40b524:	ldr	x11, [sp, #16]
  40b528:	str	x11, [x10]
  40b52c:	ldr	x11, [sp, #8]
  40b530:	str	x11, [x10, #8]
  40b534:	str	wzr, [x10, #16]
  40b538:	str	wzr, [x10, #20]
  40b53c:	str	w8, [x10, #24]
  40b540:	str	wzr, [x10, #28]
  40b544:	str	x9, [x10, #32]
  40b548:	add	sp, sp, #0x20
  40b54c:	ret
  40b550:	sub	sp, sp, #0x30
  40b554:	stp	x29, x30, [sp, #32]
  40b558:	add	x29, sp, #0x20
  40b55c:	stur	x0, [x29, #-8]
  40b560:	ldur	x8, [x29, #-8]
  40b564:	ldr	x9, [x8, #32]
  40b568:	str	x8, [sp, #16]
  40b56c:	str	x9, [sp, #8]
  40b570:	cbz	x9, 40b57c <sqrt@plt+0x9a7c>
  40b574:	ldr	x0, [sp, #8]
  40b578:	bl	401970 <_ZdaPv@plt>
  40b57c:	ldr	x8, [sp, #16]
  40b580:	ldr	x0, [x8, #8]
  40b584:	bl	401820 <free@plt>
  40b588:	ldr	x8, [sp, #16]
  40b58c:	ldr	x9, [x8]
  40b590:	cbz	x9, 40b5a4 <sqrt@plt+0x9aa4>
  40b594:	ldr	x8, [sp, #16]
  40b598:	ldr	x0, [x8]
  40b59c:	bl	4017e0 <fclose@plt>
  40b5a0:	b	40b5a4 <sqrt@plt+0x9aa4>
  40b5a4:	ldp	x29, x30, [sp, #32]
  40b5a8:	add	sp, sp, #0x30
  40b5ac:	ret
  40b5b0:	bl	40531c <sqrt@plt+0x381c>
  40b5b4:	sub	sp, sp, #0x60
  40b5b8:	stp	x29, x30, [sp, #80]
  40b5bc:	add	x29, sp, #0x50
  40b5c0:	stur	x0, [x29, #-16]
  40b5c4:	ldur	x8, [x29, #-16]
  40b5c8:	ldr	x9, [x8]
  40b5cc:	str	x8, [sp, #16]
  40b5d0:	cbnz	x9, 40b5dc <sqrt@plt+0x9adc>
  40b5d4:	stur	wzr, [x29, #-4]
  40b5d8:	b	40b7c0 <sqrt@plt+0x9cc0>
  40b5dc:	ldr	x8, [sp, #16]
  40b5e0:	ldr	x9, [x8, #32]
  40b5e4:	cbnz	x9, 40b600 <sqrt@plt+0x9b00>
  40b5e8:	mov	x0, #0x80                  	// #128
  40b5ec:	bl	401710 <_Znam@plt>
  40b5f0:	ldr	x8, [sp, #16]
  40b5f4:	str	x0, [x8, #32]
  40b5f8:	mov	w9, #0x80                  	// #128
  40b5fc:	str	w9, [x8, #20]
  40b600:	stur	wzr, [x29, #-20]
  40b604:	ldr	x8, [sp, #16]
  40b608:	ldr	x0, [x8]
  40b60c:	bl	4018b0 <getc@plt>
  40b610:	stur	w0, [x29, #-24]
  40b614:	ldur	w9, [x29, #-24]
  40b618:	mov	w10, #0xffffffff            	// #-1
  40b61c:	cmp	w9, w10
  40b620:	b.ne	40b628 <sqrt@plt+0x9b28>  // b.any
  40b624:	b	40b724 <sqrt@plt+0x9c24>
  40b628:	ldur	w0, [x29, #-24]
  40b62c:	bl	40fab4 <sqrt@plt+0xdfb4>
  40b630:	cbz	w0, 40b670 <sqrt@plt+0x9b70>
  40b634:	ldur	w1, [x29, #-24]
  40b638:	add	x8, sp, #0x28
  40b63c:	mov	x0, x8
  40b640:	str	x8, [sp, #8]
  40b644:	bl	40ad48 <sqrt@plt+0x9248>
  40b648:	ldr	x0, [sp, #16]
  40b64c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40b650:	add	x1, x1, #0x908
  40b654:	ldr	x2, [sp, #8]
  40b658:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40b65c:	add	x8, x8, #0x0
  40b660:	mov	x3, x8
  40b664:	mov	x4, x8
  40b668:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40b66c:	b	40b720 <sqrt@plt+0x9c20>
  40b670:	ldur	w8, [x29, #-20]
  40b674:	add	w8, w8, #0x1
  40b678:	ldr	x9, [sp, #16]
  40b67c:	ldr	w10, [x9, #20]
  40b680:	cmp	w8, w10
  40b684:	b.lt	40b6ec <sqrt@plt+0x9bec>  // b.tstop
  40b688:	ldr	x8, [sp, #16]
  40b68c:	ldr	x9, [x8, #32]
  40b690:	str	x9, [sp, #32]
  40b694:	ldr	w10, [x8, #20]
  40b698:	mov	w11, #0x2                   	// #2
  40b69c:	mul	w10, w10, w11
  40b6a0:	mov	w0, w10
  40b6a4:	sxtw	x0, w0
  40b6a8:	bl	401710 <_Znam@plt>
  40b6ac:	ldr	x8, [sp, #16]
  40b6b0:	str	x0, [x8, #32]
  40b6b4:	ldr	x0, [x8, #32]
  40b6b8:	ldr	x1, [sp, #32]
  40b6bc:	ldrsw	x2, [x8, #20]
  40b6c0:	bl	401730 <memcpy@plt>
  40b6c4:	ldr	x8, [sp, #32]
  40b6c8:	str	x8, [sp]
  40b6cc:	cbz	x8, 40b6d8 <sqrt@plt+0x9bd8>
  40b6d0:	ldr	x0, [sp]
  40b6d4:	bl	401970 <_ZdaPv@plt>
  40b6d8:	ldr	x8, [sp, #16]
  40b6dc:	ldr	w9, [x8, #20]
  40b6e0:	mov	w10, #0x2                   	// #2
  40b6e4:	mul	w9, w9, w10
  40b6e8:	str	w9, [x8, #20]
  40b6ec:	ldur	w8, [x29, #-24]
  40b6f0:	ldr	x9, [sp, #16]
  40b6f4:	ldr	x10, [x9, #32]
  40b6f8:	ldursw	x11, [x29, #-20]
  40b6fc:	mov	w12, w11
  40b700:	add	w12, w12, #0x1
  40b704:	stur	w12, [x29, #-20]
  40b708:	add	x10, x10, x11
  40b70c:	strb	w8, [x10]
  40b710:	ldur	w8, [x29, #-24]
  40b714:	cmp	w8, #0xa
  40b718:	b.ne	40b720 <sqrt@plt+0x9c20>  // b.any
  40b71c:	b	40b724 <sqrt@plt+0x9c24>
  40b720:	b	40b604 <sqrt@plt+0x9b04>
  40b724:	ldur	w8, [x29, #-20]
  40b728:	cbnz	w8, 40b730 <sqrt@plt+0x9c30>
  40b72c:	b	40b7bc <sqrt@plt+0x9cbc>
  40b730:	ldr	x8, [sp, #16]
  40b734:	ldr	x9, [x8, #32]
  40b738:	ldursw	x10, [x29, #-20]
  40b73c:	add	x9, x9, x10
  40b740:	mov	w11, #0x0                   	// #0
  40b744:	strb	w11, [x9]
  40b748:	ldr	w11, [x8, #16]
  40b74c:	add	w11, w11, #0x1
  40b750:	str	w11, [x8, #16]
  40b754:	ldr	x9, [x8, #32]
  40b758:	str	x9, [sp, #24]
  40b75c:	ldr	x8, [sp, #24]
  40b760:	ldrb	w1, [x8]
  40b764:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b768:	add	x0, x0, #0x9f9
  40b76c:	bl	40a7bc <sqrt@plt+0x8cbc>
  40b770:	cbz	w0, 40b784 <sqrt@plt+0x9c84>
  40b774:	ldr	x8, [sp, #24]
  40b778:	add	x8, x8, #0x1
  40b77c:	str	x8, [sp, #24]
  40b780:	b	40b75c <sqrt@plt+0x9c5c>
  40b784:	ldr	x8, [sp, #24]
  40b788:	ldrb	w9, [x8]
  40b78c:	cbz	w9, 40b7b8 <sqrt@plt+0x9cb8>
  40b790:	ldr	x8, [sp, #16]
  40b794:	ldr	w9, [x8, #24]
  40b798:	cbz	w9, 40b7ac <sqrt@plt+0x9cac>
  40b79c:	ldr	x8, [sp, #24]
  40b7a0:	ldrb	w9, [x8]
  40b7a4:	cmp	w9, #0x23
  40b7a8:	b.eq	40b7b8 <sqrt@plt+0x9cb8>  // b.none
  40b7ac:	mov	w8, #0x1                   	// #1
  40b7b0:	stur	w8, [x29, #-4]
  40b7b4:	b	40b7c0 <sqrt@plt+0x9cc0>
  40b7b8:	b	40b600 <sqrt@plt+0x9b00>
  40b7bc:	stur	wzr, [x29, #-4]
  40b7c0:	ldur	w0, [x29, #-4]
  40b7c4:	ldp	x29, x30, [sp, #80]
  40b7c8:	add	sp, sp, #0x60
  40b7cc:	ret
  40b7d0:	sub	sp, sp, #0x40
  40b7d4:	stp	x29, x30, [sp, #48]
  40b7d8:	add	x29, sp, #0x30
  40b7dc:	stur	x0, [x29, #-8]
  40b7e0:	stur	x1, [x29, #-16]
  40b7e4:	str	x2, [sp, #24]
  40b7e8:	str	x3, [sp, #16]
  40b7ec:	str	x4, [sp, #8]
  40b7f0:	ldur	x8, [x29, #-8]
  40b7f4:	ldr	w9, [x8, #28]
  40b7f8:	str	x8, [sp]
  40b7fc:	cbnz	w9, 40b820 <sqrt@plt+0x9d20>
  40b800:	ldr	x8, [sp]
  40b804:	ldr	x0, [x8, #8]
  40b808:	ldr	w1, [x8, #16]
  40b80c:	ldur	x2, [x29, #-16]
  40b810:	ldr	x3, [sp, #24]
  40b814:	ldr	x4, [sp, #16]
  40b818:	ldr	x5, [sp, #8]
  40b81c:	bl	40b1ec <sqrt@plt+0x96ec>
  40b820:	ldp	x29, x30, [sp, #48]
  40b824:	add	sp, sp, #0x40
  40b828:	ret
  40b82c:	sub	sp, sp, #0x50
  40b830:	stp	x29, x30, [sp, #64]
  40b834:	add	x29, sp, #0x40
  40b838:	stur	x0, [x29, #-16]
  40b83c:	ldur	x0, [x29, #-16]
  40b840:	bl	41363c <sqrt@plt+0x11b3c>
  40b844:	stur	x0, [x29, #-24]
  40b848:	ldur	x8, [x29, #-24]
  40b84c:	cbz	x8, 40ba44 <sqrt@plt+0x9f44>
  40b850:	ldur	x8, [x29, #-24]
  40b854:	ldrb	w9, [x8]
  40b858:	cmp	w9, #0x63
  40b85c:	b.ne	40b9a4 <sqrt@plt+0x9ea4>  // b.any
  40b860:	ldur	x8, [x29, #-24]
  40b864:	ldrb	w9, [x8, #1]
  40b868:	cmp	w9, #0x68
  40b86c:	b.ne	40b9a4 <sqrt@plt+0x9ea4>  // b.any
  40b870:	ldur	x8, [x29, #-24]
  40b874:	ldrb	w9, [x8, #2]
  40b878:	cmp	w9, #0x61
  40b87c:	b.ne	40b9a4 <sqrt@plt+0x9ea4>  // b.any
  40b880:	ldur	x8, [x29, #-24]
  40b884:	ldrb	w9, [x8, #3]
  40b888:	cmp	w9, #0x72
  40b88c:	b.ne	40b9a4 <sqrt@plt+0x9ea4>  // b.any
  40b890:	ldur	x8, [x29, #-24]
  40b894:	ldrb	w9, [x8, #4]
  40b898:	cmp	w9, #0x30
  40b89c:	b.lt	40b9a4 <sqrt@plt+0x9ea4>  // b.tstop
  40b8a0:	ldur	x8, [x29, #-24]
  40b8a4:	ldrb	w9, [x8, #4]
  40b8a8:	cmp	w9, #0x39
  40b8ac:	b.gt	40b9a4 <sqrt@plt+0x9ea4>
  40b8b0:	ldur	x8, [x29, #-24]
  40b8b4:	ldrb	w9, [x8, #4]
  40b8b8:	subs	w9, w9, #0x30
  40b8bc:	stur	w9, [x29, #-28]
  40b8c0:	ldur	x8, [x29, #-24]
  40b8c4:	ldrb	w9, [x8, #5]
  40b8c8:	cbnz	w9, 40b8d8 <sqrt@plt+0x9dd8>
  40b8cc:	ldur	w8, [x29, #-28]
  40b8d0:	stur	w8, [x29, #-4]
  40b8d4:	b	40ba4c <sqrt@plt+0x9f4c>
  40b8d8:	ldur	w8, [x29, #-28]
  40b8dc:	cmp	w8, #0x0
  40b8e0:	cset	w8, le
  40b8e4:	tbnz	w8, #0, 40b9a4 <sqrt@plt+0x9ea4>
  40b8e8:	ldur	x8, [x29, #-24]
  40b8ec:	ldrb	w9, [x8, #5]
  40b8f0:	cmp	w9, #0x30
  40b8f4:	b.lt	40b9a4 <sqrt@plt+0x9ea4>  // b.tstop
  40b8f8:	ldur	x8, [x29, #-24]
  40b8fc:	ldrb	w9, [x8, #5]
  40b900:	cmp	w9, #0x39
  40b904:	b.gt	40b9a4 <sqrt@plt+0x9ea4>
  40b908:	ldur	w8, [x29, #-28]
  40b90c:	mov	w9, #0xa                   	// #10
  40b910:	mul	w8, w9, w8
  40b914:	ldur	x10, [x29, #-24]
  40b918:	ldrb	w9, [x10, #5]
  40b91c:	subs	w9, w9, #0x30
  40b920:	add	w8, w8, w9
  40b924:	stur	w8, [x29, #-28]
  40b928:	ldur	x10, [x29, #-24]
  40b92c:	ldrb	w8, [x10, #6]
  40b930:	cbnz	w8, 40b940 <sqrt@plt+0x9e40>
  40b934:	ldur	w8, [x29, #-28]
  40b938:	stur	w8, [x29, #-4]
  40b93c:	b	40ba4c <sqrt@plt+0x9f4c>
  40b940:	ldur	x8, [x29, #-24]
  40b944:	ldrb	w9, [x8, #6]
  40b948:	cmp	w9, #0x30
  40b94c:	b.lt	40b9a4 <sqrt@plt+0x9ea4>  // b.tstop
  40b950:	ldur	x8, [x29, #-24]
  40b954:	ldrb	w9, [x8, #6]
  40b958:	cmp	w9, #0x39
  40b95c:	b.gt	40b9a4 <sqrt@plt+0x9ea4>
  40b960:	ldur	w8, [x29, #-28]
  40b964:	mov	w9, #0xa                   	// #10
  40b968:	mul	w8, w9, w8
  40b96c:	ldur	x10, [x29, #-24]
  40b970:	ldrb	w9, [x10, #6]
  40b974:	subs	w9, w9, #0x30
  40b978:	add	w8, w8, w9
  40b97c:	stur	w8, [x29, #-28]
  40b980:	ldur	x10, [x29, #-24]
  40b984:	ldrb	w8, [x10, #7]
  40b988:	cbnz	w8, 40b9a4 <sqrt@plt+0x9ea4>
  40b98c:	ldur	w8, [x29, #-28]
  40b990:	cmp	w8, #0x80
  40b994:	b.ge	40b9a4 <sqrt@plt+0x9ea4>  // b.tcont
  40b998:	ldur	w8, [x29, #-28]
  40b99c:	stur	w8, [x29, #-4]
  40b9a0:	b	40ba4c <sqrt@plt+0x9f4c>
  40b9a4:	ldur	x0, [x29, #-24]
  40b9a8:	bl	41509c <_ZdlPvm@@Base+0x16a4>
  40b9ac:	cbz	x0, 40b9cc <sqrt@plt+0x9ecc>
  40b9b0:	ldur	x8, [x29, #-24]
  40b9b4:	add	x0, x8, #0x1
  40b9b8:	add	x1, sp, #0x18
  40b9bc:	mov	w2, #0x10                  	// #16
  40b9c0:	bl	401800 <strtol@plt>
  40b9c4:	stur	w0, [x29, #-4]
  40b9c8:	b	40ba4c <sqrt@plt+0x9f4c>
  40b9cc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40b9d0:	add	x8, x8, #0x8c4
  40b9d4:	ldrh	w9, [x8]
  40b9d8:	add	x10, sp, #0x14
  40b9dc:	strh	w9, [sp, #20]
  40b9e0:	ldrb	w9, [x8, #2]
  40b9e4:	strb	w9, [x10, #2]
  40b9e8:	ldur	x8, [x29, #-24]
  40b9ec:	ldrb	w9, [x8, #1]
  40b9f0:	cbnz	w9, 40ba08 <sqrt@plt+0x9f08>
  40b9f4:	ldur	x8, [x29, #-24]
  40b9f8:	ldrb	w9, [x8]
  40b9fc:	add	x8, sp, #0x14
  40ba00:	strb	w9, [x8, #1]
  40ba04:	stur	x8, [x29, #-24]
  40ba08:	ldur	x0, [x29, #-24]
  40ba0c:	bl	411f98 <sqrt@plt+0x10498>
  40ba10:	str	x0, [sp, #8]
  40ba14:	ldr	x8, [sp, #8]
  40ba18:	cbz	x8, 40ba44 <sqrt@plt+0x9f44>
  40ba1c:	ldr	x0, [sp, #8]
  40ba20:	mov	w1, #0x5f                  	// #95
  40ba24:	bl	401830 <strchr@plt>
  40ba28:	cbnz	x0, 40ba44 <sqrt@plt+0x9f44>
  40ba2c:	ldr	x0, [sp, #8]
  40ba30:	mov	x1, sp
  40ba34:	mov	w2, #0x10                  	// #16
  40ba38:	bl	401800 <strtol@plt>
  40ba3c:	stur	w0, [x29, #-4]
  40ba40:	b	40ba4c <sqrt@plt+0x9f4c>
  40ba44:	mov	w8, #0xffffffff            	// #-1
  40ba48:	stur	w8, [x29, #-4]
  40ba4c:	ldur	w0, [x29, #-4]
  40ba50:	ldp	x29, x30, [sp, #64]
  40ba54:	add	sp, sp, #0x50
  40ba58:	ret
  40ba5c:	sub	sp, sp, #0x40
  40ba60:	stp	x29, x30, [sp, #48]
  40ba64:	add	x29, sp, #0x30
  40ba68:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40ba6c:	add	x8, x8, #0x8c8
  40ba70:	add	x8, x8, #0x10
  40ba74:	mov	x9, xzr
  40ba78:	fmov	d0, xzr
  40ba7c:	stur	x0, [x29, #-8]
  40ba80:	stur	x1, [x29, #-16]
  40ba84:	ldur	x10, [x29, #-8]
  40ba88:	str	x8, [x10]
  40ba8c:	str	wzr, [x10, #8]
  40ba90:	str	x9, [x10, #16]
  40ba94:	str	wzr, [x10, #24]
  40ba98:	str	wzr, [x10, #28]
  40ba9c:	str	x9, [x10, #64]
  40baa0:	str	wzr, [x10, #72]
  40baa4:	str	x9, [x10, #80]
  40baa8:	str	wzr, [x10, #88]
  40baac:	str	wzr, [x10, #92]
  40bab0:	str	x9, [x10, #96]
  40bab4:	ldur	x0, [x29, #-16]
  40bab8:	str	x9, [sp, #24]
  40babc:	str	d0, [sp, #16]
  40bac0:	str	x10, [sp, #8]
  40bac4:	bl	401780 <strlen@plt>
  40bac8:	add	x0, x0, #0x1
  40bacc:	bl	401710 <_Znam@plt>
  40bad0:	ldr	x8, [sp, #8]
  40bad4:	str	x0, [x8, #32]
  40bad8:	ldr	x0, [x8, #32]
  40badc:	ldur	x1, [x29, #-16]
  40bae0:	bl	401850 <strcpy@plt>
  40bae4:	ldr	x8, [sp, #24]
  40bae8:	ldr	x9, [sp, #8]
  40baec:	str	x8, [x9, #40]
  40baf0:	ldr	d0, [sp, #16]
  40baf4:	str	d0, [x9, #48]
  40baf8:	str	wzr, [x9, #56]
  40bafc:	ldp	x29, x30, [sp, #48]
  40bb00:	add	sp, sp, #0x40
  40bb04:	ret
  40bb08:	sub	sp, sp, #0x80
  40bb0c:	stp	x29, x30, [sp, #112]
  40bb10:	add	x29, sp, #0x70
  40bb14:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40bb18:	add	x8, x8, #0x8c8
  40bb1c:	add	x8, x8, #0x10
  40bb20:	stur	x0, [x29, #-8]
  40bb24:	ldur	x9, [x29, #-8]
  40bb28:	str	x8, [x9]
  40bb2c:	stur	wzr, [x29, #-12]
  40bb30:	stur	x9, [x29, #-48]
  40bb34:	ldur	w8, [x29, #-12]
  40bb38:	ldur	x9, [x29, #-48]
  40bb3c:	ldr	w10, [x9, #88]
  40bb40:	cmp	w8, w10
  40bb44:	b.ge	40bba4 <sqrt@plt+0xa0a4>  // b.tcont
  40bb48:	ldur	x8, [x29, #-48]
  40bb4c:	ldr	x9, [x8, #80]
  40bb50:	ldursw	x10, [x29, #-12]
  40bb54:	mov	x11, #0x28                  	// #40
  40bb58:	mul	x10, x11, x10
  40bb5c:	add	x9, x9, x10
  40bb60:	ldr	x9, [x9, #32]
  40bb64:	cbz	x9, 40bb94 <sqrt@plt+0xa094>
  40bb68:	ldur	x8, [x29, #-48]
  40bb6c:	ldr	x9, [x8, #80]
  40bb70:	ldursw	x10, [x29, #-12]
  40bb74:	mov	x11, #0x28                  	// #40
  40bb78:	mul	x10, x11, x10
  40bb7c:	add	x9, x9, x10
  40bb80:	ldr	x9, [x9, #32]
  40bb84:	str	x9, [sp, #56]
  40bb88:	cbz	x9, 40bb94 <sqrt@plt+0xa094>
  40bb8c:	ldr	x0, [sp, #56]
  40bb90:	bl	401970 <_ZdaPv@plt>
  40bb94:	ldur	w8, [x29, #-12]
  40bb98:	add	w8, w8, #0x1
  40bb9c:	stur	w8, [x29, #-12]
  40bba0:	b	40bb34 <sqrt@plt+0xa034>
  40bba4:	ldur	x8, [x29, #-48]
  40bba8:	ldr	x9, [x8, #80]
  40bbac:	str	x9, [sp, #48]
  40bbb0:	cbz	x9, 40bbbc <sqrt@plt+0xa0bc>
  40bbb4:	ldr	x0, [sp, #48]
  40bbb8:	bl	401970 <_ZdaPv@plt>
  40bbbc:	ldur	x8, [x29, #-48]
  40bbc0:	ldr	x9, [x8, #64]
  40bbc4:	str	x9, [sp, #40]
  40bbc8:	cbz	x9, 40bbd4 <sqrt@plt+0xa0d4>
  40bbcc:	ldr	x0, [sp, #40]
  40bbd0:	bl	401970 <_ZdaPv@plt>
  40bbd4:	ldur	x8, [x29, #-48]
  40bbd8:	ldr	x9, [x8, #16]
  40bbdc:	cbz	x9, 40bc6c <sqrt@plt+0xa16c>
  40bbe0:	stur	wzr, [x29, #-16]
  40bbe4:	ldur	w8, [x29, #-16]
  40bbe8:	cmp	w8, #0x1f7
  40bbec:	b.ge	40bc54 <sqrt@plt+0xa154>  // b.tcont
  40bbf0:	ldur	x8, [x29, #-48]
  40bbf4:	ldr	x9, [x8, #16]
  40bbf8:	ldursw	x10, [x29, #-16]
  40bbfc:	mov	x11, #0x8                   	// #8
  40bc00:	mul	x10, x11, x10
  40bc04:	add	x9, x9, x10
  40bc08:	ldr	x9, [x9]
  40bc0c:	stur	x9, [x29, #-24]
  40bc10:	ldur	x8, [x29, #-24]
  40bc14:	cbz	x8, 40bc44 <sqrt@plt+0xa144>
  40bc18:	ldur	x8, [x29, #-24]
  40bc1c:	stur	x8, [x29, #-32]
  40bc20:	ldur	x8, [x29, #-24]
  40bc24:	ldr	x8, [x8, #24]
  40bc28:	stur	x8, [x29, #-24]
  40bc2c:	ldur	x8, [x29, #-32]
  40bc30:	str	x8, [sp, #32]
  40bc34:	cbz	x8, 40bc40 <sqrt@plt+0xa140>
  40bc38:	ldr	x0, [sp, #32]
  40bc3c:	bl	4139cc <_ZdlPv@@Base>
  40bc40:	b	40bc10 <sqrt@plt+0xa110>
  40bc44:	ldur	w8, [x29, #-16]
  40bc48:	add	w8, w8, #0x1
  40bc4c:	stur	w8, [x29, #-16]
  40bc50:	b	40bbe4 <sqrt@plt+0xa0e4>
  40bc54:	ldur	x8, [x29, #-48]
  40bc58:	ldr	x9, [x8, #16]
  40bc5c:	str	x9, [sp, #24]
  40bc60:	cbz	x9, 40bc6c <sqrt@plt+0xa16c>
  40bc64:	ldr	x0, [sp, #24]
  40bc68:	bl	401970 <_ZdaPv@plt>
  40bc6c:	ldur	x8, [x29, #-48]
  40bc70:	ldr	x9, [x8, #32]
  40bc74:	str	x9, [sp, #16]
  40bc78:	cbz	x9, 40bc84 <sqrt@plt+0xa184>
  40bc7c:	ldr	x0, [sp, #16]
  40bc80:	bl	401970 <_ZdaPv@plt>
  40bc84:	ldur	x8, [x29, #-48]
  40bc88:	ldr	x9, [x8, #40]
  40bc8c:	str	x9, [sp, #8]
  40bc90:	cbz	x9, 40bc9c <sqrt@plt+0xa19c>
  40bc94:	ldr	x0, [sp, #8]
  40bc98:	bl	401970 <_ZdaPv@plt>
  40bc9c:	ldur	x8, [x29, #-48]
  40bca0:	ldr	x9, [x8, #96]
  40bca4:	cbz	x9, 40bce8 <sqrt@plt+0xa1e8>
  40bca8:	ldur	x8, [x29, #-48]
  40bcac:	ldr	x9, [x8, #96]
  40bcb0:	stur	x9, [x29, #-40]
  40bcb4:	ldr	x9, [x8, #96]
  40bcb8:	ldr	x9, [x9]
  40bcbc:	str	x9, [x8, #96]
  40bcc0:	ldur	x9, [x29, #-40]
  40bcc4:	str	x9, [sp]
  40bcc8:	cbz	x9, 40bce4 <sqrt@plt+0xa1e4>
  40bccc:	ldr	x0, [sp]
  40bcd0:	adrp	x8, 40c000 <sqrt@plt+0xa500>
  40bcd4:	add	x8, x8, #0x184
  40bcd8:	blr	x8
  40bcdc:	ldr	x0, [sp]
  40bce0:	bl	4139cc <_ZdlPv@@Base>
  40bce4:	b	40bc9c <sqrt@plt+0xa19c>
  40bce8:	ldp	x29, x30, [sp, #112]
  40bcec:	add	sp, sp, #0x80
  40bcf0:	ret
  40bcf4:	sub	sp, sp, #0x20
  40bcf8:	stp	x29, x30, [sp, #16]
  40bcfc:	add	x29, sp, #0x10
  40bd00:	adrp	x8, 40b000 <sqrt@plt+0x9500>
  40bd04:	add	x8, x8, #0xb08
  40bd08:	str	x0, [sp, #8]
  40bd0c:	ldr	x9, [sp, #8]
  40bd10:	mov	x0, x9
  40bd14:	str	x9, [sp]
  40bd18:	blr	x8
  40bd1c:	ldr	x0, [sp]
  40bd20:	bl	4139cc <_ZdlPv@@Base>
  40bd24:	ldp	x29, x30, [sp, #16]
  40bd28:	add	sp, sp, #0x20
  40bd2c:	ret
  40bd30:	sub	sp, sp, #0x40
  40bd34:	stp	x29, x30, [sp, #48]
  40bd38:	add	x29, sp, #0x30
  40bd3c:	fmov	d0, xzr
  40bd40:	stur	x0, [x29, #-16]
  40bd44:	sturb	w1, [x29, #-17]
  40bd48:	str	d0, [sp, #16]
  40bd4c:	ldurb	w8, [x29, #-17]
  40bd50:	subs	w8, w8, #0x50
  40bd54:	mov	w9, w8
  40bd58:	ubfx	x9, x9, #0, #32
  40bd5c:	cmp	x9, #0x20
  40bd60:	str	x9, [sp, #8]
  40bd64:	b.hi	40bdc4 <sqrt@plt+0xa2c4>  // b.pmore
  40bd68:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40bd6c:	add	x8, x8, #0x840
  40bd70:	ldr	x11, [sp, #8]
  40bd74:	ldrsw	x10, [x8, x11, lsl #2]
  40bd78:	add	x9, x8, x10
  40bd7c:	br	x9
  40bd80:	fmov	d0, #1.000000000000000000e+00
  40bd84:	str	d0, [sp, #16]
  40bd88:	b	40bddc <sqrt@plt+0xa2dc>
  40bd8c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40bd90:	fmov	d0, x8
  40bd94:	str	d0, [sp, #16]
  40bd98:	b	40bddc <sqrt@plt+0xa2dc>
  40bd9c:	fmov	d0, #6.000000000000000000e+00
  40bda0:	str	d0, [sp, #16]
  40bda4:	b	40bddc <sqrt@plt+0xa2dc>
  40bda8:	mov	x8, #0xb852                	// #47186
  40bdac:	movk	x8, #0x851e, lsl #16
  40bdb0:	movk	x8, #0x51eb, lsl #32
  40bdb4:	movk	x8, #0x4004, lsl #48
  40bdb8:	fmov	d0, x8
  40bdbc:	str	d0, [sp, #16]
  40bdc0:	b	40bddc <sqrt@plt+0xa2dc>
  40bdc4:	mov	w8, wzr
  40bdc8:	mov	w0, w8
  40bdcc:	mov	w1, #0x11f                 	// #287
  40bdd0:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40bdd4:	add	x2, x2, #0x92a
  40bdd8:	bl	4094ec <sqrt@plt+0x79ec>
  40bddc:	ldr	d0, [sp, #16]
  40bde0:	fcmp	d0, #0.0
  40bde4:	cset	w8, ne  // ne = any
  40bde8:	tbnz	w8, #0, 40bdf0 <sqrt@plt+0xa2f0>
  40bdec:	b	40be10 <sqrt@plt+0xa310>
  40bdf0:	ldr	d0, [sp, #16]
  40bdf4:	ldur	x8, [x29, #-16]
  40bdf8:	ldr	d1, [x8]
  40bdfc:	fdiv	d0, d1, d0
  40be00:	str	d0, [x8]
  40be04:	mov	w9, #0x1                   	// #1
  40be08:	stur	w9, [x29, #-4]
  40be0c:	b	40be14 <sqrt@plt+0xa314>
  40be10:	stur	wzr, [x29, #-4]
  40be14:	ldur	w0, [x29, #-4]
  40be18:	ldp	x29, x30, [sp, #48]
  40be1c:	add	sp, sp, #0x40
  40be20:	ret
  40be24:	sub	sp, sp, #0x60
  40be28:	stp	x29, x30, [sp, #80]
  40be2c:	add	x29, sp, #0x50
  40be30:	mov	x8, #0x2d18                	// #11544
  40be34:	movk	x8, #0x5444, lsl #16
  40be38:	movk	x8, #0x21fb, lsl #32
  40be3c:	movk	x8, #0x4009, lsl #48
  40be40:	fmov	d0, x8
  40be44:	mov	x8, #0x800000000000        	// #140737488355328
  40be48:	movk	x8, #0x4066, lsl #48
  40be4c:	fmov	d1, x8
  40be50:	fmov	d2, #5.000000000000000000e-01
  40be54:	stur	x0, [x29, #-8]
  40be58:	stur	x1, [x29, #-16]
  40be5c:	stur	w2, [x29, #-20]
  40be60:	stur	w3, [x29, #-24]
  40be64:	ldur	x8, [x29, #-8]
  40be68:	ldur	x1, [x29, #-16]
  40be6c:	ldur	w2, [x29, #-20]
  40be70:	mov	x0, x8
  40be74:	str	d0, [sp, #40]
  40be78:	str	d1, [sp, #32]
  40be7c:	str	d2, [sp, #24]
  40be80:	str	x8, [sp, #16]
  40be84:	bl	40bee4 <sqrt@plt+0xa3e4>
  40be88:	stur	w0, [x29, #-28]
  40be8c:	ldur	w9, [x29, #-28]
  40be90:	scvtf	d0, w9
  40be94:	ldr	x8, [sp, #16]
  40be98:	ldr	d1, [x8, #48]
  40be9c:	ldur	w9, [x29, #-24]
  40bea0:	scvtf	d2, w9
  40bea4:	fadd	d1, d1, d2
  40bea8:	ldr	d2, [sp, #40]
  40beac:	fmul	d1, d1, d2
  40beb0:	ldr	d3, [sp, #32]
  40beb4:	fdiv	d1, d1, d3
  40beb8:	str	d0, [sp, #8]
  40bebc:	mov	v0.16b, v1.16b
  40bec0:	bl	401a60 <tan@plt>
  40bec4:	ldr	d1, [sp, #8]
  40bec8:	fmul	d0, d1, d0
  40becc:	ldr	d2, [sp, #24]
  40bed0:	fadd	d0, d0, d2
  40bed4:	fcvtzs	w0, d0
  40bed8:	ldp	x29, x30, [sp, #80]
  40bedc:	add	sp, sp, #0x60
  40bee0:	ret
  40bee4:	sub	sp, sp, #0x50
  40bee8:	stp	x29, x30, [sp, #64]
  40beec:	add	x29, sp, #0x40
  40bef0:	mov	w8, #0x190                 	// #400
  40bef4:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40bef8:	add	x9, x9, #0x92a
  40befc:	stur	x0, [x29, #-16]
  40bf00:	stur	x1, [x29, #-24]
  40bf04:	stur	w2, [x29, #-28]
  40bf08:	ldur	x10, [x29, #-16]
  40bf0c:	ldur	x0, [x29, #-24]
  40bf10:	str	w8, [sp, #28]
  40bf14:	str	x9, [sp, #16]
  40bf18:	str	x10, [sp, #8]
  40bf1c:	bl	40fb04 <sqrt@plt+0xe004>
  40bf20:	str	w0, [sp, #32]
  40bf24:	ldr	w8, [sp, #32]
  40bf28:	cmp	w8, #0x0
  40bf2c:	cset	w8, ge  // ge = tcont
  40bf30:	and	w0, w8, #0x1
  40bf34:	ldr	w1, [sp, #28]
  40bf38:	ldr	x2, [sp, #16]
  40bf3c:	bl	4094ec <sqrt@plt+0x79ec>
  40bf40:	ldr	w8, [sp, #32]
  40bf44:	ldr	x9, [sp, #8]
  40bf48:	ldr	w11, [x9, #72]
  40bf4c:	cmp	w8, w11
  40bf50:	b.ge	40bfa8 <sqrt@plt+0xa4a8>  // b.tcont
  40bf54:	ldr	x8, [sp, #8]
  40bf58:	ldr	x9, [x8, #64]
  40bf5c:	ldrsw	x10, [sp, #32]
  40bf60:	ldr	w11, [x9, x10, lsl #2]
  40bf64:	cmp	w11, #0x0
  40bf68:	cset	w11, lt  // lt = tstop
  40bf6c:	tbnz	w11, #0, 40bfa8 <sqrt@plt+0xa4a8>
  40bf70:	ldr	x8, [sp, #8]
  40bf74:	ldr	x9, [x8, #80]
  40bf78:	ldr	x10, [x8, #64]
  40bf7c:	ldrsw	x11, [sp, #32]
  40bf80:	ldrsw	x10, [x10, x11, lsl #2]
  40bf84:	mov	x11, #0x28                  	// #40
  40bf88:	mul	x10, x11, x10
  40bf8c:	add	x9, x9, x10
  40bf90:	ldr	w1, [x9, #12]
  40bf94:	ldur	w2, [x29, #-28]
  40bf98:	mov	x0, x8
  40bf9c:	bl	40fb34 <sqrt@plt+0xe034>
  40bfa0:	stur	w0, [x29, #-4]
  40bfa4:	b	40bfc4 <sqrt@plt+0xa4c4>
  40bfa8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40bfac:	add	x8, x8, #0x58
  40bfb0:	ldr	w9, [x8]
  40bfb4:	cbz	w9, 40bfc0 <sqrt@plt+0xa4c0>
  40bfb8:	stur	wzr, [x29, #-4]
  40bfbc:	b	40bfc4 <sqrt@plt+0xa4c4>
  40bfc0:	bl	401a20 <abort@plt>
  40bfc4:	ldur	w0, [x29, #-4]
  40bfc8:	ldp	x29, x30, [sp, #64]
  40bfcc:	add	sp, sp, #0x50
  40bfd0:	ret
  40bfd4:	sub	sp, sp, #0x40
  40bfd8:	stp	x29, x30, [sp, #48]
  40bfdc:	add	x29, sp, #0x30
  40bfe0:	mov	w8, #0x132                 	// #306
  40bfe4:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40bfe8:	add	x2, x2, #0x92a
  40bfec:	stur	x0, [x29, #-16]
  40bff0:	str	x1, [sp, #24]
  40bff4:	ldur	x9, [x29, #-16]
  40bff8:	ldr	x0, [sp, #24]
  40bffc:	str	w8, [sp, #16]
  40c000:	str	x2, [sp, #8]
  40c004:	str	x9, [sp]
  40c008:	bl	40fb04 <sqrt@plt+0xe004>
  40c00c:	str	w0, [sp, #20]
  40c010:	ldr	w8, [sp, #20]
  40c014:	cmp	w8, #0x0
  40c018:	cset	w8, ge  // ge = tcont
  40c01c:	and	w0, w8, #0x1
  40c020:	ldr	w1, [sp, #16]
  40c024:	ldr	x2, [sp, #8]
  40c028:	bl	4094ec <sqrt@plt+0x79ec>
  40c02c:	ldr	w8, [sp, #20]
  40c030:	ldr	x9, [sp]
  40c034:	ldr	w10, [x9, #72]
  40c038:	cmp	w8, w10
  40c03c:	b.ge	40c068 <sqrt@plt+0xa568>  // b.tcont
  40c040:	ldr	x8, [sp]
  40c044:	ldr	x9, [x8, #64]
  40c048:	ldrsw	x10, [sp, #20]
  40c04c:	ldr	w11, [x9, x10, lsl #2]
  40c050:	cmp	w11, #0x0
  40c054:	cset	w11, lt  // lt = tstop
  40c058:	tbnz	w11, #0, 40c068 <sqrt@plt+0xa568>
  40c05c:	mov	w8, #0x1                   	// #1
  40c060:	stur	w8, [x29, #-4]
  40c064:	b	40c0bc <sqrt@plt+0xa5bc>
  40c068:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c06c:	add	x8, x8, #0x58
  40c070:	ldr	w9, [x8]
  40c074:	cbz	w9, 40c0b8 <sqrt@plt+0xa5b8>
  40c078:	ldr	x0, [sp, #24]
  40c07c:	bl	40b82c <sqrt@plt+0x9d2c>
  40c080:	cmp	w0, #0x0
  40c084:	cset	w8, lt  // lt = tstop
  40c088:	tbnz	w8, #0, 40c098 <sqrt@plt+0xa598>
  40c08c:	mov	w8, #0x1                   	// #1
  40c090:	stur	w8, [x29, #-4]
  40c094:	b	40c0bc <sqrt@plt+0xa5bc>
  40c098:	ldr	x0, [sp, #24]
  40c09c:	bl	40fb1c <sqrt@plt+0xe01c>
  40c0a0:	cmp	w0, #0x0
  40c0a4:	cset	w8, lt  // lt = tstop
  40c0a8:	tbnz	w8, #0, 40c0b8 <sqrt@plt+0xa5b8>
  40c0ac:	mov	w8, #0x1                   	// #1
  40c0b0:	stur	w8, [x29, #-4]
  40c0b4:	b	40c0bc <sqrt@plt+0xa5bc>
  40c0b8:	stur	wzr, [x29, #-4]
  40c0bc:	ldur	w0, [x29, #-4]
  40c0c0:	ldp	x29, x30, [sp, #48]
  40c0c4:	add	sp, sp, #0x40
  40c0c8:	ret
  40c0cc:	sub	sp, sp, #0x10
  40c0d0:	str	x0, [sp, #8]
  40c0d4:	ldr	x8, [sp, #8]
  40c0d8:	ldr	w0, [x8, #28]
  40c0dc:	add	sp, sp, #0x10
  40c0e0:	ret
  40c0e4:	sub	sp, sp, #0x40
  40c0e8:	stp	x29, x30, [sp, #48]
  40c0ec:	add	x29, sp, #0x30
  40c0f0:	mov	x8, #0x4                   	// #4
  40c0f4:	mov	x9, #0xffffffffffffffff    	// #-1
  40c0f8:	stur	x0, [x29, #-8]
  40c0fc:	stur	w1, [x29, #-12]
  40c100:	stur	w2, [x29, #-16]
  40c104:	str	x3, [sp, #24]
  40c108:	ldur	x10, [x29, #-8]
  40c10c:	ldr	x11, [sp, #24]
  40c110:	str	x11, [x10]
  40c114:	ldur	w12, [x29, #-12]
  40c118:	str	w12, [x10, #8]
  40c11c:	ldursw	x11, [x29, #-16]
  40c120:	mul	x13, x11, x8
  40c124:	umulh	x8, x11, x8
  40c128:	cmp	x8, #0x0
  40c12c:	csel	x0, x9, x13, ne  // ne = any
  40c130:	str	x10, [sp, #8]
  40c134:	bl	401710 <_Znam@plt>
  40c138:	ldr	x8, [sp, #8]
  40c13c:	str	x0, [x8, #16]
  40c140:	str	wzr, [sp, #20]
  40c144:	ldr	w8, [sp, #20]
  40c148:	ldur	w9, [x29, #-16]
  40c14c:	cmp	w8, w9
  40c150:	b.ge	40c178 <sqrt@plt+0xa678>  // b.tcont
  40c154:	ldr	x8, [sp, #8]
  40c158:	ldr	x9, [x8, #16]
  40c15c:	ldrsw	x10, [sp, #20]
  40c160:	mov	w11, #0xffffffff            	// #-1
  40c164:	str	w11, [x9, x10, lsl #2]
  40c168:	ldr	w8, [sp, #20]
  40c16c:	add	w8, w8, #0x1
  40c170:	str	w8, [sp, #20]
  40c174:	b	40c144 <sqrt@plt+0xa644>
  40c178:	ldp	x29, x30, [sp, #48]
  40c17c:	add	sp, sp, #0x40
  40c180:	ret
  40c184:	sub	sp, sp, #0x20
  40c188:	stp	x29, x30, [sp, #16]
  40c18c:	add	x29, sp, #0x10
  40c190:	str	x0, [sp, #8]
  40c194:	ldr	x8, [sp, #8]
  40c198:	ldr	x8, [x8, #16]
  40c19c:	str	x8, [sp]
  40c1a0:	cbz	x8, 40c1ac <sqrt@plt+0xa6ac>
  40c1a4:	ldr	x0, [sp]
  40c1a8:	bl	401970 <_ZdaPv@plt>
  40c1ac:	ldp	x29, x30, [sp, #16]
  40c1b0:	add	sp, sp, #0x20
  40c1b4:	ret
  40c1b8:	sub	sp, sp, #0x90
  40c1bc:	stp	x29, x30, [sp, #128]
  40c1c0:	add	x29, sp, #0x80
  40c1c4:	mov	w8, #0x158                 	// #344
  40c1c8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40c1cc:	add	x9, x9, #0x92a
  40c1d0:	stur	x0, [x29, #-16]
  40c1d4:	stur	x1, [x29, #-24]
  40c1d8:	stur	w2, [x29, #-28]
  40c1dc:	ldur	x10, [x29, #-16]
  40c1e0:	ldur	x0, [x29, #-24]
  40c1e4:	str	w8, [sp, #36]
  40c1e8:	str	x9, [sp, #24]
  40c1ec:	str	x10, [sp, #16]
  40c1f0:	bl	40fb04 <sqrt@plt+0xe004>
  40c1f4:	stur	w0, [x29, #-32]
  40c1f8:	ldur	w8, [x29, #-32]
  40c1fc:	cmp	w8, #0x0
  40c200:	cset	w8, ge  // ge = tcont
  40c204:	and	w0, w8, #0x1
  40c208:	ldr	w1, [sp, #36]
  40c20c:	ldr	x2, [sp, #24]
  40c210:	bl	4094ec <sqrt@plt+0x79ec>
  40c214:	ldr	x9, [sp, #16]
  40c218:	ldr	w8, [x9, #56]
  40c21c:	cbnz	w8, 40c22c <sqrt@plt+0xa72c>
  40c220:	ldur	w8, [x29, #-28]
  40c224:	stur	w8, [x29, #-36]
  40c228:	b	40c2a8 <sqrt@plt+0xa7a8>
  40c22c:	ldur	w8, [x29, #-28]
  40c230:	ldr	x9, [sp, #16]
  40c234:	ldr	w10, [x9, #56]
  40c238:	mov	w11, #0xfe0b                	// #65035
  40c23c:	movk	w11, #0x7fff, lsl #16
  40c240:	sdiv	w10, w11, w10
  40c244:	cmp	w8, w10
  40c248:	b.gt	40c270 <sqrt@plt+0xa770>
  40c24c:	ldur	w8, [x29, #-28]
  40c250:	ldr	x9, [sp, #16]
  40c254:	ldr	w10, [x9, #56]
  40c258:	mul	w8, w8, w10
  40c25c:	add	w8, w8, #0x1f4
  40c260:	mov	w10, #0x3e8                 	// #1000
  40c264:	sdiv	w8, w8, w10
  40c268:	stur	w8, [x29, #-36]
  40c26c:	b	40c2a8 <sqrt@plt+0xa7a8>
  40c270:	ldur	w8, [x29, #-28]
  40c274:	scvtf	d0, w8
  40c278:	ldr	x9, [sp, #16]
  40c27c:	ldr	w8, [x9, #56]
  40c280:	scvtf	d1, w8
  40c284:	fmul	d0, d0, d1
  40c288:	mov	x10, #0x400000000000        	// #70368744177664
  40c28c:	movk	x10, #0x408f, lsl #48
  40c290:	fmov	d1, x10
  40c294:	fdiv	d0, d0, d1
  40c298:	fmov	d1, #5.000000000000000000e-01
  40c29c:	fadd	d0, d0, d1
  40c2a0:	fcvtzs	w8, d0
  40c2a4:	stur	w8, [x29, #-36]
  40c2a8:	ldur	w8, [x29, #-32]
  40c2ac:	ldr	x9, [sp, #16]
  40c2b0:	ldr	w10, [x9, #72]
  40c2b4:	cmp	w8, w10
  40c2b8:	b.ge	40c500 <sqrt@plt+0xaa00>  // b.tcont
  40c2bc:	ldr	x8, [sp, #16]
  40c2c0:	ldr	x9, [x8, #64]
  40c2c4:	ldursw	x10, [x29, #-32]
  40c2c8:	ldr	w11, [x9, x10, lsl #2]
  40c2cc:	cmp	w11, #0x0
  40c2d0:	cset	w11, lt  // lt = tstop
  40c2d4:	tbnz	w11, #0, 40c500 <sqrt@plt+0xaa00>
  40c2d8:	ldr	x8, [sp, #16]
  40c2dc:	ldr	x9, [x8, #64]
  40c2e0:	ldursw	x10, [x29, #-32]
  40c2e4:	ldr	w11, [x9, x10, lsl #2]
  40c2e8:	stur	w11, [x29, #-40]
  40c2ec:	ldur	w11, [x29, #-36]
  40c2f0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c2f4:	add	x9, x9, #0x2c
  40c2f8:	ldr	w12, [x9]
  40c2fc:	cmp	w11, w12
  40c300:	b.eq	40c314 <sqrt@plt+0xa814>  // b.none
  40c304:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c308:	add	x8, x8, #0x50
  40c30c:	ldr	w9, [x8]
  40c310:	cbz	w9, 40c338 <sqrt@plt+0xa838>
  40c314:	ldr	x8, [sp, #16]
  40c318:	ldr	x9, [x8, #80]
  40c31c:	ldursw	x10, [x29, #-40]
  40c320:	mov	x11, #0x28                  	// #40
  40c324:	mul	x10, x11, x10
  40c328:	add	x9, x9, x10
  40c32c:	ldr	w12, [x9, #8]
  40c330:	stur	w12, [x29, #-4]
  40c334:	b	40c598 <sqrt@plt+0xaa98>
  40c338:	ldr	x8, [sp, #16]
  40c33c:	ldr	x9, [x8, #96]
  40c340:	cbnz	x9, 40c398 <sqrt@plt+0xa898>
  40c344:	mov	x0, #0x18                  	// #24
  40c348:	bl	4138f4 <_Znwm@@Base>
  40c34c:	ldur	w1, [x29, #-36]
  40c350:	ldr	x8, [sp, #16]
  40c354:	ldr	w2, [x8, #92]
  40c358:	str	x0, [sp, #8]
  40c35c:	mov	x9, xzr
  40c360:	mov	x3, x9
  40c364:	adrp	x9, 40c000 <sqrt@plt+0xa500>
  40c368:	add	x9, x9, #0xe4
  40c36c:	blr	x9
  40c370:	b	40c374 <sqrt@plt+0xa874>
  40c374:	ldr	x8, [sp, #8]
  40c378:	ldr	x9, [sp, #16]
  40c37c:	str	x8, [x9, #96]
  40c380:	b	40c48c <sqrt@plt+0xa98c>
  40c384:	stur	x0, [x29, #-48]
  40c388:	stur	w1, [x29, #-52]
  40c38c:	ldr	x0, [sp, #8]
  40c390:	bl	4139cc <_ZdlPv@@Base>
  40c394:	b	40c5a8 <sqrt@plt+0xaaa8>
  40c398:	ldr	x8, [sp, #16]
  40c39c:	ldr	x9, [x8, #96]
  40c3a0:	ldr	w10, [x9, #8]
  40c3a4:	ldur	w11, [x29, #-36]
  40c3a8:	cmp	w10, w11
  40c3ac:	b.eq	40c48c <sqrt@plt+0xa98c>  // b.none
  40c3b0:	ldr	x8, [sp, #16]
  40c3b4:	add	x9, x8, #0x60
  40c3b8:	str	x9, [sp, #64]
  40c3bc:	ldr	x8, [sp, #64]
  40c3c0:	ldr	x8, [x8]
  40c3c4:	cbz	x8, 40c3f4 <sqrt@plt+0xa8f4>
  40c3c8:	ldr	x8, [sp, #64]
  40c3cc:	ldr	x8, [x8]
  40c3d0:	ldr	w9, [x8, #8]
  40c3d4:	ldur	w10, [x29, #-36]
  40c3d8:	cmp	w9, w10
  40c3dc:	b.ne	40c3e4 <sqrt@plt+0xa8e4>  // b.any
  40c3e0:	b	40c3f4 <sqrt@plt+0xa8f4>
  40c3e4:	ldr	x8, [sp, #64]
  40c3e8:	ldr	x8, [x8]
  40c3ec:	str	x8, [sp, #64]
  40c3f0:	b	40c3bc <sqrt@plt+0xa8bc>
  40c3f4:	ldr	x8, [sp, #64]
  40c3f8:	ldr	x8, [x8]
  40c3fc:	cbz	x8, 40c43c <sqrt@plt+0xa93c>
  40c400:	ldr	x8, [sp, #64]
  40c404:	ldr	x8, [x8]
  40c408:	str	x8, [sp, #56]
  40c40c:	ldr	x8, [sp, #64]
  40c410:	ldr	x8, [x8]
  40c414:	ldr	x8, [x8]
  40c418:	ldr	x9, [sp, #64]
  40c41c:	str	x8, [x9]
  40c420:	ldr	x8, [sp, #16]
  40c424:	ldr	x9, [x8, #96]
  40c428:	ldr	x10, [sp, #56]
  40c42c:	str	x9, [x10]
  40c430:	ldr	x9, [sp, #56]
  40c434:	str	x9, [x8, #96]
  40c438:	b	40c48c <sqrt@plt+0xa98c>
  40c43c:	mov	x0, #0x18                  	// #24
  40c440:	bl	4138f4 <_Znwm@@Base>
  40c444:	ldur	w1, [x29, #-36]
  40c448:	ldr	x8, [sp, #16]
  40c44c:	ldr	w2, [x8, #92]
  40c450:	ldr	x3, [x8, #96]
  40c454:	str	x0, [sp]
  40c458:	adrp	x9, 40c000 <sqrt@plt+0xa500>
  40c45c:	add	x9, x9, #0xe4
  40c460:	blr	x9
  40c464:	b	40c468 <sqrt@plt+0xa968>
  40c468:	ldr	x8, [sp]
  40c46c:	ldr	x9, [sp, #16]
  40c470:	str	x8, [x9, #96]
  40c474:	b	40c48c <sqrt@plt+0xa98c>
  40c478:	stur	x0, [x29, #-48]
  40c47c:	stur	w1, [x29, #-52]
  40c480:	ldr	x0, [sp]
  40c484:	bl	4139cc <_ZdlPv@@Base>
  40c488:	b	40c5a8 <sqrt@plt+0xaaa8>
  40c48c:	ldr	x8, [sp, #16]
  40c490:	ldr	x9, [x8, #96]
  40c494:	ldr	x9, [x9, #16]
  40c498:	ldursw	x10, [x29, #-40]
  40c49c:	mov	x11, #0x4                   	// #4
  40c4a0:	mul	x10, x11, x10
  40c4a4:	add	x9, x9, x10
  40c4a8:	str	x9, [sp, #48]
  40c4ac:	ldr	x9, [sp, #48]
  40c4b0:	ldr	w12, [x9]
  40c4b4:	cmp	w12, #0x0
  40c4b8:	cset	w12, ge  // ge = tcont
  40c4bc:	tbnz	w12, #0, 40c4f0 <sqrt@plt+0xa9f0>
  40c4c0:	ldr	x8, [sp, #16]
  40c4c4:	ldr	x9, [x8, #80]
  40c4c8:	ldursw	x10, [x29, #-40]
  40c4cc:	mov	x11, #0x28                  	// #40
  40c4d0:	mul	x10, x11, x10
  40c4d4:	add	x9, x9, x10
  40c4d8:	ldr	w1, [x9, #8]
  40c4dc:	ldur	w2, [x29, #-28]
  40c4e0:	mov	x0, x8
  40c4e4:	bl	40fb34 <sqrt@plt+0xe034>
  40c4e8:	ldr	x8, [sp, #48]
  40c4ec:	str	w0, [x8]
  40c4f0:	ldr	x8, [sp, #48]
  40c4f4:	ldr	w9, [x8]
  40c4f8:	stur	w9, [x29, #-4]
  40c4fc:	b	40c598 <sqrt@plt+0xaa98>
  40c500:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c504:	add	x8, x8, #0x58
  40c508:	ldr	w9, [x8]
  40c50c:	cbz	w9, 40c594 <sqrt@plt+0xaa94>
  40c510:	mov	w8, #0x18                  	// #24
  40c514:	str	w8, [sp, #44]
  40c518:	ldur	x1, [x29, #-24]
  40c51c:	ldr	x0, [sp, #16]
  40c520:	bl	40c5b0 <sqrt@plt+0xaab0>
  40c524:	bl	401990 <wcwidth@plt>
  40c528:	str	w0, [sp, #40]
  40c52c:	ldr	w8, [sp, #40]
  40c530:	cmp	w8, #0x1
  40c534:	b.le	40c548 <sqrt@plt+0xaa48>
  40c538:	ldr	w8, [sp, #40]
  40c53c:	ldr	w9, [sp, #44]
  40c540:	mul	w8, w9, w8
  40c544:	str	w8, [sp, #44]
  40c548:	ldur	w8, [x29, #-36]
  40c54c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c550:	add	x9, x9, #0x2c
  40c554:	ldr	w10, [x9]
  40c558:	cmp	w8, w10
  40c55c:	b.eq	40c570 <sqrt@plt+0xaa70>  // b.none
  40c560:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c564:	add	x8, x8, #0x50
  40c568:	ldr	w9, [x8]
  40c56c:	cbz	w9, 40c57c <sqrt@plt+0xaa7c>
  40c570:	ldr	w8, [sp, #44]
  40c574:	stur	w8, [x29, #-4]
  40c578:	b	40c598 <sqrt@plt+0xaa98>
  40c57c:	ldr	w1, [sp, #44]
  40c580:	ldur	w2, [x29, #-28]
  40c584:	ldr	x0, [sp, #16]
  40c588:	bl	40fb34 <sqrt@plt+0xe034>
  40c58c:	stur	w0, [x29, #-4]
  40c590:	b	40c598 <sqrt@plt+0xaa98>
  40c594:	bl	401a20 <abort@plt>
  40c598:	ldur	w0, [x29, #-4]
  40c59c:	ldp	x29, x30, [sp, #128]
  40c5a0:	add	sp, sp, #0x90
  40c5a4:	ret
  40c5a8:	ldur	x0, [x29, #-48]
  40c5ac:	bl	401a90 <_Unwind_Resume@plt>
  40c5b0:	sub	sp, sp, #0x50
  40c5b4:	stp	x29, x30, [sp, #64]
  40c5b8:	add	x29, sp, #0x40
  40c5bc:	mov	w8, #0x224                 	// #548
  40c5c0:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40c5c4:	add	x2, x2, #0x92a
  40c5c8:	stur	x0, [x29, #-16]
  40c5cc:	stur	x1, [x29, #-24]
  40c5d0:	ldur	x9, [x29, #-16]
  40c5d4:	ldur	x0, [x29, #-24]
  40c5d8:	str	w8, [sp, #24]
  40c5dc:	str	x2, [sp, #16]
  40c5e0:	str	x9, [sp, #8]
  40c5e4:	bl	40fb04 <sqrt@plt+0xe004>
  40c5e8:	stur	w0, [x29, #-28]
  40c5ec:	ldur	w8, [x29, #-28]
  40c5f0:	cmp	w8, #0x0
  40c5f4:	cset	w8, ge  // ge = tcont
  40c5f8:	and	w0, w8, #0x1
  40c5fc:	ldr	w1, [sp, #24]
  40c600:	ldr	x2, [sp, #16]
  40c604:	bl	4094ec <sqrt@plt+0x79ec>
  40c608:	ldur	w8, [x29, #-28]
  40c60c:	ldr	x9, [sp, #8]
  40c610:	ldr	w10, [x9, #72]
  40c614:	cmp	w8, w10
  40c618:	b.ge	40c664 <sqrt@plt+0xab64>  // b.tcont
  40c61c:	ldr	x8, [sp, #8]
  40c620:	ldr	x9, [x8, #64]
  40c624:	ldursw	x10, [x29, #-28]
  40c628:	ldr	w11, [x9, x10, lsl #2]
  40c62c:	cmp	w11, #0x0
  40c630:	cset	w11, lt  // lt = tstop
  40c634:	tbnz	w11, #0, 40c664 <sqrt@plt+0xab64>
  40c638:	ldr	x8, [sp, #8]
  40c63c:	ldr	x9, [x8, #80]
  40c640:	ldr	x10, [x8, #64]
  40c644:	ldursw	x11, [x29, #-28]
  40c648:	ldrsw	x10, [x10, x11, lsl #2]
  40c64c:	mov	x11, #0x28                  	// #40
  40c650:	mul	x10, x11, x10
  40c654:	add	x9, x9, x10
  40c658:	ldr	w12, [x9, #4]
  40c65c:	stur	w12, [x29, #-4]
  40c660:	b	40c6c8 <sqrt@plt+0xabc8>
  40c664:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c668:	add	x8, x8, #0x58
  40c66c:	ldr	w9, [x8]
  40c670:	cbz	w9, 40c6c4 <sqrt@plt+0xabc4>
  40c674:	ldur	x0, [x29, #-24]
  40c678:	bl	40b82c <sqrt@plt+0x9d2c>
  40c67c:	str	w0, [sp, #32]
  40c680:	ldr	w8, [sp, #32]
  40c684:	cmp	w8, #0x0
  40c688:	cset	w8, lt  // lt = tstop
  40c68c:	tbnz	w8, #0, 40c69c <sqrt@plt+0xab9c>
  40c690:	ldr	w8, [sp, #32]
  40c694:	stur	w8, [x29, #-4]
  40c698:	b	40c6c8 <sqrt@plt+0xabc8>
  40c69c:	ldur	x0, [x29, #-24]
  40c6a0:	bl	40fb1c <sqrt@plt+0xe01c>
  40c6a4:	str	w0, [sp, #28]
  40c6a8:	ldr	w8, [sp, #28]
  40c6ac:	cmp	w8, #0x0
  40c6b0:	cset	w8, lt  // lt = tstop
  40c6b4:	tbnz	w8, #0, 40c6c4 <sqrt@plt+0xabc4>
  40c6b8:	ldr	w8, [sp, #28]
  40c6bc:	stur	w8, [x29, #-4]
  40c6c0:	b	40c6c8 <sqrt@plt+0xabc8>
  40c6c4:	bl	401a20 <abort@plt>
  40c6c8:	ldur	w0, [x29, #-4]
  40c6cc:	ldp	x29, x30, [sp, #64]
  40c6d0:	add	sp, sp, #0x50
  40c6d4:	ret
  40c6d8:	sub	sp, sp, #0x50
  40c6dc:	stp	x29, x30, [sp, #64]
  40c6e0:	add	x29, sp, #0x40
  40c6e4:	mov	w8, #0x19f                 	// #415
  40c6e8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40c6ec:	add	x9, x9, #0x92a
  40c6f0:	stur	x0, [x29, #-16]
  40c6f4:	stur	x1, [x29, #-24]
  40c6f8:	stur	w2, [x29, #-28]
  40c6fc:	ldur	x10, [x29, #-16]
  40c700:	ldur	x0, [x29, #-24]
  40c704:	str	w8, [sp, #28]
  40c708:	str	x9, [sp, #16]
  40c70c:	str	x10, [sp, #8]
  40c710:	bl	40fb04 <sqrt@plt+0xe004>
  40c714:	str	w0, [sp, #32]
  40c718:	ldr	w8, [sp, #32]
  40c71c:	cmp	w8, #0x0
  40c720:	cset	w8, ge  // ge = tcont
  40c724:	and	w0, w8, #0x1
  40c728:	ldr	w1, [sp, #28]
  40c72c:	ldr	x2, [sp, #16]
  40c730:	bl	4094ec <sqrt@plt+0x79ec>
  40c734:	ldr	w8, [sp, #32]
  40c738:	ldr	x9, [sp, #8]
  40c73c:	ldr	w11, [x9, #72]
  40c740:	cmp	w8, w11
  40c744:	b.ge	40c79c <sqrt@plt+0xac9c>  // b.tcont
  40c748:	ldr	x8, [sp, #8]
  40c74c:	ldr	x9, [x8, #64]
  40c750:	ldrsw	x10, [sp, #32]
  40c754:	ldr	w11, [x9, x10, lsl #2]
  40c758:	cmp	w11, #0x0
  40c75c:	cset	w11, lt  // lt = tstop
  40c760:	tbnz	w11, #0, 40c79c <sqrt@plt+0xac9c>
  40c764:	ldr	x8, [sp, #8]
  40c768:	ldr	x9, [x8, #80]
  40c76c:	ldr	x10, [x8, #64]
  40c770:	ldrsw	x11, [sp, #32]
  40c774:	ldrsw	x10, [x10, x11, lsl #2]
  40c778:	mov	x11, #0x28                  	// #40
  40c77c:	mul	x10, x11, x10
  40c780:	add	x9, x9, x10
  40c784:	ldr	w1, [x9, #16]
  40c788:	ldur	w2, [x29, #-28]
  40c78c:	mov	x0, x8
  40c790:	bl	40fb34 <sqrt@plt+0xe034>
  40c794:	stur	w0, [x29, #-4]
  40c798:	b	40c7b8 <sqrt@plt+0xacb8>
  40c79c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c7a0:	add	x8, x8, #0x58
  40c7a4:	ldr	w9, [x8]
  40c7a8:	cbz	w9, 40c7b4 <sqrt@plt+0xacb4>
  40c7ac:	stur	wzr, [x29, #-4]
  40c7b0:	b	40c7b8 <sqrt@plt+0xacb8>
  40c7b4:	bl	401a20 <abort@plt>
  40c7b8:	ldur	w0, [x29, #-4]
  40c7bc:	ldp	x29, x30, [sp, #64]
  40c7c0:	add	sp, sp, #0x50
  40c7c4:	ret
  40c7c8:	sub	sp, sp, #0x50
  40c7cc:	stp	x29, x30, [sp, #64]
  40c7d0:	add	x29, sp, #0x40
  40c7d4:	mov	w8, #0x1ae                 	// #430
  40c7d8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40c7dc:	add	x9, x9, #0x92a
  40c7e0:	stur	x0, [x29, #-16]
  40c7e4:	stur	x1, [x29, #-24]
  40c7e8:	stur	w2, [x29, #-28]
  40c7ec:	ldur	x10, [x29, #-16]
  40c7f0:	ldur	x0, [x29, #-24]
  40c7f4:	str	w8, [sp, #28]
  40c7f8:	str	x9, [sp, #16]
  40c7fc:	str	x10, [sp, #8]
  40c800:	bl	40fb04 <sqrt@plt+0xe004>
  40c804:	str	w0, [sp, #32]
  40c808:	ldr	w8, [sp, #32]
  40c80c:	cmp	w8, #0x0
  40c810:	cset	w8, ge  // ge = tcont
  40c814:	and	w0, w8, #0x1
  40c818:	ldr	w1, [sp, #28]
  40c81c:	ldr	x2, [sp, #16]
  40c820:	bl	4094ec <sqrt@plt+0x79ec>
  40c824:	ldr	w8, [sp, #32]
  40c828:	ldr	x9, [sp, #8]
  40c82c:	ldr	w11, [x9, #72]
  40c830:	cmp	w8, w11
  40c834:	b.ge	40c88c <sqrt@plt+0xad8c>  // b.tcont
  40c838:	ldr	x8, [sp, #8]
  40c83c:	ldr	x9, [x8, #64]
  40c840:	ldrsw	x10, [sp, #32]
  40c844:	ldr	w11, [x9, x10, lsl #2]
  40c848:	cmp	w11, #0x0
  40c84c:	cset	w11, lt  // lt = tstop
  40c850:	tbnz	w11, #0, 40c88c <sqrt@plt+0xad8c>
  40c854:	ldr	x8, [sp, #8]
  40c858:	ldr	x9, [x8, #80]
  40c85c:	ldr	x10, [x8, #64]
  40c860:	ldrsw	x11, [sp, #32]
  40c864:	ldrsw	x10, [x10, x11, lsl #2]
  40c868:	mov	x11, #0x28                  	// #40
  40c86c:	mul	x10, x11, x10
  40c870:	add	x9, x9, x10
  40c874:	ldr	w1, [x9, #24]
  40c878:	ldur	w2, [x29, #-28]
  40c87c:	mov	x0, x8
  40c880:	bl	40fb34 <sqrt@plt+0xe034>
  40c884:	stur	w0, [x29, #-4]
  40c888:	b	40c8a8 <sqrt@plt+0xada8>
  40c88c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c890:	add	x8, x8, #0x58
  40c894:	ldr	w9, [x8]
  40c898:	cbz	w9, 40c8a4 <sqrt@plt+0xada4>
  40c89c:	stur	wzr, [x29, #-4]
  40c8a0:	b	40c8a8 <sqrt@plt+0xada8>
  40c8a4:	bl	401a20 <abort@plt>
  40c8a8:	ldur	w0, [x29, #-4]
  40c8ac:	ldp	x29, x30, [sp, #64]
  40c8b0:	add	sp, sp, #0x50
  40c8b4:	ret
  40c8b8:	sub	sp, sp, #0x50
  40c8bc:	stp	x29, x30, [sp, #64]
  40c8c0:	add	x29, sp, #0x40
  40c8c4:	mov	w8, #0x1bd                 	// #445
  40c8c8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40c8cc:	add	x9, x9, #0x92a
  40c8d0:	stur	x0, [x29, #-16]
  40c8d4:	stur	x1, [x29, #-24]
  40c8d8:	stur	w2, [x29, #-28]
  40c8dc:	ldur	x10, [x29, #-16]
  40c8e0:	ldur	x0, [x29, #-24]
  40c8e4:	str	w8, [sp, #28]
  40c8e8:	str	x9, [sp, #16]
  40c8ec:	str	x10, [sp, #8]
  40c8f0:	bl	40fb04 <sqrt@plt+0xe004>
  40c8f4:	str	w0, [sp, #32]
  40c8f8:	ldr	w8, [sp, #32]
  40c8fc:	cmp	w8, #0x0
  40c900:	cset	w8, ge  // ge = tcont
  40c904:	and	w0, w8, #0x1
  40c908:	ldr	w1, [sp, #28]
  40c90c:	ldr	x2, [sp, #16]
  40c910:	bl	4094ec <sqrt@plt+0x79ec>
  40c914:	ldr	w8, [sp, #32]
  40c918:	ldr	x9, [sp, #8]
  40c91c:	ldr	w11, [x9, #72]
  40c920:	cmp	w8, w11
  40c924:	b.ge	40c97c <sqrt@plt+0xae7c>  // b.tcont
  40c928:	ldr	x8, [sp, #8]
  40c92c:	ldr	x9, [x8, #64]
  40c930:	ldrsw	x10, [sp, #32]
  40c934:	ldr	w11, [x9, x10, lsl #2]
  40c938:	cmp	w11, #0x0
  40c93c:	cset	w11, lt  // lt = tstop
  40c940:	tbnz	w11, #0, 40c97c <sqrt@plt+0xae7c>
  40c944:	ldr	x8, [sp, #8]
  40c948:	ldr	x9, [x8, #80]
  40c94c:	ldr	x10, [x8, #64]
  40c950:	ldrsw	x11, [sp, #32]
  40c954:	ldrsw	x10, [x10, x11, lsl #2]
  40c958:	mov	x11, #0x28                  	// #40
  40c95c:	mul	x10, x11, x10
  40c960:	add	x9, x9, x10
  40c964:	ldr	w1, [x9, #20]
  40c968:	ldur	w2, [x29, #-28]
  40c96c:	mov	x0, x8
  40c970:	bl	40fb34 <sqrt@plt+0xe034>
  40c974:	stur	w0, [x29, #-4]
  40c978:	b	40c998 <sqrt@plt+0xae98>
  40c97c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40c980:	add	x8, x8, #0x58
  40c984:	ldr	w9, [x8]
  40c988:	cbz	w9, 40c994 <sqrt@plt+0xae94>
  40c98c:	stur	wzr, [x29, #-4]
  40c990:	b	40c998 <sqrt@plt+0xae98>
  40c994:	bl	401a20 <abort@plt>
  40c998:	ldur	w0, [x29, #-4]
  40c99c:	ldp	x29, x30, [sp, #64]
  40c9a0:	add	sp, sp, #0x50
  40c9a4:	ret
  40c9a8:	sub	sp, sp, #0x50
  40c9ac:	stp	x29, x30, [sp, #64]
  40c9b0:	add	x29, sp, #0x40
  40c9b4:	mov	w8, #0x1cc                 	// #460
  40c9b8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40c9bc:	add	x9, x9, #0x92a
  40c9c0:	stur	x0, [x29, #-16]
  40c9c4:	stur	x1, [x29, #-24]
  40c9c8:	stur	w2, [x29, #-28]
  40c9cc:	ldur	x10, [x29, #-16]
  40c9d0:	ldur	x0, [x29, #-24]
  40c9d4:	str	w8, [sp, #28]
  40c9d8:	str	x9, [sp, #16]
  40c9dc:	str	x10, [sp, #8]
  40c9e0:	bl	40fb04 <sqrt@plt+0xe004>
  40c9e4:	str	w0, [sp, #32]
  40c9e8:	ldr	w8, [sp, #32]
  40c9ec:	cmp	w8, #0x0
  40c9f0:	cset	w8, ge  // ge = tcont
  40c9f4:	and	w0, w8, #0x1
  40c9f8:	ldr	w1, [sp, #28]
  40c9fc:	ldr	x2, [sp, #16]
  40ca00:	bl	4094ec <sqrt@plt+0x79ec>
  40ca04:	ldr	w8, [sp, #32]
  40ca08:	ldr	x9, [sp, #8]
  40ca0c:	ldr	w11, [x9, #72]
  40ca10:	cmp	w8, w11
  40ca14:	b.ge	40ca6c <sqrt@plt+0xaf6c>  // b.tcont
  40ca18:	ldr	x8, [sp, #8]
  40ca1c:	ldr	x9, [x8, #64]
  40ca20:	ldrsw	x10, [sp, #32]
  40ca24:	ldr	w11, [x9, x10, lsl #2]
  40ca28:	cmp	w11, #0x0
  40ca2c:	cset	w11, lt  // lt = tstop
  40ca30:	tbnz	w11, #0, 40ca6c <sqrt@plt+0xaf6c>
  40ca34:	ldr	x8, [sp, #8]
  40ca38:	ldr	x9, [x8, #80]
  40ca3c:	ldr	x10, [x8, #64]
  40ca40:	ldrsw	x11, [sp, #32]
  40ca44:	ldrsw	x10, [x10, x11, lsl #2]
  40ca48:	mov	x11, #0x28                  	// #40
  40ca4c:	mul	x10, x11, x10
  40ca50:	add	x9, x9, x10
  40ca54:	ldr	w1, [x9, #28]
  40ca58:	ldur	w2, [x29, #-28]
  40ca5c:	mov	x0, x8
  40ca60:	bl	40fb34 <sqrt@plt+0xe034>
  40ca64:	stur	w0, [x29, #-4]
  40ca68:	b	40ca88 <sqrt@plt+0xaf88>
  40ca6c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40ca70:	add	x8, x8, #0x58
  40ca74:	ldr	w9, [x8]
  40ca78:	cbz	w9, 40ca84 <sqrt@plt+0xaf84>
  40ca7c:	stur	wzr, [x29, #-4]
  40ca80:	b	40ca88 <sqrt@plt+0xaf88>
  40ca84:	bl	401a20 <abort@plt>
  40ca88:	ldur	w0, [x29, #-4]
  40ca8c:	ldp	x29, x30, [sp, #64]
  40ca90:	add	sp, sp, #0x50
  40ca94:	ret
  40ca98:	sub	sp, sp, #0x30
  40ca9c:	stp	x29, x30, [sp, #32]
  40caa0:	add	x29, sp, #0x20
  40caa4:	mov	w8, #0x1da                 	// #474
  40caa8:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40caac:	add	x2, x2, #0x92a
  40cab0:	stur	x0, [x29, #-8]
  40cab4:	stur	w1, [x29, #-12]
  40cab8:	ldur	x9, [x29, #-8]
  40cabc:	ldur	w10, [x29, #-12]
  40cac0:	cmp	w10, #0x0
  40cac4:	cset	w10, ge  // ge = tcont
  40cac8:	and	w0, w10, #0x1
  40cacc:	mov	w1, w8
  40cad0:	str	x9, [sp, #8]
  40cad4:	bl	4094ec <sqrt@plt+0x79ec>
  40cad8:	ldur	w8, [x29, #-12]
  40cadc:	cmp	w8, #0x3e8
  40cae0:	b.ne	40caf0 <sqrt@plt+0xaff0>  // b.any
  40cae4:	ldr	x8, [sp, #8]
  40cae8:	str	wzr, [x8, #56]
  40caec:	b	40cafc <sqrt@plt+0xaffc>
  40caf0:	ldur	w8, [x29, #-12]
  40caf4:	ldr	x9, [sp, #8]
  40caf8:	str	w8, [x9, #56]
  40cafc:	ldp	x29, x30, [sp, #32]
  40cb00:	add	sp, sp, #0x30
  40cb04:	ret
  40cb08:	sub	sp, sp, #0x10
  40cb0c:	str	x0, [sp, #8]
  40cb10:	ldr	x8, [sp, #8]
  40cb14:	ldr	w0, [x8, #56]
  40cb18:	add	sp, sp, #0x10
  40cb1c:	ret
  40cb20:	sub	sp, sp, #0x20
  40cb24:	stp	x29, x30, [sp, #16]
  40cb28:	add	x29, sp, #0x10
  40cb2c:	str	x0, [sp, #8]
  40cb30:	str	w1, [sp, #4]
  40cb34:	ldr	x8, [sp, #8]
  40cb38:	ldr	w1, [x8, #24]
  40cb3c:	ldr	w2, [sp, #4]
  40cb40:	mov	x0, x8
  40cb44:	bl	40fb34 <sqrt@plt+0xe034>
  40cb48:	ldp	x29, x30, [sp, #16]
  40cb4c:	add	sp, sp, #0x20
  40cb50:	ret
  40cb54:	sub	sp, sp, #0x30
  40cb58:	str	x0, [sp, #40]
  40cb5c:	str	x1, [sp, #32]
  40cb60:	str	x2, [sp, #24]
  40cb64:	str	w3, [sp, #20]
  40cb68:	str	x4, [sp, #8]
  40cb6c:	ldr	x8, [sp, #40]
  40cb70:	ldr	x9, [sp, #32]
  40cb74:	str	x9, [x8]
  40cb78:	ldr	x9, [sp, #24]
  40cb7c:	str	x9, [x8, #8]
  40cb80:	ldr	w10, [sp, #20]
  40cb84:	str	w10, [x8, #16]
  40cb88:	ldr	x9, [sp, #8]
  40cb8c:	str	x9, [x8, #24]
  40cb90:	add	sp, sp, #0x30
  40cb94:	ret
  40cb98:	sub	sp, sp, #0x60
  40cb9c:	stp	x29, x30, [sp, #80]
  40cba0:	add	x29, sp, #0x50
  40cba4:	stur	x0, [x29, #-8]
  40cba8:	stur	x1, [x29, #-16]
  40cbac:	stur	x2, [x29, #-24]
  40cbb0:	stur	w3, [x29, #-28]
  40cbb4:	ldur	x8, [x29, #-8]
  40cbb8:	ldr	x9, [x8, #16]
  40cbbc:	str	x8, [sp, #16]
  40cbc0:	cbnz	x9, 40cc14 <sqrt@plt+0xb114>
  40cbc4:	mov	x0, #0xfb8                 	// #4024
  40cbc8:	bl	401710 <_Znam@plt>
  40cbcc:	ldr	x8, [sp, #16]
  40cbd0:	str	x0, [x8, #16]
  40cbd4:	stur	wzr, [x29, #-32]
  40cbd8:	ldur	w8, [x29, #-32]
  40cbdc:	cmp	w8, #0x1f7
  40cbe0:	b.ge	40cc14 <sqrt@plt+0xb114>  // b.tcont
  40cbe4:	ldr	x8, [sp, #16]
  40cbe8:	ldr	x9, [x8, #16]
  40cbec:	ldursw	x10, [x29, #-32]
  40cbf0:	mov	x11, #0x8                   	// #8
  40cbf4:	mul	x10, x11, x10
  40cbf8:	add	x9, x9, x10
  40cbfc:	mov	x10, xzr
  40cc00:	str	x10, [x9]
  40cc04:	ldur	w8, [x29, #-32]
  40cc08:	add	w8, w8, #0x1
  40cc0c:	stur	w8, [x29, #-32]
  40cc10:	b	40cbd8 <sqrt@plt+0xb0d8>
  40cc14:	ldr	x8, [sp, #16]
  40cc18:	ldr	x9, [x8, #16]
  40cc1c:	ldur	x0, [x29, #-16]
  40cc20:	ldur	x1, [x29, #-24]
  40cc24:	str	x9, [sp, #8]
  40cc28:	bl	40fbdc <sqrt@plt+0xe0dc>
  40cc2c:	mov	w1, w0
  40cc30:	sxtw	x8, w1
  40cc34:	mov	x9, #0x8                   	// #8
  40cc38:	mul	x8, x9, x8
  40cc3c:	ldr	x9, [sp, #8]
  40cc40:	add	x8, x9, x8
  40cc44:	str	x8, [sp, #40]
  40cc48:	mov	x0, #0x20                  	// #32
  40cc4c:	bl	4138f4 <_Znwm@@Base>
  40cc50:	ldur	x1, [x29, #-16]
  40cc54:	ldur	x2, [x29, #-24]
  40cc58:	ldur	w3, [x29, #-28]
  40cc5c:	ldr	x8, [sp, #40]
  40cc60:	ldr	x4, [x8]
  40cc64:	str	x0, [sp]
  40cc68:	adrp	x8, 40c000 <sqrt@plt+0xa500>
  40cc6c:	add	x8, x8, #0xb54
  40cc70:	blr	x8
  40cc74:	b	40cc78 <sqrt@plt+0xb178>
  40cc78:	ldr	x8, [sp, #40]
  40cc7c:	ldr	x9, [sp]
  40cc80:	str	x9, [x8]
  40cc84:	ldp	x29, x30, [sp, #80]
  40cc88:	add	sp, sp, #0x60
  40cc8c:	ret
  40cc90:	str	x0, [sp, #32]
  40cc94:	str	w1, [sp, #28]
  40cc98:	ldr	x0, [sp]
  40cc9c:	bl	4139cc <_ZdlPv@@Base>
  40cca0:	ldr	x0, [sp, #32]
  40cca4:	bl	401a90 <_Unwind_Resume@plt>
  40cca8:	sub	sp, sp, #0x50
  40ccac:	stp	x29, x30, [sp, #64]
  40ccb0:	add	x29, sp, #0x40
  40ccb4:	stur	x0, [x29, #-16]
  40ccb8:	stur	x1, [x29, #-24]
  40ccbc:	str	x2, [sp, #32]
  40ccc0:	str	w3, [sp, #28]
  40ccc4:	ldur	x8, [x29, #-16]
  40ccc8:	ldr	x9, [x8, #16]
  40cccc:	str	x8, [sp, #8]
  40ccd0:	cbz	x9, 40cd68 <sqrt@plt+0xb268>
  40ccd4:	ldr	x8, [sp, #8]
  40ccd8:	ldr	x9, [x8, #16]
  40ccdc:	ldur	x0, [x29, #-24]
  40cce0:	ldr	x1, [sp, #32]
  40cce4:	str	x9, [sp]
  40cce8:	bl	40fbdc <sqrt@plt+0xe0dc>
  40ccec:	mov	w1, w0
  40ccf0:	sxtw	x8, w1
  40ccf4:	mov	x9, #0x8                   	// #8
  40ccf8:	mul	x8, x9, x8
  40ccfc:	ldr	x9, [sp]
  40cd00:	add	x8, x9, x8
  40cd04:	ldr	x8, [x8]
  40cd08:	str	x8, [sp, #16]
  40cd0c:	ldr	x8, [sp, #16]
  40cd10:	cbz	x8, 40cd68 <sqrt@plt+0xb268>
  40cd14:	ldur	x8, [x29, #-24]
  40cd18:	ldr	x9, [sp, #16]
  40cd1c:	ldr	x9, [x9]
  40cd20:	cmp	x8, x9
  40cd24:	b.ne	40cd58 <sqrt@plt+0xb258>  // b.any
  40cd28:	ldr	x8, [sp, #32]
  40cd2c:	ldr	x9, [sp, #16]
  40cd30:	ldr	x9, [x9, #8]
  40cd34:	cmp	x8, x9
  40cd38:	b.ne	40cd58 <sqrt@plt+0xb258>  // b.any
  40cd3c:	ldr	x8, [sp, #16]
  40cd40:	ldr	w1, [x8, #16]
  40cd44:	ldr	w2, [sp, #28]
  40cd48:	ldr	x0, [sp, #8]
  40cd4c:	bl	40fb34 <sqrt@plt+0xe034>
  40cd50:	stur	w0, [x29, #-4]
  40cd54:	b	40cd6c <sqrt@plt+0xb26c>
  40cd58:	ldr	x8, [sp, #16]
  40cd5c:	ldr	x8, [x8, #24]
  40cd60:	str	x8, [sp, #16]
  40cd64:	b	40cd0c <sqrt@plt+0xb20c>
  40cd68:	stur	wzr, [x29, #-4]
  40cd6c:	ldur	w0, [x29, #-4]
  40cd70:	ldp	x29, x30, [sp, #64]
  40cd74:	add	sp, sp, #0x50
  40cd78:	ret
  40cd7c:	sub	sp, sp, #0x10
  40cd80:	str	x0, [sp, #8]
  40cd84:	str	w1, [sp, #4]
  40cd88:	ldr	x8, [sp, #8]
  40cd8c:	ldr	w9, [sp, #4]
  40cd90:	ldr	w10, [x8, #8]
  40cd94:	and	w0, w9, w10
  40cd98:	add	sp, sp, #0x10
  40cd9c:	ret
  40cda0:	sub	sp, sp, #0x40
  40cda4:	stp	x29, x30, [sp, #48]
  40cda8:	add	x29, sp, #0x30
  40cdac:	mov	w8, #0x215                 	// #533
  40cdb0:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40cdb4:	add	x2, x2, #0x92a
  40cdb8:	stur	x0, [x29, #-16]
  40cdbc:	str	x1, [sp, #24]
  40cdc0:	ldur	x9, [x29, #-16]
  40cdc4:	ldr	x0, [sp, #24]
  40cdc8:	str	w8, [sp, #16]
  40cdcc:	str	x2, [sp, #8]
  40cdd0:	str	x9, [sp]
  40cdd4:	bl	40fb04 <sqrt@plt+0xe004>
  40cdd8:	str	w0, [sp, #20]
  40cddc:	ldr	w8, [sp, #20]
  40cde0:	cmp	w8, #0x0
  40cde4:	cset	w8, ge  // ge = tcont
  40cde8:	and	w0, w8, #0x1
  40cdec:	ldr	w1, [sp, #16]
  40cdf0:	ldr	x2, [sp, #8]
  40cdf4:	bl	4094ec <sqrt@plt+0x79ec>
  40cdf8:	ldr	w8, [sp, #20]
  40cdfc:	ldr	x9, [sp]
  40ce00:	ldr	w10, [x9, #72]
  40ce04:	cmp	w8, w10
  40ce08:	b.ge	40ce50 <sqrt@plt+0xb350>  // b.tcont
  40ce0c:	ldr	x8, [sp]
  40ce10:	ldr	x9, [x8, #64]
  40ce14:	ldrsw	x10, [sp, #20]
  40ce18:	ldr	w11, [x9, x10, lsl #2]
  40ce1c:	cmp	w11, #0x0
  40ce20:	cset	w11, lt  // lt = tstop
  40ce24:	tbnz	w11, #0, 40ce50 <sqrt@plt+0xb350>
  40ce28:	ldr	x8, [sp]
  40ce2c:	ldr	x9, [x8, #80]
  40ce30:	ldr	x10, [x8, #64]
  40ce34:	ldrsw	x11, [sp, #20]
  40ce38:	ldrsw	x10, [x10, x11, lsl #2]
  40ce3c:	mov	x11, #0x28                  	// #40
  40ce40:	mul	x10, x11, x10
  40ce44:	ldrb	w12, [x9, x10]
  40ce48:	stur	w12, [x29, #-4]
  40ce4c:	b	40ce6c <sqrt@plt+0xb36c>
  40ce50:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40ce54:	add	x8, x8, #0x58
  40ce58:	ldr	w9, [x8]
  40ce5c:	cbz	w9, 40ce68 <sqrt@plt+0xb368>
  40ce60:	stur	wzr, [x29, #-4]
  40ce64:	b	40ce6c <sqrt@plt+0xb36c>
  40ce68:	bl	401a20 <abort@plt>
  40ce6c:	ldur	w0, [x29, #-4]
  40ce70:	ldp	x29, x30, [sp, #48]
  40ce74:	add	sp, sp, #0x40
  40ce78:	ret
  40ce7c:	sub	sp, sp, #0x10
  40ce80:	str	x0, [sp, #8]
  40ce84:	ldr	x8, [sp, #8]
  40ce88:	ldr	x0, [x8, #32]
  40ce8c:	add	sp, sp, #0x10
  40ce90:	ret
  40ce94:	sub	sp, sp, #0x10
  40ce98:	str	x0, [sp, #8]
  40ce9c:	ldr	x8, [sp, #8]
  40cea0:	ldr	x0, [x8, #40]
  40cea4:	add	sp, sp, #0x10
  40cea8:	ret
  40ceac:	sub	sp, sp, #0x40
  40ceb0:	stp	x29, x30, [sp, #48]
  40ceb4:	add	x29, sp, #0x30
  40ceb8:	mov	w8, #0x245                 	// #581
  40cebc:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40cec0:	add	x2, x2, #0x92a
  40cec4:	stur	x0, [x29, #-16]
  40cec8:	str	x1, [sp, #24]
  40cecc:	ldur	x9, [x29, #-16]
  40ced0:	ldr	x0, [sp, #24]
  40ced4:	str	w8, [sp, #16]
  40ced8:	str	x2, [sp, #8]
  40cedc:	str	x9, [sp]
  40cee0:	bl	40fb04 <sqrt@plt+0xe004>
  40cee4:	str	w0, [sp, #20]
  40cee8:	ldr	w8, [sp, #20]
  40ceec:	cmp	w8, #0x0
  40cef0:	cset	w8, ge  // ge = tcont
  40cef4:	and	w0, w8, #0x1
  40cef8:	ldr	w1, [sp, #16]
  40cefc:	ldr	x2, [sp, #8]
  40cf00:	bl	4094ec <sqrt@plt+0x79ec>
  40cf04:	ldr	w8, [sp, #20]
  40cf08:	ldr	x9, [sp]
  40cf0c:	ldr	w10, [x9, #72]
  40cf10:	cmp	w8, w10
  40cf14:	b.ge	40cf60 <sqrt@plt+0xb460>  // b.tcont
  40cf18:	ldr	x8, [sp]
  40cf1c:	ldr	x9, [x8, #64]
  40cf20:	ldrsw	x10, [sp, #20]
  40cf24:	ldr	w11, [x9, x10, lsl #2]
  40cf28:	cmp	w11, #0x0
  40cf2c:	cset	w11, lt  // lt = tstop
  40cf30:	tbnz	w11, #0, 40cf60 <sqrt@plt+0xb460>
  40cf34:	ldr	x8, [sp]
  40cf38:	ldr	x9, [x8, #80]
  40cf3c:	ldr	x10, [x8, #64]
  40cf40:	ldrsw	x11, [sp, #20]
  40cf44:	ldrsw	x10, [x10, x11, lsl #2]
  40cf48:	mov	x11, #0x28                  	// #40
  40cf4c:	mul	x10, x11, x10
  40cf50:	add	x9, x9, x10
  40cf54:	ldr	x9, [x9, #32]
  40cf58:	stur	x9, [x29, #-8]
  40cf5c:	b	40cf80 <sqrt@plt+0xb480>
  40cf60:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40cf64:	add	x8, x8, #0x58
  40cf68:	ldr	w9, [x8]
  40cf6c:	cbz	w9, 40cf7c <sqrt@plt+0xb47c>
  40cf70:	mov	x8, xzr
  40cf74:	stur	x8, [x29, #-8]
  40cf78:	b	40cf80 <sqrt@plt+0xb480>
  40cf7c:	bl	401a20 <abort@plt>
  40cf80:	ldur	x0, [x29, #-8]
  40cf84:	ldp	x29, x30, [sp, #48]
  40cf88:	add	sp, sp, #0x40
  40cf8c:	ret
  40cf90:	sub	sp, sp, #0x10
  40cf94:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40cf98:	add	x8, x8, #0x60
  40cf9c:	str	x0, [sp, #8]
  40cfa0:	ldr	x0, [x8]
  40cfa4:	add	sp, sp, #0x10
  40cfa8:	ret
  40cfac:	sub	sp, sp, #0x50
  40cfb0:	stp	x29, x30, [sp, #64]
  40cfb4:	add	x29, sp, #0x40
  40cfb8:	stur	x0, [x29, #-8]
  40cfbc:	stur	w1, [x29, #-12]
  40cfc0:	ldur	x8, [x29, #-8]
  40cfc4:	ldr	w9, [x8, #72]
  40cfc8:	str	x8, [sp, #16]
  40cfcc:	cbnz	w9, 40d068 <sqrt@plt+0xb568>
  40cfd0:	mov	w8, #0x80                  	// #128
  40cfd4:	ldr	x9, [sp, #16]
  40cfd8:	str	w8, [x9, #72]
  40cfdc:	ldur	w8, [x29, #-12]
  40cfe0:	ldr	w10, [x9, #72]
  40cfe4:	cmp	w8, w10
  40cfe8:	b.lt	40cffc <sqrt@plt+0xb4fc>  // b.tstop
  40cfec:	ldur	w8, [x29, #-12]
  40cff0:	add	w8, w8, #0xa
  40cff4:	ldr	x9, [sp, #16]
  40cff8:	str	w8, [x9, #72]
  40cffc:	ldr	x8, [sp, #16]
  40d000:	ldrsw	x9, [x8, #72]
  40d004:	mov	x10, #0x4                   	// #4
  40d008:	mul	x11, x9, x10
  40d00c:	umulh	x9, x9, x10
  40d010:	mov	x10, #0xffffffffffffffff    	// #-1
  40d014:	cmp	x9, #0x0
  40d018:	csel	x0, x10, x11, ne  // ne = any
  40d01c:	bl	401710 <_Znam@plt>
  40d020:	ldr	x8, [sp, #16]
  40d024:	str	x0, [x8, #64]
  40d028:	stur	wzr, [x29, #-16]
  40d02c:	ldur	w8, [x29, #-16]
  40d030:	ldr	x9, [sp, #16]
  40d034:	ldr	w10, [x9, #72]
  40d038:	cmp	w8, w10
  40d03c:	b.ge	40d064 <sqrt@plt+0xb564>  // b.tcont
  40d040:	ldr	x8, [sp, #16]
  40d044:	ldr	x9, [x8, #64]
  40d048:	ldursw	x10, [x29, #-16]
  40d04c:	mov	w11, #0xffffffff            	// #-1
  40d050:	str	w11, [x9, x10, lsl #2]
  40d054:	ldur	w8, [x29, #-16]
  40d058:	add	w8, w8, #0x1
  40d05c:	stur	w8, [x29, #-16]
  40d060:	b	40d02c <sqrt@plt+0xb52c>
  40d064:	b	40d148 <sqrt@plt+0xb648>
  40d068:	ldr	x8, [sp, #16]
  40d06c:	ldr	w9, [x8, #72]
  40d070:	stur	w9, [x29, #-20]
  40d074:	ldr	w9, [x8, #72]
  40d078:	mov	w10, #0x2                   	// #2
  40d07c:	mul	w9, w9, w10
  40d080:	str	w9, [x8, #72]
  40d084:	ldur	w9, [x29, #-12]
  40d088:	ldr	w10, [x8, #72]
  40d08c:	cmp	w9, w10
  40d090:	b.lt	40d0a4 <sqrt@plt+0xb5a4>  // b.tstop
  40d094:	ldur	w8, [x29, #-12]
  40d098:	add	w8, w8, #0xa
  40d09c:	ldr	x9, [sp, #16]
  40d0a0:	str	w8, [x9, #72]
  40d0a4:	ldr	x8, [sp, #16]
  40d0a8:	ldr	x9, [x8, #64]
  40d0ac:	str	x9, [sp, #32]
  40d0b0:	ldrsw	x9, [x8, #72]
  40d0b4:	mov	x10, #0x4                   	// #4
  40d0b8:	mul	x11, x9, x10
  40d0bc:	umulh	x9, x9, x10
  40d0c0:	mov	x12, #0xffffffffffffffff    	// #-1
  40d0c4:	cmp	x9, #0x0
  40d0c8:	csel	x0, x12, x11, ne  // ne = any
  40d0cc:	str	x10, [sp, #8]
  40d0d0:	bl	401710 <_Znam@plt>
  40d0d4:	ldr	x8, [sp, #16]
  40d0d8:	str	x0, [x8, #64]
  40d0dc:	ldr	x0, [x8, #64]
  40d0e0:	ldr	x1, [sp, #32]
  40d0e4:	ldursw	x9, [x29, #-20]
  40d0e8:	ldr	x10, [sp, #8]
  40d0ec:	mul	x2, x10, x9
  40d0f0:	bl	401730 <memcpy@plt>
  40d0f4:	ldur	w13, [x29, #-20]
  40d0f8:	str	w13, [sp, #28]
  40d0fc:	ldr	w8, [sp, #28]
  40d100:	ldr	x9, [sp, #16]
  40d104:	ldr	w10, [x9, #72]
  40d108:	cmp	w8, w10
  40d10c:	b.ge	40d134 <sqrt@plt+0xb634>  // b.tcont
  40d110:	ldr	x8, [sp, #16]
  40d114:	ldr	x9, [x8, #64]
  40d118:	ldrsw	x10, [sp, #28]
  40d11c:	mov	w11, #0xffffffff            	// #-1
  40d120:	str	w11, [x9, x10, lsl #2]
  40d124:	ldr	w8, [sp, #28]
  40d128:	add	w8, w8, #0x1
  40d12c:	str	w8, [sp, #28]
  40d130:	b	40d0fc <sqrt@plt+0xb5fc>
  40d134:	ldr	x8, [sp, #32]
  40d138:	str	x8, [sp]
  40d13c:	cbz	x8, 40d148 <sqrt@plt+0xb648>
  40d140:	ldr	x0, [sp]
  40d144:	bl	401970 <_ZdaPv@plt>
  40d148:	ldp	x29, x30, [sp, #64]
  40d14c:	add	sp, sp, #0x50
  40d150:	ret
  40d154:	sub	sp, sp, #0x40
  40d158:	stp	x29, x30, [sp, #48]
  40d15c:	add	x29, sp, #0x30
  40d160:	stur	x0, [x29, #-8]
  40d164:	ldur	x8, [x29, #-8]
  40d168:	ldr	x9, [x8, #80]
  40d16c:	str	x8, [sp, #16]
  40d170:	cbnz	x9, 40d194 <sqrt@plt+0xb694>
  40d174:	mov	w8, #0x10                  	// #16
  40d178:	ldr	x9, [sp, #16]
  40d17c:	str	w8, [x9, #92]
  40d180:	mov	x0, #0x280                 	// #640
  40d184:	bl	401710 <_Znam@plt>
  40d188:	ldr	x9, [sp, #16]
  40d18c:	str	x0, [x9, #80]
  40d190:	b	40d210 <sqrt@plt+0xb710>
  40d194:	ldr	x8, [sp, #16]
  40d198:	ldr	w9, [x8, #92]
  40d19c:	stur	w9, [x29, #-12]
  40d1a0:	ldr	w9, [x8, #92]
  40d1a4:	mov	w10, #0x2                   	// #2
  40d1a8:	mul	w9, w9, w10
  40d1ac:	str	w9, [x8, #92]
  40d1b0:	ldr	x11, [x8, #80]
  40d1b4:	str	x11, [sp, #24]
  40d1b8:	ldrsw	x11, [x8, #92]
  40d1bc:	mov	x12, #0x28                  	// #40
  40d1c0:	mul	x13, x11, x12
  40d1c4:	umulh	x11, x11, x12
  40d1c8:	mov	x14, #0xffffffffffffffff    	// #-1
  40d1cc:	cmp	x11, #0x0
  40d1d0:	csel	x0, x14, x13, ne  // ne = any
  40d1d4:	str	x12, [sp, #8]
  40d1d8:	bl	401710 <_Znam@plt>
  40d1dc:	ldr	x8, [sp, #16]
  40d1e0:	str	x0, [x8, #80]
  40d1e4:	ldr	x0, [x8, #80]
  40d1e8:	ldr	x1, [sp, #24]
  40d1ec:	ldursw	x11, [x29, #-12]
  40d1f0:	ldr	x12, [sp, #8]
  40d1f4:	mul	x2, x11, x12
  40d1f8:	bl	401730 <memcpy@plt>
  40d1fc:	ldr	x8, [sp, #24]
  40d200:	str	x8, [sp]
  40d204:	cbz	x8, 40d210 <sqrt@plt+0xb710>
  40d208:	ldr	x0, [sp]
  40d20c:	bl	401970 <_ZdaPv@plt>
  40d210:	ldp	x29, x30, [sp, #48]
  40d214:	add	sp, sp, #0x40
  40d218:	ret
  40d21c:	sub	sp, sp, #0x60
  40d220:	stp	x29, x30, [sp, #80]
  40d224:	add	x29, sp, #0x50
  40d228:	stur	x0, [x29, #-8]
  40d22c:	ldur	x8, [x29, #-8]
  40d230:	ldr	w9, [x8, #72]
  40d234:	subs	w9, w9, #0x1
  40d238:	stur	w9, [x29, #-12]
  40d23c:	str	x8, [sp, #40]
  40d240:	ldur	w8, [x29, #-12]
  40d244:	cmp	w8, #0x0
  40d248:	cset	w8, lt  // lt = tstop
  40d24c:	tbnz	w8, #0, 40d280 <sqrt@plt+0xb780>
  40d250:	ldr	x8, [sp, #40]
  40d254:	ldr	x9, [x8, #64]
  40d258:	ldursw	x10, [x29, #-12]
  40d25c:	ldr	w11, [x9, x10, lsl #2]
  40d260:	cmp	w11, #0x0
  40d264:	cset	w11, lt  // lt = tstop
  40d268:	tbnz	w11, #0, 40d270 <sqrt@plt+0xb770>
  40d26c:	b	40d280 <sqrt@plt+0xb780>
  40d270:	ldur	w8, [x29, #-12]
  40d274:	subs	w8, w8, #0x1
  40d278:	stur	w8, [x29, #-12]
  40d27c:	b	40d240 <sqrt@plt+0xb740>
  40d280:	ldur	w8, [x29, #-12]
  40d284:	add	w8, w8, #0x1
  40d288:	stur	w8, [x29, #-12]
  40d28c:	ldur	w8, [x29, #-12]
  40d290:	ldr	x9, [sp, #40]
  40d294:	ldr	w10, [x9, #72]
  40d298:	cmp	w8, w10
  40d29c:	b.ge	40d310 <sqrt@plt+0xb810>  // b.tcont
  40d2a0:	ldr	x8, [sp, #40]
  40d2a4:	ldr	x9, [x8, #64]
  40d2a8:	stur	x9, [x29, #-24]
  40d2ac:	ldursw	x9, [x29, #-12]
  40d2b0:	mov	x10, #0x4                   	// #4
  40d2b4:	mul	x11, x9, x10
  40d2b8:	umulh	x9, x9, x10
  40d2bc:	mov	x12, #0xffffffffffffffff    	// #-1
  40d2c0:	cmp	x9, #0x0
  40d2c4:	csel	x0, x12, x11, ne  // ne = any
  40d2c8:	str	x10, [sp, #32]
  40d2cc:	bl	401710 <_Znam@plt>
  40d2d0:	ldr	x8, [sp, #40]
  40d2d4:	str	x0, [x8, #64]
  40d2d8:	ldr	x0, [x8, #64]
  40d2dc:	ldur	x1, [x29, #-24]
  40d2e0:	ldursw	x9, [x29, #-12]
  40d2e4:	ldr	x10, [sp, #32]
  40d2e8:	mul	x2, x9, x10
  40d2ec:	bl	401730 <memcpy@plt>
  40d2f0:	ldur	x8, [x29, #-24]
  40d2f4:	str	x8, [sp, #24]
  40d2f8:	cbz	x8, 40d304 <sqrt@plt+0xb804>
  40d2fc:	ldr	x0, [sp, #24]
  40d300:	bl	401970 <_ZdaPv@plt>
  40d304:	ldur	w8, [x29, #-12]
  40d308:	ldr	x9, [sp, #40]
  40d30c:	str	w8, [x9, #72]
  40d310:	ldr	x8, [sp, #40]
  40d314:	ldr	w9, [x8, #88]
  40d318:	ldr	w10, [x8, #92]
  40d31c:	cmp	w9, w10
  40d320:	b.ge	40d394 <sqrt@plt+0xb894>  // b.tcont
  40d324:	ldr	x8, [sp, #40]
  40d328:	ldr	x9, [x8, #80]
  40d32c:	stur	x9, [x29, #-32]
  40d330:	ldrsw	x9, [x8, #88]
  40d334:	mov	x10, #0x28                  	// #40
  40d338:	mul	x11, x9, x10
  40d33c:	umulh	x9, x9, x10
  40d340:	mov	x12, #0xffffffffffffffff    	// #-1
  40d344:	cmp	x9, #0x0
  40d348:	csel	x0, x12, x11, ne  // ne = any
  40d34c:	str	x10, [sp, #16]
  40d350:	bl	401710 <_Znam@plt>
  40d354:	ldr	x8, [sp, #40]
  40d358:	str	x0, [x8, #80]
  40d35c:	ldr	x0, [x8, #80]
  40d360:	ldur	x1, [x29, #-32]
  40d364:	ldrsw	x9, [x8, #88]
  40d368:	ldr	x10, [sp, #16]
  40d36c:	mul	x2, x9, x10
  40d370:	bl	401730 <memcpy@plt>
  40d374:	ldur	x8, [x29, #-32]
  40d378:	str	x8, [sp, #8]
  40d37c:	cbz	x8, 40d388 <sqrt@plt+0xb888>
  40d380:	ldr	x0, [sp, #8]
  40d384:	bl	401970 <_ZdaPv@plt>
  40d388:	ldr	x8, [sp, #40]
  40d38c:	ldr	w9, [x8, #88]
  40d390:	str	w9, [x8, #92]
  40d394:	ldp	x29, x30, [sp, #80]
  40d398:	add	sp, sp, #0x60
  40d39c:	ret
  40d3a0:	sub	sp, sp, #0x40
  40d3a4:	stp	x29, x30, [sp, #48]
  40d3a8:	add	x29, sp, #0x30
  40d3ac:	mov	w8, #0x296                 	// #662
  40d3b0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40d3b4:	add	x9, x9, #0x92a
  40d3b8:	stur	x0, [x29, #-8]
  40d3bc:	stur	x1, [x29, #-16]
  40d3c0:	str	x2, [sp, #24]
  40d3c4:	ldur	x10, [x29, #-8]
  40d3c8:	ldur	x0, [x29, #-16]
  40d3cc:	str	w8, [sp, #16]
  40d3d0:	str	x9, [sp, #8]
  40d3d4:	str	x10, [sp]
  40d3d8:	bl	40fb04 <sqrt@plt+0xe004>
  40d3dc:	str	w0, [sp, #20]
  40d3e0:	ldr	w8, [sp, #20]
  40d3e4:	cmp	w8, #0x0
  40d3e8:	cset	w8, ge  // ge = tcont
  40d3ec:	and	w0, w8, #0x1
  40d3f0:	ldr	w1, [sp, #16]
  40d3f4:	ldr	x2, [sp, #8]
  40d3f8:	bl	4094ec <sqrt@plt+0x79ec>
  40d3fc:	ldr	w8, [sp, #20]
  40d400:	ldr	x9, [sp]
  40d404:	ldr	w11, [x9, #72]
  40d408:	cmp	w8, w11
  40d40c:	b.lt	40d41c <sqrt@plt+0xb91c>  // b.tstop
  40d410:	ldr	w1, [sp, #20]
  40d414:	ldr	x0, [sp]
  40d418:	bl	40cfac <sqrt@plt+0xb4ac>
  40d41c:	ldr	w8, [sp, #20]
  40d420:	ldr	x9, [sp]
  40d424:	ldr	w10, [x9, #72]
  40d428:	cmp	w8, w10
  40d42c:	cset	w8, lt  // lt = tstop
  40d430:	and	w0, w8, #0x1
  40d434:	mov	w1, #0x299                 	// #665
  40d438:	ldr	x2, [sp, #8]
  40d43c:	bl	4094ec <sqrt@plt+0x79ec>
  40d440:	ldr	x9, [sp]
  40d444:	ldr	w8, [x9, #88]
  40d448:	add	w8, w8, #0x1
  40d44c:	ldr	w10, [x9, #92]
  40d450:	cmp	w8, w10
  40d454:	b.lt	40d460 <sqrt@plt+0xb960>  // b.tstop
  40d458:	ldr	x0, [sp]
  40d45c:	bl	40d154 <sqrt@plt+0xb654>
  40d460:	ldr	x8, [sp]
  40d464:	ldr	w9, [x8, #88]
  40d468:	add	w9, w9, #0x1
  40d46c:	ldr	w10, [x8, #92]
  40d470:	cmp	w9, w10
  40d474:	cset	w9, lt  // lt = tstop
  40d478:	and	w0, w9, #0x1
  40d47c:	mov	w1, #0x29c                 	// #668
  40d480:	ldr	x2, [sp, #8]
  40d484:	bl	4094ec <sqrt@plt+0x79ec>
  40d488:	ldr	x8, [sp]
  40d48c:	ldr	w9, [x8, #88]
  40d490:	ldr	x11, [x8, #64]
  40d494:	ldrsw	x12, [sp, #20]
  40d498:	str	w9, [x11, x12, lsl #2]
  40d49c:	ldr	x1, [sp, #24]
  40d4a0:	ldr	x11, [x8, #80]
  40d4a4:	ldrsw	x12, [x8, #88]
  40d4a8:	mov	w9, w12
  40d4ac:	add	w9, w9, #0x1
  40d4b0:	str	w9, [x8, #88]
  40d4b4:	mov	x13, #0x28                  	// #40
  40d4b8:	mul	x12, x13, x12
  40d4bc:	add	x0, x11, x12
  40d4c0:	mov	x2, #0x28                  	// #40
  40d4c4:	bl	401730 <memcpy@plt>
  40d4c8:	ldp	x29, x30, [sp, #48]
  40d4cc:	add	sp, sp, #0x40
  40d4d0:	ret
  40d4d4:	sub	sp, sp, #0x40
  40d4d8:	stp	x29, x30, [sp, #48]
  40d4dc:	add	x29, sp, #0x30
  40d4e0:	stur	x0, [x29, #-8]
  40d4e4:	stur	x1, [x29, #-16]
  40d4e8:	str	x2, [sp, #24]
  40d4ec:	ldur	x8, [x29, #-8]
  40d4f0:	ldur	x0, [x29, #-16]
  40d4f4:	str	x8, [sp, #8]
  40d4f8:	bl	40fb04 <sqrt@plt+0xe004>
  40d4fc:	str	w0, [sp, #20]
  40d500:	ldr	x0, [sp, #24]
  40d504:	bl	40fb04 <sqrt@plt+0xe004>
  40d508:	str	w0, [sp, #16]
  40d50c:	ldr	w9, [sp, #20]
  40d510:	cmp	w9, #0x0
  40d514:	cset	w9, lt  // lt = tstop
  40d518:	mov	w10, #0x0                   	// #0
  40d51c:	str	w10, [sp, #4]
  40d520:	tbnz	w9, #0, 40d554 <sqrt@plt+0xba54>
  40d524:	ldr	w8, [sp, #16]
  40d528:	cmp	w8, #0x0
  40d52c:	cset	w8, lt  // lt = tstop
  40d530:	mov	w9, #0x0                   	// #0
  40d534:	str	w9, [sp, #4]
  40d538:	tbnz	w8, #0, 40d554 <sqrt@plt+0xba54>
  40d53c:	ldr	w8, [sp, #16]
  40d540:	ldr	x9, [sp, #8]
  40d544:	ldr	w10, [x9, #72]
  40d548:	cmp	w8, w10
  40d54c:	cset	w8, lt  // lt = tstop
  40d550:	str	w8, [sp, #4]
  40d554:	ldr	w8, [sp, #4]
  40d558:	and	w0, w8, #0x1
  40d55c:	mov	w1, #0x2a5                 	// #677
  40d560:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40d564:	add	x2, x2, #0x92a
  40d568:	bl	4094ec <sqrt@plt+0x79ec>
  40d56c:	ldr	w8, [sp, #20]
  40d570:	ldr	x9, [sp, #8]
  40d574:	ldr	w10, [x9, #72]
  40d578:	cmp	w8, w10
  40d57c:	b.lt	40d58c <sqrt@plt+0xba8c>  // b.tstop
  40d580:	ldr	w1, [sp, #20]
  40d584:	ldr	x0, [sp, #8]
  40d588:	bl	40cfac <sqrt@plt+0xb4ac>
  40d58c:	ldr	x8, [sp, #8]
  40d590:	ldr	x9, [x8, #64]
  40d594:	ldrsw	x10, [sp, #16]
  40d598:	ldr	w11, [x9, x10, lsl #2]
  40d59c:	ldr	x9, [x8, #64]
  40d5a0:	ldrsw	x10, [sp, #20]
  40d5a4:	str	w11, [x9, x10, lsl #2]
  40d5a8:	ldp	x29, x30, [sp, #48]
  40d5ac:	add	sp, sp, #0x40
  40d5b0:	ret
  40d5b4:	sub	sp, sp, #0x60
  40d5b8:	stp	x29, x30, [sp, #80]
  40d5bc:	add	x29, sp, #0x50
  40d5c0:	mov	x8, #0x68                  	// #104
  40d5c4:	adrp	x9, 40b000 <sqrt@plt+0x9500>
  40d5c8:	add	x9, x9, #0xa5c
  40d5cc:	stur	x0, [x29, #-16]
  40d5d0:	stur	x1, [x29, #-24]
  40d5d4:	stur	w2, [x29, #-28]
  40d5d8:	mov	x0, x8
  40d5dc:	str	x9, [sp, #16]
  40d5e0:	bl	4138f4 <_Znwm@@Base>
  40d5e4:	ldur	x1, [x29, #-16]
  40d5e8:	str	x0, [sp, #8]
  40d5ec:	ldr	x8, [sp, #16]
  40d5f0:	blr	x8
  40d5f4:	b	40d5f8 <sqrt@plt+0xbaf8>
  40d5f8:	ldr	x8, [sp, #8]
  40d5fc:	str	x8, [sp, #40]
  40d600:	ldr	x0, [sp, #40]
  40d604:	ldur	x1, [x29, #-24]
  40d608:	ldur	w2, [x29, #-28]
  40d60c:	bl	40d674 <sqrt@plt+0xbb74>
  40d610:	cbnz	w0, 40d654 <sqrt@plt+0xbb54>
  40d614:	ldr	x8, [sp, #40]
  40d618:	str	x8, [sp]
  40d61c:	cbz	x8, 40d634 <sqrt@plt+0xbb34>
  40d620:	ldr	x8, [sp]
  40d624:	ldr	x9, [x8]
  40d628:	ldr	x9, [x9, #8]
  40d62c:	mov	x0, x8
  40d630:	blr	x9
  40d634:	mov	x8, xzr
  40d638:	stur	x8, [x29, #-8]
  40d63c:	b	40d65c <sqrt@plt+0xbb5c>
  40d640:	str	x0, [sp, #32]
  40d644:	str	w1, [sp, #28]
  40d648:	ldr	x0, [sp, #8]
  40d64c:	bl	4139cc <_ZdlPv@@Base>
  40d650:	b	40d66c <sqrt@plt+0xbb6c>
  40d654:	ldr	x8, [sp, #40]
  40d658:	stur	x8, [x29, #-8]
  40d65c:	ldur	x0, [x29, #-8]
  40d660:	ldp	x29, x30, [sp, #80]
  40d664:	add	sp, sp, #0x60
  40d668:	ret
  40d66c:	ldr	x0, [sp, #32]
  40d670:	bl	401a90 <_Unwind_Resume@plt>
  40d674:	stp	x29, x30, [sp, #-32]!
  40d678:	str	x28, [sp, #16]
  40d67c:	mov	x29, sp
  40d680:	sub	sp, sp, #0x290
  40d684:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2608>
  40d688:	add	x8, x8, #0x964
  40d68c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40d690:	add	x9, x9, #0x9a8
  40d694:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40d698:	add	x10, x10, #0x0
  40d69c:	adrp	x11, 416000 <_ZdlPvm@@Base+0x2608>
  40d6a0:	add	x11, x11, #0xb19
  40d6a4:	adrp	x12, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40d6a8:	add	x12, x12, #0x58
  40d6ac:	stur	x0, [x29, #-16]
  40d6b0:	stur	x1, [x29, #-24]
  40d6b4:	stur	w2, [x29, #-28]
  40d6b8:	ldur	x13, [x29, #-16]
  40d6bc:	ldr	x0, [x13, #32]
  40d6c0:	mov	x1, x8
  40d6c4:	str	x9, [sp, #160]
  40d6c8:	str	x10, [sp, #152]
  40d6cc:	str	x11, [sp, #144]
  40d6d0:	str	x12, [sp, #136]
  40d6d4:	str	x13, [sp, #128]
  40d6d8:	bl	4019b0 <strcmp@plt>
  40d6dc:	cbnz	w0, 40d718 <sqrt@plt+0xbc18>
  40d6e0:	ldur	x8, [x29, #-24]
  40d6e4:	cbz	x8, 40d6f8 <sqrt@plt+0xbbf8>
  40d6e8:	ldur	x8, [x29, #-24]
  40d6ec:	mov	w9, #0x1                   	// #1
  40d6f0:	str	w9, [x8]
  40d6f4:	b	40d710 <sqrt@plt+0xbc10>
  40d6f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40d6fc:	add	x0, x0, #0x969
  40d700:	ldr	x1, [sp, #152]
  40d704:	ldr	x2, [sp, #152]
  40d708:	ldr	x3, [sp, #152]
  40d70c:	bl	40b0b8 <sqrt@plt+0x95b8>
  40d710:	stur	wzr, [x29, #-4]
  40d714:	b	40e4dc <sqrt@plt+0xc9dc>
  40d718:	ldr	x8, [sp, #128]
  40d71c:	ldr	x0, [x8, #32]
  40d720:	sub	x1, x29, #0x28
  40d724:	bl	40fc9c <sqrt@plt+0xe19c>
  40d728:	stur	x0, [x29, #-48]
  40d72c:	cbnz	x0, 40d780 <sqrt@plt+0xbc80>
  40d730:	ldur	x8, [x29, #-24]
  40d734:	cbz	x8, 40d748 <sqrt@plt+0xbc48>
  40d738:	ldur	x8, [x29, #-24]
  40d73c:	mov	w9, #0x1                   	// #1
  40d740:	str	w9, [x8]
  40d744:	b	40d778 <sqrt@plt+0xbc78>
  40d748:	ldr	x8, [sp, #128]
  40d74c:	ldr	x1, [x8, #32]
  40d750:	sub	x9, x29, #0x40
  40d754:	mov	x0, x9
  40d758:	str	x9, [sp, #120]
  40d75c:	bl	40ace0 <sqrt@plt+0x91e0>
  40d760:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40d764:	add	x0, x0, #0x98e
  40d768:	ldr	x1, [sp, #120]
  40d76c:	ldr	x2, [sp, #152]
  40d770:	ldr	x3, [sp, #152]
  40d774:	bl	40b0b8 <sqrt@plt+0x95b8>
  40d778:	stur	wzr, [x29, #-4]
  40d77c:	b	40e4dc <sqrt@plt+0xc9dc>
  40d780:	ldur	x1, [x29, #-48]
  40d784:	ldur	x2, [x29, #-40]
  40d788:	sub	x0, x29, #0x68
  40d78c:	adrp	x8, 40b000 <sqrt@plt+0x9500>
  40d790:	add	x8, x8, #0x508
  40d794:	blr	x8
  40d798:	mov	w9, #0x1                   	// #1
  40d79c:	stur	w9, [x29, #-80]
  40d7a0:	ldur	w9, [x29, #-28]
  40d7a4:	stur	w9, [x29, #-76]
  40d7a8:	sub	x0, x29, #0x68
  40d7ac:	bl	40b5b4 <sqrt@plt+0x9ab4>
  40d7b0:	str	w0, [sp, #116]
  40d7b4:	b	40d7b8 <sqrt@plt+0xbcb8>
  40d7b8:	ldr	w8, [sp, #116]
  40d7bc:	cbnz	w8, 40d7e8 <sqrt@plt+0xbce8>
  40d7c0:	mov	x8, xzr
  40d7c4:	stur	x8, [x29, #-112]
  40d7c8:	b	40dc2c <sqrt@plt+0xc12c>
  40d7cc:	stur	x0, [x29, #-120]
  40d7d0:	stur	w1, [x29, #-124]
  40d7d4:	sub	x0, x29, #0x68
  40d7d8:	adrp	x8, 40b000 <sqrt@plt+0x9500>
  40d7dc:	add	x8, x8, #0x550
  40d7e0:	blr	x8
  40d7e4:	b	40e4f0 <sqrt@plt+0xc9f0>
  40d7e8:	sub	x8, x29, #0x68
  40d7ec:	ldr	x0, [x8, #32]
  40d7f0:	ldr	x1, [sp, #160]
  40d7f4:	bl	401860 <strtok@plt>
  40d7f8:	stur	x0, [x29, #-112]
  40d7fc:	ldur	x0, [x29, #-112]
  40d800:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d804:	add	x1, x1, #0x989
  40d808:	bl	4019b0 <strcmp@plt>
  40d80c:	cbnz	w0, 40d814 <sqrt@plt+0xbd14>
  40d810:	b	40dc28 <sqrt@plt+0xc128>
  40d814:	ldur	x0, [x29, #-112]
  40d818:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d81c:	add	x1, x1, #0x9ad
  40d820:	bl	4019b0 <strcmp@plt>
  40d824:	cbnz	w0, 40d8ac <sqrt@plt+0xbdac>
  40d828:	mov	x8, xzr
  40d82c:	mov	x0, x8
  40d830:	ldr	x1, [sp, #160]
  40d834:	bl	401860 <strtok@plt>
  40d838:	stur	x0, [x29, #-112]
  40d83c:	ldur	x8, [x29, #-112]
  40d840:	cbz	x8, 40d86c <sqrt@plt+0xbd6c>
  40d844:	ldur	x0, [x29, #-112]
  40d848:	ldr	x1, [sp, #144]
  40d84c:	sub	x2, x29, #0x80
  40d850:	bl	401910 <__isoc99_sscanf@plt>
  40d854:	cmp	w0, #0x1
  40d858:	b.ne	40d86c <sqrt@plt+0xbd6c>  // b.any
  40d85c:	ldur	w8, [x29, #-128]
  40d860:	cmp	w8, #0x0
  40d864:	cset	w8, gt
  40d868:	tbnz	w8, #0, 40d89c <sqrt@plt+0xbd9c>
  40d86c:	sub	x0, x29, #0x68
  40d870:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d874:	add	x1, x1, #0x9b8
  40d878:	ldr	x2, [sp, #152]
  40d87c:	ldr	x3, [sp, #152]
  40d880:	ldr	x4, [sp, #152]
  40d884:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40d888:	b	40d88c <sqrt@plt+0xbd8c>
  40d88c:	stur	wzr, [x29, #-4]
  40d890:	mov	w8, #0x1                   	// #1
  40d894:	stur	w8, [x29, #-132]
  40d898:	b	40e4cc <sqrt@plt+0xc9cc>
  40d89c:	ldur	w8, [x29, #-128]
  40d8a0:	ldr	x9, [sp, #128]
  40d8a4:	str	w8, [x9, #24]
  40d8a8:	b	40dc28 <sqrt@plt+0xc128>
  40d8ac:	ldur	x0, [x29, #-112]
  40d8b0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d8b4:	add	x1, x1, #0x9de
  40d8b8:	bl	4019b0 <strcmp@plt>
  40d8bc:	cbnz	w0, 40d984 <sqrt@plt+0xbe84>
  40d8c0:	mov	x8, xzr
  40d8c4:	mov	x0, x8
  40d8c8:	ldr	x1, [sp, #160]
  40d8cc:	bl	401860 <strtok@plt>
  40d8d0:	stur	x0, [x29, #-112]
  40d8d4:	ldur	x8, [x29, #-112]
  40d8d8:	cbz	x8, 40d934 <sqrt@plt+0xbe34>
  40d8dc:	ldur	x0, [x29, #-112]
  40d8e0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d8e4:	add	x1, x1, #0x9e4
  40d8e8:	sub	x2, x29, #0x90
  40d8ec:	bl	401910 <__isoc99_sscanf@plt>
  40d8f0:	cmp	w0, #0x1
  40d8f4:	b.ne	40d934 <sqrt@plt+0xbe34>  // b.any
  40d8f8:	ldur	d0, [x29, #-144]
  40d8fc:	mov	x8, #0x800000000000        	// #140737488355328
  40d900:	movk	x8, #0x4056, lsl #48
  40d904:	fmov	d1, x8
  40d908:	fcmp	d0, d1
  40d90c:	cset	w9, ge  // ge = tcont
  40d910:	tbnz	w9, #0, 40d934 <sqrt@plt+0xbe34>
  40d914:	ldur	d0, [x29, #-144]
  40d918:	mov	x8, #0x800000000000        	// #140737488355328
  40d91c:	movk	x8, #0xc056, lsl #48
  40d920:	fmov	d1, x8
  40d924:	fcmp	d0, d1
  40d928:	cset	w9, ls  // ls = plast
  40d92c:	tbnz	w9, #0, 40d934 <sqrt@plt+0xbe34>
  40d930:	b	40d974 <sqrt@plt+0xbe74>
  40d934:	ldur	x1, [x29, #-112]
  40d938:	sub	x0, x29, #0xa0
  40d93c:	bl	40ace0 <sqrt@plt+0x91e0>
  40d940:	b	40d944 <sqrt@plt+0xbe44>
  40d944:	sub	x0, x29, #0x68
  40d948:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d94c:	add	x1, x1, #0x9e8
  40d950:	sub	x2, x29, #0xa0
  40d954:	ldr	x3, [sp, #152]
  40d958:	ldr	x4, [sp, #152]
  40d95c:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40d960:	b	40d964 <sqrt@plt+0xbe64>
  40d964:	stur	wzr, [x29, #-4]
  40d968:	mov	w8, #0x1                   	// #1
  40d96c:	stur	w8, [x29, #-132]
  40d970:	b	40e4cc <sqrt@plt+0xc9cc>
  40d974:	ldur	x8, [x29, #-144]
  40d978:	ldr	x9, [sp, #128]
  40d97c:	str	x8, [x9, #48]
  40d980:	b	40dc28 <sqrt@plt+0xc128>
  40d984:	ldur	x0, [x29, #-112]
  40d988:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d98c:	add	x1, x1, #0xa09
  40d990:	bl	4019b0 <strcmp@plt>
  40d994:	cbnz	w0, 40dadc <sqrt@plt+0xbfdc>
  40d998:	mov	x8, xzr
  40d99c:	mov	x0, x8
  40d9a0:	ldr	x1, [sp, #160]
  40d9a4:	bl	401860 <strtok@plt>
  40d9a8:	stur	x0, [x29, #-112]
  40d9ac:	ldur	x8, [x29, #-112]
  40d9b0:	cbz	x8, 40d9c8 <sqrt@plt+0xbec8>
  40d9b4:	ldur	x0, [x29, #-112]
  40d9b8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d9bc:	add	x1, x1, #0x91
  40d9c0:	bl	4019b0 <strcmp@plt>
  40d9c4:	cbnz	w0, 40d9cc <sqrt@plt+0xbecc>
  40d9c8:	b	40dad8 <sqrt@plt+0xbfd8>
  40d9cc:	ldur	x0, [x29, #-112]
  40d9d0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d9d4:	add	x1, x1, #0x753
  40d9d8:	bl	4019b0 <strcmp@plt>
  40d9dc:	cbnz	w0, 40d9f4 <sqrt@plt+0xbef4>
  40d9e0:	ldr	x8, [sp, #128]
  40d9e4:	ldr	w9, [x8, #8]
  40d9e8:	orr	w9, w9, #0x1
  40d9ec:	str	w9, [x8, #8]
  40d9f0:	b	40dad4 <sqrt@plt+0xbfd4>
  40d9f4:	ldur	x0, [x29, #-112]
  40d9f8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40d9fc:	add	x1, x1, #0xa14
  40da00:	bl	4019b0 <strcmp@plt>
  40da04:	cbnz	w0, 40da1c <sqrt@plt+0xbf1c>
  40da08:	ldr	x8, [sp, #128]
  40da0c:	ldr	w9, [x8, #8]
  40da10:	orr	w9, w9, #0x2
  40da14:	str	w9, [x8, #8]
  40da18:	b	40dad4 <sqrt@plt+0xbfd4>
  40da1c:	ldur	x0, [x29, #-112]
  40da20:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40da24:	add	x1, x1, #0xa18
  40da28:	bl	4019b0 <strcmp@plt>
  40da2c:	cbnz	w0, 40da44 <sqrt@plt+0xbf44>
  40da30:	ldr	x8, [sp, #128]
  40da34:	ldr	w9, [x8, #8]
  40da38:	orr	w9, w9, #0x4
  40da3c:	str	w9, [x8, #8]
  40da40:	b	40dad4 <sqrt@plt+0xbfd4>
  40da44:	ldur	x0, [x29, #-112]
  40da48:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40da4c:	add	x1, x1, #0xa13
  40da50:	bl	4019b0 <strcmp@plt>
  40da54:	cbnz	w0, 40da6c <sqrt@plt+0xbf6c>
  40da58:	ldr	x8, [sp, #128]
  40da5c:	ldr	w9, [x8, #8]
  40da60:	orr	w9, w9, #0x8
  40da64:	str	w9, [x8, #8]
  40da68:	b	40dad4 <sqrt@plt+0xbfd4>
  40da6c:	ldur	x0, [x29, #-112]
  40da70:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40da74:	add	x1, x1, #0xa17
  40da78:	bl	4019b0 <strcmp@plt>
  40da7c:	cbnz	w0, 40da94 <sqrt@plt+0xbf94>
  40da80:	ldr	x8, [sp, #128]
  40da84:	ldr	w9, [x8, #8]
  40da88:	orr	w9, w9, #0x10
  40da8c:	str	w9, [x8, #8]
  40da90:	b	40dad4 <sqrt@plt+0xbfd4>
  40da94:	ldur	x1, [x29, #-112]
  40da98:	sub	x0, x29, #0xb0
  40da9c:	bl	40ace0 <sqrt@plt+0x91e0>
  40daa0:	b	40daa4 <sqrt@plt+0xbfa4>
  40daa4:	sub	x0, x29, #0x68
  40daa8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40daac:	add	x1, x1, #0xa1b
  40dab0:	sub	x2, x29, #0xb0
  40dab4:	ldr	x3, [sp, #152]
  40dab8:	ldr	x4, [sp, #152]
  40dabc:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40dac0:	b	40dac4 <sqrt@plt+0xbfc4>
  40dac4:	stur	wzr, [x29, #-4]
  40dac8:	mov	w8, #0x1                   	// #1
  40dacc:	stur	w8, [x29, #-132]
  40dad0:	b	40e4cc <sqrt@plt+0xc9cc>
  40dad4:	b	40d998 <sqrt@plt+0xbe98>
  40dad8:	b	40dc28 <sqrt@plt+0xc128>
  40dadc:	ldur	x0, [x29, #-112]
  40dae0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dae4:	add	x1, x1, #0xa36
  40dae8:	bl	4019b0 <strcmp@plt>
  40daec:	cbnz	w0, 40db70 <sqrt@plt+0xc070>
  40daf0:	mov	x8, xzr
  40daf4:	mov	x0, x8
  40daf8:	ldr	x1, [sp, #160]
  40dafc:	bl	401860 <strtok@plt>
  40db00:	stur	x0, [x29, #-112]
  40db04:	ldur	x8, [x29, #-112]
  40db08:	cbnz	x8, 40db3c <sqrt@plt+0xc03c>
  40db0c:	sub	x0, x29, #0x68
  40db10:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40db14:	add	x1, x1, #0xa43
  40db18:	ldr	x2, [sp, #152]
  40db1c:	ldr	x3, [sp, #152]
  40db20:	ldr	x4, [sp, #152]
  40db24:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40db28:	b	40db2c <sqrt@plt+0xc02c>
  40db2c:	stur	wzr, [x29, #-4]
  40db30:	mov	w8, #0x1                   	// #1
  40db34:	stur	w8, [x29, #-132]
  40db38:	b	40e4cc <sqrt@plt+0xc9cc>
  40db3c:	ldur	x0, [x29, #-112]
  40db40:	bl	401780 <strlen@plt>
  40db44:	add	x0, x0, #0x1
  40db48:	bl	401710 <_Znam@plt>
  40db4c:	str	x0, [sp, #104]
  40db50:	b	40db54 <sqrt@plt+0xc054>
  40db54:	ldr	x8, [sp, #104]
  40db58:	ldr	x9, [sp, #128]
  40db5c:	str	x8, [x9, #40]
  40db60:	ldr	x0, [x9, #40]
  40db64:	ldur	x1, [x29, #-112]
  40db68:	bl	401850 <strcpy@plt>
  40db6c:	b	40dc28 <sqrt@plt+0xc128>
  40db70:	ldur	x0, [x29, #-112]
  40db74:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40db78:	add	x1, x1, #0xdf0
  40db7c:	bl	4019b0 <strcmp@plt>
  40db80:	cbnz	w0, 40db94 <sqrt@plt+0xc094>
  40db84:	mov	w8, #0x1                   	// #1
  40db88:	ldr	x9, [sp, #128]
  40db8c:	str	w8, [x9, #28]
  40db90:	b	40dc28 <sqrt@plt+0xc128>
  40db94:	ldur	x0, [x29, #-112]
  40db98:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40db9c:	add	x1, x1, #0xa6c
  40dba0:	bl	4019b0 <strcmp@plt>
  40dba4:	cbz	w0, 40dc24 <sqrt@plt+0xc124>
  40dba8:	ldur	x0, [x29, #-112]
  40dbac:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dbb0:	add	x1, x1, #0xa76
  40dbb4:	bl	4019b0 <strcmp@plt>
  40dbb8:	cbz	w0, 40dc24 <sqrt@plt+0xc124>
  40dbbc:	ldur	x8, [x29, #-112]
  40dbc0:	stur	x8, [x29, #-184]
  40dbc4:	mov	x8, xzr
  40dbc8:	mov	x0, x8
  40dbcc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  40dbd0:	add	x1, x1, #0x99a
  40dbd4:	bl	401860 <strtok@plt>
  40dbd8:	stur	x0, [x29, #-112]
  40dbdc:	ldur	x1, [x29, #-184]
  40dbe0:	ldur	x0, [x29, #-112]
  40dbe4:	str	x1, [sp, #96]
  40dbe8:	bl	40e784 <sqrt@plt+0xcc84>
  40dbec:	str	x0, [sp, #88]
  40dbf0:	b	40dbf4 <sqrt@plt+0xc0f4>
  40dbf4:	sub	x8, x29, #0x68
  40dbf8:	ldr	x3, [x8, #8]
  40dbfc:	ldur	w4, [x29, #-88]
  40dc00:	ldr	x8, [sp, #128]
  40dc04:	ldr	x9, [x8]
  40dc08:	ldr	x9, [x9, #16]
  40dc0c:	mov	x0, x8
  40dc10:	ldr	x1, [sp, #96]
  40dc14:	ldr	x2, [sp, #88]
  40dc18:	blr	x9
  40dc1c:	b	40dc20 <sqrt@plt+0xc120>
  40dc20:	b	40dc28 <sqrt@plt+0xc128>
  40dc24:	b	40dc2c <sqrt@plt+0xc12c>
  40dc28:	b	40d7a8 <sqrt@plt+0xbca8>
  40dc2c:	stur	wzr, [x29, #-188]
  40dc30:	ldur	x8, [x29, #-112]
  40dc34:	cbnz	x8, 40dc78 <sqrt@plt+0xc178>
  40dc38:	ldr	x8, [sp, #136]
  40dc3c:	ldr	w9, [x8]
  40dc40:	cbnz	w9, 40dc74 <sqrt@plt+0xc174>
  40dc44:	sub	x0, x29, #0x68
  40dc48:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dc4c:	add	x1, x1, #0xa7e
  40dc50:	ldr	x2, [sp, #152]
  40dc54:	ldr	x3, [sp, #152]
  40dc58:	ldr	x4, [sp, #152]
  40dc5c:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40dc60:	b	40dc64 <sqrt@plt+0xc164>
  40dc64:	stur	wzr, [x29, #-4]
  40dc68:	mov	w8, #0x1                   	// #1
  40dc6c:	stur	w8, [x29, #-132]
  40dc70:	b	40e4cc <sqrt@plt+0xc9cc>
  40dc74:	b	40e3d0 <sqrt@plt+0xc8d0>
  40dc78:	ldur	x8, [x29, #-112]
  40dc7c:	stur	x8, [x29, #-200]
  40dc80:	stur	wzr, [x29, #-80]
  40dc84:	ldur	x8, [x29, #-200]
  40dc88:	cbz	x8, 40e3c4 <sqrt@plt+0xc8c4>
  40dc8c:	ldur	x0, [x29, #-200]
  40dc90:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dc94:	add	x1, x1, #0xa6c
  40dc98:	bl	4019b0 <strcmp@plt>
  40dc9c:	cbnz	w0, 40de18 <sqrt@plt+0xc318>
  40dca0:	ldur	w8, [x29, #-28]
  40dca4:	cbz	w8, 40dcb8 <sqrt@plt+0xc1b8>
  40dca8:	mov	w8, #0x1                   	// #1
  40dcac:	stur	w8, [x29, #-4]
  40dcb0:	stur	w8, [x29, #-132]
  40dcb4:	b	40e4cc <sqrt@plt+0xc9cc>
  40dcb8:	sub	x0, x29, #0x68
  40dcbc:	bl	40b5b4 <sqrt@plt+0x9ab4>
  40dcc0:	str	w0, [sp, #84]
  40dcc4:	b	40dcc8 <sqrt@plt+0xc1c8>
  40dcc8:	ldr	w8, [sp, #84]
  40dccc:	cbnz	w8, 40dcdc <sqrt@plt+0xc1dc>
  40dcd0:	mov	x8, xzr
  40dcd4:	stur	x8, [x29, #-200]
  40dcd8:	b	40de14 <sqrt@plt+0xc314>
  40dcdc:	sub	x8, x29, #0x68
  40dce0:	ldr	x0, [x8, #32]
  40dce4:	ldr	x1, [sp, #160]
  40dce8:	bl	401860 <strtok@plt>
  40dcec:	stur	x0, [x29, #-208]
  40dcf0:	ldur	x8, [x29, #-208]
  40dcf4:	cbnz	x8, 40dcfc <sqrt@plt+0xc1fc>
  40dcf8:	b	40dcb8 <sqrt@plt+0xc1b8>
  40dcfc:	mov	x8, xzr
  40dd00:	mov	x0, x8
  40dd04:	ldr	x1, [sp, #160]
  40dd08:	bl	401860 <strtok@plt>
  40dd0c:	stur	x0, [x29, #-216]
  40dd10:	ldur	x8, [x29, #-216]
  40dd14:	cbnz	x8, 40dd24 <sqrt@plt+0xc224>
  40dd18:	ldur	x8, [x29, #-208]
  40dd1c:	stur	x8, [x29, #-200]
  40dd20:	b	40de14 <sqrt@plt+0xc314>
  40dd24:	mov	x8, xzr
  40dd28:	mov	x0, x8
  40dd2c:	ldr	x1, [sp, #160]
  40dd30:	bl	401860 <strtok@plt>
  40dd34:	stur	x0, [x29, #-112]
  40dd38:	ldur	x8, [x29, #-112]
  40dd3c:	cbnz	x8, 40dd70 <sqrt@plt+0xc270>
  40dd40:	sub	x0, x29, #0x68
  40dd44:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dd48:	add	x1, x1, #0xa96
  40dd4c:	ldr	x2, [sp, #152]
  40dd50:	ldr	x3, [sp, #152]
  40dd54:	ldr	x4, [sp, #152]
  40dd58:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40dd5c:	b	40dd60 <sqrt@plt+0xc260>
  40dd60:	stur	wzr, [x29, #-4]
  40dd64:	mov	w8, #0x1                   	// #1
  40dd68:	stur	w8, [x29, #-132]
  40dd6c:	b	40e4cc <sqrt@plt+0xc9cc>
  40dd70:	ldur	x0, [x29, #-112]
  40dd74:	ldr	x1, [sp, #144]
  40dd78:	sub	x2, x29, #0xdc
  40dd7c:	bl	401910 <__isoc99_sscanf@plt>
  40dd80:	cmp	w0, #0x1
  40dd84:	b.eq	40ddc8 <sqrt@plt+0xc2c8>  // b.none
  40dd88:	ldur	x1, [x29, #-112]
  40dd8c:	sub	x0, x29, #0xf0
  40dd90:	bl	40ace0 <sqrt@plt+0x91e0>
  40dd94:	b	40dd98 <sqrt@plt+0xc298>
  40dd98:	sub	x0, x29, #0x68
  40dd9c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dda0:	add	x1, x1, #0xaaa
  40dda4:	sub	x2, x29, #0xf0
  40dda8:	ldr	x3, [sp, #152]
  40ddac:	ldr	x4, [sp, #152]
  40ddb0:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40ddb4:	b	40ddb8 <sqrt@plt+0xc2b8>
  40ddb8:	stur	wzr, [x29, #-4]
  40ddbc:	mov	w8, #0x1                   	// #1
  40ddc0:	stur	w8, [x29, #-132]
  40ddc4:	b	40e4cc <sqrt@plt+0xc9cc>
  40ddc8:	ldur	x0, [x29, #-208]
  40ddcc:	bl	413590 <sqrt@plt+0x11a90>
  40ddd0:	str	x0, [sp, #72]
  40ddd4:	b	40ddd8 <sqrt@plt+0xc2d8>
  40ddd8:	ldr	x8, [sp, #72]
  40dddc:	stur	x8, [x29, #-248]
  40dde0:	ldur	x0, [x29, #-216]
  40dde4:	bl	413590 <sqrt@plt+0x11a90>
  40dde8:	str	x0, [sp, #64]
  40ddec:	b	40ddf0 <sqrt@plt+0xc2f0>
  40ddf0:	ldr	x8, [sp, #64]
  40ddf4:	stur	x8, [x29, #-256]
  40ddf8:	ldur	x1, [x29, #-248]
  40ddfc:	ldur	x2, [x29, #-256]
  40de00:	ldur	w3, [x29, #-220]
  40de04:	ldr	x0, [sp, #128]
  40de08:	bl	40cb98 <sqrt@plt+0xb098>
  40de0c:	b	40de10 <sqrt@plt+0xc310>
  40de10:	b	40dcb8 <sqrt@plt+0xc1b8>
  40de14:	b	40e3c0 <sqrt@plt+0xc8c0>
  40de18:	ldur	x0, [x29, #-200]
  40de1c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40de20:	add	x1, x1, #0xa76
  40de24:	bl	4019b0 <strcmp@plt>
  40de28:	cbnz	w0, 40e380 <sqrt@plt+0xc880>
  40de2c:	ldur	w8, [x29, #-28]
  40de30:	cbz	w8, 40de44 <sqrt@plt+0xc344>
  40de34:	mov	w8, #0x1                   	// #1
  40de38:	stur	w8, [x29, #-4]
  40de3c:	stur	w8, [x29, #-132]
  40de40:	b	40e4cc <sqrt@plt+0xc9cc>
  40de44:	mov	w8, #0x1                   	// #1
  40de48:	stur	w8, [x29, #-188]
  40de4c:	mov	x9, xzr
  40de50:	str	x9, [sp, #392]
  40de54:	sub	x0, x29, #0x68
  40de58:	bl	40b5b4 <sqrt@plt+0x9ab4>
  40de5c:	str	w0, [sp, #60]
  40de60:	b	40de64 <sqrt@plt+0xc364>
  40de64:	ldr	w8, [sp, #60]
  40de68:	cbnz	w8, 40de78 <sqrt@plt+0xc378>
  40de6c:	mov	x8, xzr
  40de70:	stur	x8, [x29, #-200]
  40de74:	b	40e344 <sqrt@plt+0xc844>
  40de78:	sub	x8, x29, #0x68
  40de7c:	ldr	x0, [x8, #32]
  40de80:	ldr	x1, [sp, #160]
  40de84:	bl	401860 <strtok@plt>
  40de88:	str	x0, [sp, #384]
  40de8c:	ldr	x8, [sp, #384]
  40de90:	cbnz	x8, 40de98 <sqrt@plt+0xc398>
  40de94:	b	40de54 <sqrt@plt+0xc354>
  40de98:	mov	x8, xzr
  40de9c:	mov	x0, x8
  40dea0:	ldr	x1, [sp, #160]
  40dea4:	bl	401860 <strtok@plt>
  40dea8:	stur	x0, [x29, #-112]
  40deac:	ldur	x8, [x29, #-112]
  40deb0:	cbnz	x8, 40dec0 <sqrt@plt+0xc3c0>
  40deb4:	ldr	x8, [sp, #384]
  40deb8:	stur	x8, [x29, #-200]
  40debc:	b	40e344 <sqrt@plt+0xc844>
  40dec0:	ldur	x8, [x29, #-112]
  40dec4:	ldrb	w9, [x8]
  40dec8:	cmp	w9, #0x22
  40decc:	b.ne	40df7c <sqrt@plt+0xc47c>  // b.any
  40ded0:	ldr	x8, [sp, #392]
  40ded4:	cbnz	x8, 40df08 <sqrt@plt+0xc408>
  40ded8:	sub	x0, x29, #0x68
  40dedc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dee0:	add	x1, x1, #0xabf
  40dee4:	ldr	x2, [sp, #152]
  40dee8:	ldr	x3, [sp, #152]
  40deec:	ldr	x4, [sp, #152]
  40def0:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40def4:	b	40def8 <sqrt@plt+0xc3f8>
  40def8:	stur	wzr, [x29, #-4]
  40defc:	mov	w8, #0x1                   	// #1
  40df00:	stur	w8, [x29, #-132]
  40df04:	b	40e4cc <sqrt@plt+0xc9cc>
  40df08:	ldr	x0, [sp, #384]
  40df0c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40df10:	add	x1, x1, #0xae0
  40df14:	bl	4019b0 <strcmp@plt>
  40df18:	cbnz	w0, 40df4c <sqrt@plt+0xc44c>
  40df1c:	sub	x0, x29, #0x68
  40df20:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40df24:	add	x1, x1, #0xae4
  40df28:	ldr	x2, [sp, #152]
  40df2c:	ldr	x3, [sp, #152]
  40df30:	ldr	x4, [sp, #152]
  40df34:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40df38:	b	40df3c <sqrt@plt+0xc43c>
  40df3c:	stur	wzr, [x29, #-4]
  40df40:	mov	w8, #0x1                   	// #1
  40df44:	stur	w8, [x29, #-132]
  40df48:	b	40e4cc <sqrt@plt+0xc9cc>
  40df4c:	ldr	x0, [sp, #384]
  40df50:	bl	413590 <sqrt@plt+0x11a90>
  40df54:	str	x0, [sp, #48]
  40df58:	b	40df5c <sqrt@plt+0xc45c>
  40df5c:	ldr	x8, [sp, #48]
  40df60:	str	x8, [sp, #376]
  40df64:	ldr	x1, [sp, #376]
  40df68:	ldr	x2, [sp, #392]
  40df6c:	ldr	x0, [sp, #128]
  40df70:	bl	40d4d4 <sqrt@plt+0xb9d4>
  40df74:	b	40df78 <sqrt@plt+0xc478>
  40df78:	b	40e340 <sqrt@plt+0xc840>
  40df7c:	add	x8, sp, #0x150
  40df80:	str	wzr, [sp, #348]
  40df84:	str	wzr, [sp, #352]
  40df88:	str	wzr, [sp, #356]
  40df8c:	str	wzr, [sp, #360]
  40df90:	str	wzr, [sp, #364]
  40df94:	ldur	x0, [x29, #-112]
  40df98:	add	x2, x8, #0x8
  40df9c:	add	x3, x8, #0xc
  40dfa0:	add	x4, x8, #0x10
  40dfa4:	add	x5, x8, #0x18
  40dfa8:	add	x6, x8, #0x14
  40dfac:	add	x7, x8, #0x1c
  40dfb0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dfb4:	add	x1, x1, #0xb0a
  40dfb8:	bl	401910 <__isoc99_sscanf@plt>
  40dfbc:	str	w0, [sp, #332]
  40dfc0:	ldr	w9, [sp, #332]
  40dfc4:	cmp	w9, #0x1
  40dfc8:	b.ge	40e00c <sqrt@plt+0xc50c>  // b.tcont
  40dfcc:	ldr	x1, [sp, #384]
  40dfd0:	add	x0, sp, #0x138
  40dfd4:	bl	40ace0 <sqrt@plt+0x91e0>
  40dfd8:	b	40dfdc <sqrt@plt+0xc4dc>
  40dfdc:	sub	x0, x29, #0x68
  40dfe0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40dfe4:	add	x1, x1, #0xb1c
  40dfe8:	add	x2, sp, #0x138
  40dfec:	ldr	x3, [sp, #152]
  40dff0:	ldr	x4, [sp, #152]
  40dff4:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40dff8:	b	40dffc <sqrt@plt+0xc4fc>
  40dffc:	stur	wzr, [x29, #-4]
  40e000:	mov	w8, #0x1                   	// #1
  40e004:	stur	w8, [x29, #-132]
  40e008:	b	40e4cc <sqrt@plt+0xc9cc>
  40e00c:	mov	x8, xzr
  40e010:	mov	x0, x8
  40e014:	ldr	x1, [sp, #160]
  40e018:	bl	401860 <strtok@plt>
  40e01c:	stur	x0, [x29, #-112]
  40e020:	ldur	x8, [x29, #-112]
  40e024:	cbnz	x8, 40e068 <sqrt@plt+0xc568>
  40e028:	ldr	x1, [sp, #384]
  40e02c:	add	x0, sp, #0x128
  40e030:	bl	40ace0 <sqrt@plt+0x91e0>
  40e034:	b	40e038 <sqrt@plt+0xc538>
  40e038:	sub	x0, x29, #0x68
  40e03c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e040:	add	x1, x1, #0xb2f
  40e044:	add	x2, sp, #0x128
  40e048:	ldr	x3, [sp, #152]
  40e04c:	ldr	x4, [sp, #152]
  40e050:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40e054:	b	40e058 <sqrt@plt+0xc558>
  40e058:	stur	wzr, [x29, #-4]
  40e05c:	mov	w8, #0x1                   	// #1
  40e060:	stur	w8, [x29, #-132]
  40e064:	b	40e4cc <sqrt@plt+0xc9cc>
  40e068:	ldur	x0, [x29, #-112]
  40e06c:	ldr	x1, [sp, #144]
  40e070:	add	x2, sp, #0x124
  40e074:	bl	401910 <__isoc99_sscanf@plt>
  40e078:	cmp	w0, #0x1
  40e07c:	b.eq	40e0c0 <sqrt@plt+0xc5c0>  // b.none
  40e080:	ldr	x1, [sp, #384]
  40e084:	add	x0, sp, #0x110
  40e088:	bl	40ace0 <sqrt@plt+0x91e0>
  40e08c:	b	40e090 <sqrt@plt+0xc590>
  40e090:	sub	x0, x29, #0x68
  40e094:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e098:	add	x1, x1, #0xb4f
  40e09c:	add	x2, sp, #0x110
  40e0a0:	ldr	x3, [sp, #152]
  40e0a4:	ldr	x4, [sp, #152]
  40e0a8:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40e0ac:	b	40e0b0 <sqrt@plt+0xc5b0>
  40e0b0:	stur	wzr, [x29, #-4]
  40e0b4:	mov	w8, #0x1                   	// #1
  40e0b8:	stur	w8, [x29, #-132]
  40e0bc:	b	40e4cc <sqrt@plt+0xc9cc>
  40e0c0:	ldr	w8, [sp, #292]
  40e0c4:	cmp	w8, #0x0
  40e0c8:	cset	w8, lt  // lt = tstop
  40e0cc:	tbnz	w8, #0, 40e0dc <sqrt@plt+0xc5dc>
  40e0d0:	ldr	w8, [sp, #292]
  40e0d4:	cmp	w8, #0xff
  40e0d8:	b.le	40e11c <sqrt@plt+0xc61c>
  40e0dc:	ldr	w1, [sp, #292]
  40e0e0:	add	x0, sp, #0x100
  40e0e4:	bl	40ad48 <sqrt@plt+0x9248>
  40e0e8:	b	40e0ec <sqrt@plt+0xc5ec>
  40e0ec:	sub	x0, x29, #0x68
  40e0f0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e0f4:	add	x1, x1, #0xb6b
  40e0f8:	add	x2, sp, #0x100
  40e0fc:	ldr	x3, [sp, #152]
  40e100:	ldr	x4, [sp, #152]
  40e104:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40e108:	b	40e10c <sqrt@plt+0xc60c>
  40e10c:	stur	wzr, [x29, #-4]
  40e110:	mov	w8, #0x1                   	// #1
  40e114:	stur	w8, [x29, #-132]
  40e118:	b	40e4cc <sqrt@plt+0xc9cc>
  40e11c:	ldr	w8, [sp, #292]
  40e120:	strb	w8, [sp, #336]
  40e124:	mov	x9, xzr
  40e128:	mov	x0, x9
  40e12c:	ldr	x1, [sp, #160]
  40e130:	bl	401860 <strtok@plt>
  40e134:	stur	x0, [x29, #-112]
  40e138:	ldur	x9, [x29, #-112]
  40e13c:	cbnz	x9, 40e180 <sqrt@plt+0xc680>
  40e140:	ldr	x1, [sp, #384]
  40e144:	add	x0, sp, #0xf0
  40e148:	bl	40ace0 <sqrt@plt+0x91e0>
  40e14c:	b	40e150 <sqrt@plt+0xc650>
  40e150:	sub	x0, x29, #0x68
  40e154:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e158:	add	x1, x1, #0xb8c
  40e15c:	add	x2, sp, #0xf0
  40e160:	ldr	x3, [sp, #152]
  40e164:	ldr	x4, [sp, #152]
  40e168:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40e16c:	b	40e170 <sqrt@plt+0xc670>
  40e170:	stur	wzr, [x29, #-4]
  40e174:	mov	w8, #0x1                   	// #1
  40e178:	stur	w8, [x29, #-132]
  40e17c:	b	40e4cc <sqrt@plt+0xc9cc>
  40e180:	ldur	x0, [x29, #-112]
  40e184:	add	x1, sp, #0xe8
  40e188:	mov	w8, wzr
  40e18c:	mov	w2, w8
  40e190:	bl	401800 <strtol@plt>
  40e194:	str	w0, [sp, #340]
  40e198:	ldr	w8, [sp, #340]
  40e19c:	cbnz	w8, 40e200 <sqrt@plt+0xc700>
  40e1a0:	ldr	x8, [sp, #232]
  40e1a4:	ldur	x9, [x29, #-112]
  40e1a8:	cmp	x8, x9
  40e1ac:	b.ne	40e200 <sqrt@plt+0xc700>  // b.any
  40e1b0:	ldur	x1, [x29, #-112]
  40e1b4:	add	x0, sp, #0xd8
  40e1b8:	bl	40ace0 <sqrt@plt+0x91e0>
  40e1bc:	b	40e1c0 <sqrt@plt+0xc6c0>
  40e1c0:	ldr	x1, [sp, #384]
  40e1c4:	add	x0, sp, #0xc8
  40e1c8:	bl	40ace0 <sqrt@plt+0x91e0>
  40e1cc:	b	40e1d0 <sqrt@plt+0xc6d0>
  40e1d0:	sub	x0, x29, #0x68
  40e1d4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e1d8:	add	x1, x1, #0xba2
  40e1dc:	add	x2, sp, #0xd8
  40e1e0:	add	x3, sp, #0xc8
  40e1e4:	ldr	x4, [sp, #152]
  40e1e8:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40e1ec:	b	40e1f0 <sqrt@plt+0xc6f0>
  40e1f0:	stur	wzr, [x29, #-4]
  40e1f4:	mov	w8, #0x1                   	// #1
  40e1f8:	stur	w8, [x29, #-132]
  40e1fc:	b	40e4cc <sqrt@plt+0xc9cc>
  40e200:	ldr	x8, [sp, #136]
  40e204:	ldr	w9, [x8]
  40e208:	cbz	w9, 40e234 <sqrt@plt+0xc734>
  40e20c:	ldr	w0, [sp, #340]
  40e210:	bl	401990 <wcwidth@plt>
  40e214:	str	w0, [sp, #196]
  40e218:	ldr	w8, [sp, #196]
  40e21c:	cmp	w8, #0x1
  40e220:	b.le	40e234 <sqrt@plt+0xc734>
  40e224:	ldr	w8, [sp, #196]
  40e228:	ldr	w9, [sp, #344]
  40e22c:	mul	w8, w9, w8
  40e230:	str	w8, [sp, #344]
  40e234:	mov	x8, xzr
  40e238:	mov	x0, x8
  40e23c:	ldr	x1, [sp, #160]
  40e240:	bl	401860 <strtok@plt>
  40e244:	stur	x0, [x29, #-112]
  40e248:	ldur	x8, [x29, #-112]
  40e24c:	cbz	x8, 40e264 <sqrt@plt+0xc764>
  40e250:	ldur	x0, [x29, #-112]
  40e254:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e258:	add	x1, x1, #0xae1
  40e25c:	bl	4019b0 <strcmp@plt>
  40e260:	cbnz	w0, 40e274 <sqrt@plt+0xc774>
  40e264:	add	x8, sp, #0x150
  40e268:	mov	x9, xzr
  40e26c:	str	x9, [x8, #32]
  40e270:	b	40e2ac <sqrt@plt+0xc7ac>
  40e274:	ldur	x0, [x29, #-112]
  40e278:	bl	401780 <strlen@plt>
  40e27c:	add	x0, x0, #0x1
  40e280:	bl	401710 <_Znam@plt>
  40e284:	str	x0, [sp, #40]
  40e288:	b	40e28c <sqrt@plt+0xc78c>
  40e28c:	ldr	x8, [sp, #40]
  40e290:	str	x8, [sp, #184]
  40e294:	ldr	x0, [sp, #184]
  40e298:	ldur	x1, [x29, #-112]
  40e29c:	bl	401850 <strcpy@plt>
  40e2a0:	ldr	x8, [sp, #184]
  40e2a4:	add	x9, sp, #0x150
  40e2a8:	str	x8, [x9, #32]
  40e2ac:	ldr	x0, [sp, #384]
  40e2b0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e2b4:	add	x1, x1, #0xae0
  40e2b8:	bl	4019b0 <strcmp@plt>
  40e2bc:	cbnz	w0, 40e2f0 <sqrt@plt+0xc7f0>
  40e2c0:	ldr	w0, [sp, #340]
  40e2c4:	bl	413560 <sqrt@plt+0x11a60>
  40e2c8:	str	x0, [sp, #32]
  40e2cc:	b	40e2d0 <sqrt@plt+0xc7d0>
  40e2d0:	ldr	x8, [sp, #32]
  40e2d4:	str	x8, [sp, #392]
  40e2d8:	ldr	x1, [sp, #392]
  40e2dc:	ldr	x0, [sp, #128]
  40e2e0:	add	x2, sp, #0x150
  40e2e4:	bl	40d3a0 <sqrt@plt+0xb8a0>
  40e2e8:	b	40e2ec <sqrt@plt+0xc7ec>
  40e2ec:	b	40e340 <sqrt@plt+0xc840>
  40e2f0:	ldr	x0, [sp, #384]
  40e2f4:	bl	413590 <sqrt@plt+0x11a90>
  40e2f8:	str	x0, [sp, #24]
  40e2fc:	b	40e300 <sqrt@plt+0xc800>
  40e300:	ldr	x8, [sp, #24]
  40e304:	str	x8, [sp, #392]
  40e308:	ldr	x1, [sp, #392]
  40e30c:	ldr	x0, [sp, #128]
  40e310:	add	x2, sp, #0x150
  40e314:	bl	40d3a0 <sqrt@plt+0xb8a0>
  40e318:	b	40e31c <sqrt@plt+0xc81c>
  40e31c:	ldr	w0, [sp, #340]
  40e320:	bl	413560 <sqrt@plt+0x11a60>
  40e324:	str	x0, [sp, #16]
  40e328:	b	40e32c <sqrt@plt+0xc82c>
  40e32c:	ldr	x2, [sp, #392]
  40e330:	ldr	x0, [sp, #128]
  40e334:	ldr	x1, [sp, #16]
  40e338:	bl	40d4d4 <sqrt@plt+0xb9d4>
  40e33c:	b	40e340 <sqrt@plt+0xc840>
  40e340:	b	40de54 <sqrt@plt+0xc354>
  40e344:	ldr	x8, [sp, #392]
  40e348:	cbnz	x8, 40e37c <sqrt@plt+0xc87c>
  40e34c:	sub	x0, x29, #0x68
  40e350:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e354:	add	x1, x1, #0xbc3
  40e358:	ldr	x2, [sp, #152]
  40e35c:	ldr	x3, [sp, #152]
  40e360:	ldr	x4, [sp, #152]
  40e364:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40e368:	b	40e36c <sqrt@plt+0xc86c>
  40e36c:	stur	wzr, [x29, #-4]
  40e370:	mov	w8, #0x1                   	// #1
  40e374:	stur	w8, [x29, #-132]
  40e378:	b	40e4cc <sqrt@plt+0xc9cc>
  40e37c:	b	40e3c0 <sqrt@plt+0xc8c0>
  40e380:	ldur	x1, [x29, #-200]
  40e384:	add	x0, sp, #0xa8
  40e388:	bl	40ace0 <sqrt@plt+0x91e0>
  40e38c:	b	40e390 <sqrt@plt+0xc890>
  40e390:	sub	x0, x29, #0x68
  40e394:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e398:	add	x1, x1, #0xbe8
  40e39c:	add	x2, sp, #0xa8
  40e3a0:	ldr	x3, [sp, #152]
  40e3a4:	ldr	x4, [sp, #152]
  40e3a8:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40e3ac:	b	40e3b0 <sqrt@plt+0xc8b0>
  40e3b0:	stur	wzr, [x29, #-4]
  40e3b4:	mov	w8, #0x1                   	// #1
  40e3b8:	stur	w8, [x29, #-132]
  40e3bc:	b	40e4cc <sqrt@plt+0xc9cc>
  40e3c0:	b	40dc84 <sqrt@plt+0xc184>
  40e3c4:	ldr	x0, [sp, #128]
  40e3c8:	bl	40d21c <sqrt@plt+0xb71c>
  40e3cc:	b	40e3d0 <sqrt@plt+0xc8d0>
  40e3d0:	ldr	x8, [sp, #136]
  40e3d4:	ldr	w9, [x8]
  40e3d8:	cbnz	w9, 40e414 <sqrt@plt+0xc914>
  40e3dc:	ldur	w8, [x29, #-188]
  40e3e0:	cbnz	w8, 40e414 <sqrt@plt+0xc914>
  40e3e4:	sub	x0, x29, #0x68
  40e3e8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e3ec:	add	x1, x1, #0xc29
  40e3f0:	ldr	x2, [sp, #152]
  40e3f4:	ldr	x3, [sp, #152]
  40e3f8:	ldr	x4, [sp, #152]
  40e3fc:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40e400:	b	40e404 <sqrt@plt+0xc904>
  40e404:	stur	wzr, [x29, #-4]
  40e408:	mov	w8, #0x1                   	// #1
  40e40c:	stur	w8, [x29, #-132]
  40e410:	b	40e4cc <sqrt@plt+0xc9cc>
  40e414:	ldr	x8, [sp, #128]
  40e418:	ldr	w9, [x8, #24]
  40e41c:	cbnz	w9, 40e4c0 <sqrt@plt+0xc9c0>
  40e420:	ldr	x8, [sp, #128]
  40e424:	ldr	w9, [x8, #56]
  40e428:	cbz	w9, 40e47c <sqrt@plt+0xc97c>
  40e42c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40e430:	add	x8, x8, #0x2c
  40e434:	ldr	w0, [x8]
  40e438:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40e43c:	add	x8, x8, #0x28
  40e440:	ldr	w1, [x8]
  40e444:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40e448:	add	x8, x8, #0x6f8
  40e44c:	ldr	w9, [x8]
  40e450:	mov	w10, #0xd8                  	// #216
  40e454:	mul	w2, w10, w9
  40e458:	ldr	x8, [sp, #128]
  40e45c:	ldr	w3, [x8, #56]
  40e460:	bl	40e860 <sqrt@plt+0xcd60>
  40e464:	str	w0, [sp, #12]
  40e468:	b	40e46c <sqrt@plt+0xc96c>
  40e46c:	ldr	w8, [sp, #12]
  40e470:	ldr	x9, [sp, #128]
  40e474:	str	w8, [x9, #24]
  40e478:	b	40e4c0 <sqrt@plt+0xc9c0>
  40e47c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40e480:	add	x8, x8, #0x2c
  40e484:	ldr	w0, [x8]
  40e488:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40e48c:	add	x8, x8, #0x28
  40e490:	ldr	w1, [x8]
  40e494:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40e498:	add	x8, x8, #0x6f8
  40e49c:	ldr	w9, [x8]
  40e4a0:	mov	w10, #0xd8                  	// #216
  40e4a4:	mul	w2, w10, w9
  40e4a8:	bl	40e9a0 <sqrt@plt+0xcea0>
  40e4ac:	str	w0, [sp, #8]
  40e4b0:	b	40e4b4 <sqrt@plt+0xc9b4>
  40e4b4:	ldr	w8, [sp, #8]
  40e4b8:	ldr	x9, [sp, #128]
  40e4bc:	str	w8, [x9, #24]
  40e4c0:	mov	w8, #0x1                   	// #1
  40e4c4:	stur	w8, [x29, #-4]
  40e4c8:	stur	w8, [x29, #-132]
  40e4cc:	sub	x0, x29, #0x68
  40e4d0:	adrp	x8, 40b000 <sqrt@plt+0x9500>
  40e4d4:	add	x8, x8, #0x550
  40e4d8:	blr	x8
  40e4dc:	ldur	w0, [x29, #-4]
  40e4e0:	add	sp, sp, #0x290
  40e4e4:	ldr	x28, [sp, #16]
  40e4e8:	ldp	x29, x30, [sp], #32
  40e4ec:	ret
  40e4f0:	ldur	x0, [x29, #-120]
  40e4f4:	bl	401a90 <_Unwind_Resume@plt>
  40e4f8:	sub	sp, sp, #0x190
  40e4fc:	stp	x29, x30, [sp, #368]
  40e500:	str	x28, [sp, #384]
  40e504:	add	x29, sp, #0x170
  40e508:	mov	w8, #0x1                   	// #1
  40e50c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  40e510:	add	x9, x9, #0x138
  40e514:	stur	x0, [x29, #-16]
  40e518:	stur	x1, [x29, #-24]
  40e51c:	stur	x2, [x29, #-32]
  40e520:	stur	x3, [x29, #-40]
  40e524:	ldur	x10, [x29, #-16]
  40e528:	stur	x10, [x29, #-72]
  40e52c:	stur	w8, [x29, #-76]
  40e530:	str	x9, [sp, #8]
  40e534:	ldur	x8, [x29, #-72]
  40e538:	ldrb	w1, [x8]
  40e53c:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e540:	add	x0, x0, #0x7f9
  40e544:	bl	40a7bc <sqrt@plt+0x8cbc>
  40e548:	cbz	w0, 40e60c <sqrt@plt+0xcb0c>
  40e54c:	ldur	x0, [x29, #-72]
  40e550:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40e554:	add	x1, x1, #0x945
  40e558:	sub	x2, x29, #0x30
  40e55c:	sub	x3, x29, #0x3a
  40e560:	sub	x4, x29, #0x38
  40e564:	sub	x5, x29, #0x3c
  40e568:	bl	401910 <__isoc99_sscanf@plt>
  40e56c:	cmp	w0, #0x4
  40e570:	b.ne	40e608 <sqrt@plt+0xcb08>  // b.any
  40e574:	ldur	d0, [x29, #-48]
  40e578:	fcmp	d0, #0.0
  40e57c:	cset	w8, gt
  40e580:	tbnz	w8, #0, 40e588 <sqrt@plt+0xca88>
  40e584:	b	40e608 <sqrt@plt+0xcb08>
  40e588:	ldur	d0, [x29, #-56]
  40e58c:	fcmp	d0, #0.0
  40e590:	cset	w8, gt
  40e594:	tbnz	w8, #0, 40e59c <sqrt@plt+0xca9c>
  40e598:	b	40e608 <sqrt@plt+0xcb08>
  40e59c:	ldurb	w1, [x29, #-58]
  40e5a0:	sub	x0, x29, #0x30
  40e5a4:	bl	40bd30 <sqrt@plt+0xa230>
  40e5a8:	cbz	w0, 40e608 <sqrt@plt+0xcb08>
  40e5ac:	ldurb	w1, [x29, #-60]
  40e5b0:	sub	x0, x29, #0x38
  40e5b4:	bl	40bd30 <sqrt@plt+0xa230>
  40e5b8:	cbz	w0, 40e608 <sqrt@plt+0xcb08>
  40e5bc:	ldur	x8, [x29, #-32]
  40e5c0:	cbz	x8, 40e5d0 <sqrt@plt+0xcad0>
  40e5c4:	ldur	x8, [x29, #-48]
  40e5c8:	ldur	x9, [x29, #-32]
  40e5cc:	str	x8, [x9]
  40e5d0:	ldur	x8, [x29, #-40]
  40e5d4:	cbz	x8, 40e5e4 <sqrt@plt+0xcae4>
  40e5d8:	ldur	x8, [x29, #-56]
  40e5dc:	ldur	x9, [x29, #-40]
  40e5e0:	str	x8, [x9]
  40e5e4:	ldur	x8, [x29, #-24]
  40e5e8:	cbz	x8, 40e5fc <sqrt@plt+0xcafc>
  40e5ec:	ldur	x8, [x29, #-24]
  40e5f0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40e5f4:	add	x9, x9, #0x95d
  40e5f8:	str	x9, [x8]
  40e5fc:	mov	w8, #0x1                   	// #1
  40e600:	stur	w8, [x29, #-4]
  40e604:	b	40e770 <sqrt@plt+0xcc70>
  40e608:	b	40e76c <sqrt@plt+0xcc6c>
  40e60c:	str	wzr, [sp, #32]
  40e610:	ldr	w8, [sp, #32]
  40e614:	cmp	w8, #0x29
  40e618:	b.ge	40e6d4 <sqrt@plt+0xcbd4>  // b.tcont
  40e61c:	ldrsw	x8, [sp, #32]
  40e620:	mov	x9, #0x18                  	// #24
  40e624:	mul	x8, x9, x8
  40e628:	ldr	x9, [sp, #8]
  40e62c:	add	x8, x9, x8
  40e630:	ldr	x0, [x8]
  40e634:	ldur	x1, [x29, #-72]
  40e638:	bl	401a40 <strcasecmp@plt>
  40e63c:	cbnz	w0, 40e6c4 <sqrt@plt+0xcbc4>
  40e640:	ldur	x8, [x29, #-32]
  40e644:	cbz	x8, 40e668 <sqrt@plt+0xcb68>
  40e648:	ldrsw	x8, [sp, #32]
  40e64c:	mov	x9, #0x18                  	// #24
  40e650:	mul	x8, x9, x8
  40e654:	ldr	x9, [sp, #8]
  40e658:	add	x8, x9, x8
  40e65c:	ldr	x8, [x8, #8]
  40e660:	ldur	x10, [x29, #-32]
  40e664:	str	x8, [x10]
  40e668:	ldur	x8, [x29, #-40]
  40e66c:	cbz	x8, 40e690 <sqrt@plt+0xcb90>
  40e670:	ldrsw	x8, [sp, #32]
  40e674:	mov	x9, #0x18                  	// #24
  40e678:	mul	x8, x9, x8
  40e67c:	ldr	x9, [sp, #8]
  40e680:	add	x8, x9, x8
  40e684:	ldr	x8, [x8, #16]
  40e688:	ldur	x10, [x29, #-40]
  40e68c:	str	x8, [x10]
  40e690:	ldur	x8, [x29, #-24]
  40e694:	cbz	x8, 40e6b8 <sqrt@plt+0xcbb8>
  40e698:	ldrsw	x8, [sp, #32]
  40e69c:	mov	x9, #0x18                  	// #24
  40e6a0:	mul	x8, x9, x8
  40e6a4:	ldr	x9, [sp, #8]
  40e6a8:	add	x8, x9, x8
  40e6ac:	ldr	x8, [x8]
  40e6b0:	ldur	x10, [x29, #-24]
  40e6b4:	str	x8, [x10]
  40e6b8:	mov	w8, #0x1                   	// #1
  40e6bc:	stur	w8, [x29, #-4]
  40e6c0:	b	40e770 <sqrt@plt+0xcc70>
  40e6c4:	ldr	w8, [sp, #32]
  40e6c8:	add	w8, w8, #0x1
  40e6cc:	str	w8, [sp, #32]
  40e6d0:	b	40e610 <sqrt@plt+0xcb10>
  40e6d4:	ldur	w8, [x29, #-76]
  40e6d8:	cbz	w8, 40e76c <sqrt@plt+0xcc6c>
  40e6dc:	ldur	x0, [x29, #-16]
  40e6e0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  40e6e4:	add	x1, x1, #0x84c
  40e6e8:	bl	4019a0 <fopen@plt>
  40e6ec:	str	x0, [sp, #24]
  40e6f0:	ldr	x8, [sp, #24]
  40e6f4:	cbz	x8, 40e76c <sqrt@plt+0xcc6c>
  40e6f8:	ldr	x2, [sp, #24]
  40e6fc:	add	x8, sp, #0x25
  40e700:	mov	x0, x8
  40e704:	mov	w1, #0xfe                  	// #254
  40e708:	str	x8, [sp]
  40e70c:	bl	4019c0 <fgets@plt>
  40e710:	ldr	x8, [sp, #24]
  40e714:	mov	x0, x8
  40e718:	bl	4017e0 <fclose@plt>
  40e71c:	mov	w9, wzr
  40e720:	stur	wzr, [x29, #-76]
  40e724:	ldr	x8, [sp]
  40e728:	mov	x0, x8
  40e72c:	mov	w1, w9
  40e730:	bl	401830 <strchr@plt>
  40e734:	str	x0, [sp, #16]
  40e738:	ldr	x8, [sp, #16]
  40e73c:	mov	x10, #0xffffffffffffffff    	// #-1
  40e740:	add	x10, x8, x10
  40e744:	str	x10, [sp, #16]
  40e748:	ldurb	w9, [x8, #-1]
  40e74c:	cmp	w9, #0xa
  40e750:	b.ne	40e760 <sqrt@plt+0xcc60>  // b.any
  40e754:	ldr	x8, [sp, #16]
  40e758:	mov	w9, #0x0                   	// #0
  40e75c:	strb	w9, [x8]
  40e760:	add	x8, sp, #0x25
  40e764:	stur	x8, [x29, #-72]
  40e768:	b	40e534 <sqrt@plt+0xca34>
  40e76c:	stur	wzr, [x29, #-4]
  40e770:	ldur	w0, [x29, #-4]
  40e774:	ldr	x28, [sp, #384]
  40e778:	ldp	x29, x30, [sp, #368]
  40e77c:	add	sp, sp, #0x190
  40e780:	ret
  40e784:	sub	sp, sp, #0x30
  40e788:	stp	x29, x30, [sp, #32]
  40e78c:	add	x29, sp, #0x20
  40e790:	str	x0, [sp, #16]
  40e794:	ldr	x8, [sp, #16]
  40e798:	cbnz	x8, 40e7a8 <sqrt@plt+0xcca8>
  40e79c:	mov	x8, xzr
  40e7a0:	stur	x8, [x29, #-8]
  40e7a4:	b	40e850 <sqrt@plt+0xcd50>
  40e7a8:	ldr	x8, [sp, #16]
  40e7ac:	ldrb	w1, [x8]
  40e7b0:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e7b4:	add	x0, x0, #0x9f9
  40e7b8:	bl	40a7bc <sqrt@plt+0x8cbc>
  40e7bc:	cbz	w0, 40e7d0 <sqrt@plt+0xccd0>
  40e7c0:	ldr	x8, [sp, #16]
  40e7c4:	add	x8, x8, #0x1
  40e7c8:	str	x8, [sp, #16]
  40e7cc:	b	40e7a8 <sqrt@plt+0xcca8>
  40e7d0:	ldr	x0, [sp, #16]
  40e7d4:	mov	w8, wzr
  40e7d8:	mov	w1, w8
  40e7dc:	bl	401830 <strchr@plt>
  40e7e0:	str	x0, [sp, #8]
  40e7e4:	ldr	x8, [sp, #8]
  40e7e8:	ldr	x9, [sp, #16]
  40e7ec:	mov	w10, #0x0                   	// #0
  40e7f0:	cmp	x8, x9
  40e7f4:	str	w10, [sp, #4]
  40e7f8:	b.ls	40e81c <sqrt@plt+0xcd1c>  // b.plast
  40e7fc:	ldr	x8, [sp, #8]
  40e800:	ldurb	w1, [x8, #-1]
  40e804:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e808:	add	x0, x0, #0x9f9
  40e80c:	bl	40a7bc <sqrt@plt+0x8cbc>
  40e810:	cmp	w0, #0x0
  40e814:	cset	w9, ne  // ne = any
  40e818:	str	w9, [sp, #4]
  40e81c:	ldr	w8, [sp, #4]
  40e820:	tbnz	w8, #0, 40e828 <sqrt@plt+0xcd28>
  40e824:	b	40e83c <sqrt@plt+0xcd3c>
  40e828:	ldr	x8, [sp, #8]
  40e82c:	mov	x9, #0xffffffffffffffff    	// #-1
  40e830:	add	x8, x8, x9
  40e834:	str	x8, [sp, #8]
  40e838:	b	40e7e4 <sqrt@plt+0xcce4>
  40e83c:	ldr	x8, [sp, #8]
  40e840:	mov	w9, #0x0                   	// #0
  40e844:	strb	w9, [x8]
  40e848:	ldr	x8, [sp, #16]
  40e84c:	stur	x8, [x29, #-8]
  40e850:	ldur	x0, [x29, #-8]
  40e854:	ldp	x29, x30, [sp, #32]
  40e858:	add	sp, sp, #0x30
  40e85c:	ret
  40e860:	sub	sp, sp, #0x30
  40e864:	stp	x29, x30, [sp, #32]
  40e868:	add	x29, sp, #0x20
  40e86c:	stur	w0, [x29, #-8]
  40e870:	stur	w1, [x29, #-12]
  40e874:	str	w2, [sp, #16]
  40e878:	str	w3, [sp, #12]
  40e87c:	ldur	w8, [x29, #-12]
  40e880:	cmp	w8, #0x0
  40e884:	cset	w8, lt  // lt = tstop
  40e888:	mov	w9, #0x0                   	// #0
  40e88c:	str	w9, [sp, #8]
  40e890:	tbnz	w8, #0, 40e8bc <sqrt@plt+0xcdbc>
  40e894:	ldr	w8, [sp, #16]
  40e898:	cmp	w8, #0x0
  40e89c:	cset	w8, le
  40e8a0:	mov	w9, #0x0                   	// #0
  40e8a4:	str	w9, [sp, #8]
  40e8a8:	tbnz	w8, #0, 40e8bc <sqrt@plt+0xcdbc>
  40e8ac:	ldr	w8, [sp, #12]
  40e8b0:	cmp	w8, #0x0
  40e8b4:	cset	w8, gt
  40e8b8:	str	w8, [sp, #8]
  40e8bc:	ldr	w8, [sp, #8]
  40e8c0:	and	w0, w8, #0x1
  40e8c4:	mov	w1, #0xfc                  	// #252
  40e8c8:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40e8cc:	add	x2, x2, #0x92a
  40e8d0:	bl	4094ec <sqrt@plt+0x79ec>
  40e8d4:	ldur	w8, [x29, #-12]
  40e8d8:	cbnz	w8, 40e8e4 <sqrt@plt+0xcde4>
  40e8dc:	stur	wzr, [x29, #-4]
  40e8e0:	b	40e990 <sqrt@plt+0xce90>
  40e8e4:	ldur	w8, [x29, #-8]
  40e8e8:	cmp	w8, #0x0
  40e8ec:	cset	w8, lt  // lt = tstop
  40e8f0:	tbnz	w8, #0, 40e944 <sqrt@plt+0xce44>
  40e8f4:	ldur	w8, [x29, #-8]
  40e8f8:	scvtf	d0, w8
  40e8fc:	ldur	w8, [x29, #-12]
  40e900:	scvtf	d1, w8
  40e904:	fmul	d0, d0, d1
  40e908:	ldr	w8, [sp, #16]
  40e90c:	scvtf	d1, w8
  40e910:	fdiv	d0, d0, d1
  40e914:	ldr	w8, [sp, #12]
  40e918:	scvtf	d1, w8
  40e91c:	mov	x9, #0x400000000000        	// #70368744177664
  40e920:	movk	x9, #0x408f, lsl #48
  40e924:	fmov	d2, x9
  40e928:	fdiv	d1, d1, d2
  40e92c:	fmul	d0, d0, d1
  40e930:	fmov	d1, #5.000000000000000000e-01
  40e934:	fadd	d0, d0, d1
  40e938:	fcvtzs	w8, d0
  40e93c:	stur	w8, [x29, #-4]
  40e940:	b	40e990 <sqrt@plt+0xce90>
  40e944:	ldur	w8, [x29, #-8]
  40e948:	scvtf	d0, w8
  40e94c:	ldur	w8, [x29, #-12]
  40e950:	scvtf	d1, w8
  40e954:	fmul	d0, d0, d1
  40e958:	ldr	w8, [sp, #16]
  40e95c:	scvtf	d1, w8
  40e960:	fdiv	d0, d0, d1
  40e964:	ldr	w8, [sp, #12]
  40e968:	scvtf	d1, w8
  40e96c:	mov	x9, #0x400000000000        	// #70368744177664
  40e970:	movk	x9, #0x408f, lsl #48
  40e974:	fmov	d2, x9
  40e978:	fdiv	d1, d1, d2
  40e97c:	fmul	d0, d0, d1
  40e980:	fmov	d1, #5.000000000000000000e-01
  40e984:	fsub	d0, d0, d1
  40e988:	fcvtzs	w8, d0
  40e98c:	stur	w8, [x29, #-4]
  40e990:	ldur	w0, [x29, #-4]
  40e994:	ldp	x29, x30, [sp, #32]
  40e998:	add	sp, sp, #0x30
  40e99c:	ret
  40e9a0:	sub	sp, sp, #0x30
  40e9a4:	stp	x29, x30, [sp, #32]
  40e9a8:	add	x29, sp, #0x20
  40e9ac:	stur	w0, [x29, #-8]
  40e9b0:	stur	w1, [x29, #-12]
  40e9b4:	str	w2, [sp, #16]
  40e9b8:	ldur	w8, [x29, #-12]
  40e9bc:	cmp	w8, #0x0
  40e9c0:	cset	w8, lt  // lt = tstop
  40e9c4:	mov	w9, #0x0                   	// #0
  40e9c8:	str	w9, [sp, #8]
  40e9cc:	tbnz	w8, #0, 40e9e0 <sqrt@plt+0xcee0>
  40e9d0:	ldr	w8, [sp, #16]
  40e9d4:	cmp	w8, #0x0
  40e9d8:	cset	w8, gt
  40e9dc:	str	w8, [sp, #8]
  40e9e0:	ldr	w8, [sp, #8]
  40e9e4:	and	w0, w8, #0x1
  40e9e8:	mov	w1, #0xea                  	// #234
  40e9ec:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2608>
  40e9f0:	add	x2, x2, #0x92a
  40e9f4:	bl	4094ec <sqrt@plt+0x79ec>
  40e9f8:	ldr	w8, [sp, #16]
  40e9fc:	mov	w9, #0x2                   	// #2
  40ea00:	sdiv	w8, w8, w9
  40ea04:	str	w8, [sp, #12]
  40ea08:	ldur	w8, [x29, #-12]
  40ea0c:	cbnz	w8, 40ea18 <sqrt@plt+0xcf18>
  40ea10:	stur	wzr, [x29, #-4]
  40ea14:	b	40eb1c <sqrt@plt+0xd01c>
  40ea18:	ldur	w8, [x29, #-8]
  40ea1c:	cmp	w8, #0x0
  40ea20:	cset	w8, lt  // lt = tstop
  40ea24:	tbnz	w8, #0, 40eaa0 <sqrt@plt+0xcfa0>
  40ea28:	ldur	w8, [x29, #-8]
  40ea2c:	ldr	w9, [sp, #12]
  40ea30:	mov	w10, #0x7fffffff            	// #2147483647
  40ea34:	subs	w9, w10, w9
  40ea38:	ldur	w10, [x29, #-12]
  40ea3c:	sdiv	w9, w9, w10
  40ea40:	cmp	w8, w9
  40ea44:	b.gt	40ea6c <sqrt@plt+0xcf6c>
  40ea48:	ldur	w8, [x29, #-8]
  40ea4c:	ldur	w9, [x29, #-12]
  40ea50:	mul	w8, w8, w9
  40ea54:	ldr	w9, [sp, #12]
  40ea58:	add	w8, w8, w9
  40ea5c:	ldr	w9, [sp, #16]
  40ea60:	sdiv	w8, w8, w9
  40ea64:	stur	w8, [x29, #-4]
  40ea68:	b	40eb1c <sqrt@plt+0xd01c>
  40ea6c:	ldur	w8, [x29, #-8]
  40ea70:	scvtf	d0, w8
  40ea74:	ldur	w8, [x29, #-12]
  40ea78:	scvtf	d1, w8
  40ea7c:	fmul	d0, d0, d1
  40ea80:	ldr	w8, [sp, #16]
  40ea84:	scvtf	d1, w8
  40ea88:	fdiv	d0, d0, d1
  40ea8c:	fmov	d1, #5.000000000000000000e-01
  40ea90:	fadd	d0, d0, d1
  40ea94:	fcvtzs	w8, d0
  40ea98:	stur	w8, [x29, #-4]
  40ea9c:	b	40eb1c <sqrt@plt+0xd01c>
  40eaa0:	ldur	w8, [x29, #-8]
  40eaa4:	mov	w9, wzr
  40eaa8:	subs	w8, w9, w8
  40eaac:	ldr	w9, [sp, #12]
  40eab0:	mov	w10, #0x80000000            	// #-2147483648
  40eab4:	subs	w9, w10, w9
  40eab8:	ldur	w10, [x29, #-12]
  40eabc:	udiv	w9, w9, w10
  40eac0:	cmp	w8, w9
  40eac4:	b.hi	40eaec <sqrt@plt+0xcfec>  // b.pmore
  40eac8:	ldur	w8, [x29, #-8]
  40eacc:	ldur	w9, [x29, #-12]
  40ead0:	mul	w8, w8, w9
  40ead4:	ldr	w9, [sp, #12]
  40ead8:	subs	w8, w8, w9
  40eadc:	ldr	w9, [sp, #16]
  40eae0:	sdiv	w8, w8, w9
  40eae4:	stur	w8, [x29, #-4]
  40eae8:	b	40eb1c <sqrt@plt+0xd01c>
  40eaec:	ldur	w8, [x29, #-8]
  40eaf0:	scvtf	d0, w8
  40eaf4:	ldur	w8, [x29, #-12]
  40eaf8:	scvtf	d1, w8
  40eafc:	fmul	d0, d0, d1
  40eb00:	ldr	w8, [sp, #16]
  40eb04:	scvtf	d1, w8
  40eb08:	fdiv	d0, d0, d1
  40eb0c:	fmov	d1, #5.000000000000000000e-01
  40eb10:	fsub	d0, d0, d1
  40eb14:	fcvtzs	w8, d0
  40eb18:	stur	w8, [x29, #-4]
  40eb1c:	ldur	w0, [x29, #-4]
  40eb20:	ldp	x29, x30, [sp, #32]
  40eb24:	add	sp, sp, #0x30
  40eb28:	ret
  40eb2c:	stp	x29, x30, [sp, #-32]!
  40eb30:	str	x28, [sp, #16]
  40eb34:	mov	x29, sp
  40eb38:	sub	sp, sp, #0x1f0
  40eb3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40eb40:	add	x0, x0, #0x964
  40eb44:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40eb48:	add	x8, x8, #0x28
  40eb4c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40eb50:	add	x9, x9, #0x9a8
  40eb54:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40eb58:	add	x10, x10, #0x68
  40eb5c:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40eb60:	add	x11, x11, #0x70
  40eb64:	adrp	x12, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40eb68:	add	x12, x12, #0x0
  40eb6c:	adrp	x13, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40eb70:	add	x13, x13, #0x80
  40eb74:	sub	x1, x29, #0x18
  40eb78:	stur	wzr, [x29, #-8]
  40eb7c:	str	x8, [sp, #192]
  40eb80:	str	x9, [sp, #184]
  40eb84:	str	x10, [sp, #176]
  40eb88:	str	x11, [sp, #168]
  40eb8c:	str	x12, [sp, #160]
  40eb90:	str	x13, [sp, #152]
  40eb94:	bl	40fc9c <sqrt@plt+0xe19c>
  40eb98:	stur	x0, [x29, #-16]
  40eb9c:	cbnz	x0, 40ebc0 <sqrt@plt+0xd0c0>
  40eba0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40eba4:	add	x0, x0, #0xc43
  40eba8:	ldr	x1, [sp, #160]
  40ebac:	ldr	x2, [sp, #160]
  40ebb0:	ldr	x3, [sp, #160]
  40ebb4:	bl	40b0b8 <sqrt@plt+0x95b8>
  40ebb8:	stur	wzr, [x29, #-4]
  40ebbc:	b	40fa4c <sqrt@plt+0xdf4c>
  40ebc0:	ldur	x1, [x29, #-16]
  40ebc4:	ldur	x2, [x29, #-24]
  40ebc8:	sub	x0, x29, #0x40
  40ebcc:	adrp	x8, 40b000 <sqrt@plt+0x9500>
  40ebd0:	add	x8, x8, #0x508
  40ebd4:	blr	x8
  40ebd8:	mov	w9, #0x1                   	// #1
  40ebdc:	stur	w9, [x29, #-40]
  40ebe0:	ldr	x8, [sp, #192]
  40ebe4:	str	wzr, [x8]
  40ebe8:	sub	x0, x29, #0x40
  40ebec:	bl	40b5b4 <sqrt@plt+0x9ab4>
  40ebf0:	str	w0, [sp, #148]
  40ebf4:	b	40ebf8 <sqrt@plt+0xd0f8>
  40ebf8:	ldr	w8, [sp, #148]
  40ebfc:	cbz	w8, 40f870 <sqrt@plt+0xdd70>
  40ec00:	sub	x8, x29, #0x40
  40ec04:	ldr	x0, [x8, #32]
  40ec08:	ldr	x1, [sp, #184]
  40ec0c:	bl	401860 <strtok@plt>
  40ec10:	stur	x0, [x29, #-88]
  40ec14:	stur	wzr, [x29, #-92]
  40ec18:	stur	wzr, [x29, #-96]
  40ec1c:	ldur	w8, [x29, #-92]
  40ec20:	mov	w9, #0x0                   	// #0
  40ec24:	str	w9, [sp, #144]
  40ec28:	cbnz	w8, 40ec40 <sqrt@plt+0xd140>
  40ec2c:	ldur	w8, [x29, #-96]
  40ec30:	mov	w9, w8
  40ec34:	cmp	x9, #0xa
  40ec38:	cset	w8, cc  // cc = lo, ul, last
  40ec3c:	str	w8, [sp, #144]
  40ec40:	ldr	w8, [sp, #144]
  40ec44:	tbnz	w8, #0, 40ec4c <sqrt@plt+0xd14c>
  40ec48:	b	40ecb0 <sqrt@plt+0xd1b0>
  40ec4c:	ldur	w8, [x29, #-96]
  40ec50:	mov	w9, w8
  40ec54:	mov	x10, #0x10                  	// #16
  40ec58:	mul	x9, x10, x9
  40ec5c:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  40ec60:	add	x10, x10, #0x650
  40ec64:	add	x9, x10, x9
  40ec68:	ldr	x0, [x9]
  40ec6c:	ldur	x1, [x29, #-88]
  40ec70:	bl	4019b0 <strcmp@plt>
  40ec74:	cbnz	w0, 40eca0 <sqrt@plt+0xd1a0>
  40ec78:	mov	w8, #0x1                   	// #1
  40ec7c:	stur	w8, [x29, #-92]
  40ec80:	b	40eca0 <sqrt@plt+0xd1a0>
  40ec84:	stur	x0, [x29, #-72]
  40ec88:	stur	w1, [x29, #-76]
  40ec8c:	sub	x0, x29, #0x40
  40ec90:	adrp	x8, 40b000 <sqrt@plt+0x9500>
  40ec94:	add	x8, x8, #0x550
  40ec98:	blr	x8
  40ec9c:	b	40fa60 <sqrt@plt+0xdf60>
  40eca0:	ldur	w8, [x29, #-96]
  40eca4:	add	w8, w8, #0x1
  40eca8:	stur	w8, [x29, #-96]
  40ecac:	b	40ec1c <sqrt@plt+0xd11c>
  40ecb0:	ldur	w8, [x29, #-92]
  40ecb4:	cbz	w8, 40eda0 <sqrt@plt+0xd2a0>
  40ecb8:	mov	x8, xzr
  40ecbc:	mov	x0, x8
  40ecc0:	ldr	x1, [sp, #184]
  40ecc4:	bl	401860 <strtok@plt>
  40ecc8:	stur	x0, [x29, #-104]
  40eccc:	ldur	x8, [x29, #-104]
  40ecd0:	cbnz	x8, 40ed14 <sqrt@plt+0xd214>
  40ecd4:	ldur	x1, [x29, #-88]
  40ecd8:	sub	x0, x29, #0x78
  40ecdc:	bl	40ace0 <sqrt@plt+0x91e0>
  40ece0:	b	40ece4 <sqrt@plt+0xd1e4>
  40ece4:	sub	x0, x29, #0x40
  40ece8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40ecec:	add	x1, x1, #0xc5a
  40ecf0:	sub	x2, x29, #0x78
  40ecf4:	ldr	x3, [sp, #160]
  40ecf8:	ldr	x4, [sp, #160]
  40ecfc:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40ed00:	b	40ed04 <sqrt@plt+0xd204>
  40ed04:	stur	wzr, [x29, #-4]
  40ed08:	mov	w8, #0x1                   	// #1
  40ed0c:	stur	w8, [x29, #-124]
  40ed10:	b	40fa3c <sqrt@plt+0xdf3c>
  40ed14:	ldur	w8, [x29, #-96]
  40ed18:	subs	w8, w8, #0x1
  40ed1c:	mov	w9, w8
  40ed20:	ubfx	x9, x9, #0, #32
  40ed24:	mov	x10, #0x10                  	// #16
  40ed28:	mul	x9, x10, x9
  40ed2c:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  40ed30:	add	x10, x10, #0x650
  40ed34:	add	x9, x10, x9
  40ed38:	ldr	x9, [x9, #8]
  40ed3c:	stur	x9, [x29, #-136]
  40ed40:	ldur	x0, [x29, #-104]
  40ed44:	ldur	x2, [x29, #-136]
  40ed48:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40ed4c:	add	x1, x1, #0xb19
  40ed50:	bl	401910 <__isoc99_sscanf@plt>
  40ed54:	cmp	w0, #0x1
  40ed58:	b.eq	40ed9c <sqrt@plt+0xd29c>  // b.none
  40ed5c:	ldur	x1, [x29, #-104]
  40ed60:	sub	x0, x29, #0x98
  40ed64:	bl	40ace0 <sqrt@plt+0x91e0>
  40ed68:	b	40ed6c <sqrt@plt+0xd26c>
  40ed6c:	sub	x0, x29, #0x40
  40ed70:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40ed74:	add	x1, x1, #0xc79
  40ed78:	sub	x2, x29, #0x98
  40ed7c:	ldr	x3, [sp, #160]
  40ed80:	ldr	x4, [sp, #160]
  40ed84:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40ed88:	b	40ed8c <sqrt@plt+0xd28c>
  40ed8c:	stur	wzr, [x29, #-4]
  40ed90:	mov	w8, #0x1                   	// #1
  40ed94:	stur	w8, [x29, #-124]
  40ed98:	b	40fa3c <sqrt@plt+0xdf3c>
  40ed9c:	b	40f86c <sqrt@plt+0xdd6c>
  40eda0:	ldur	x1, [x29, #-88]
  40eda4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40eda8:	add	x0, x0, #0xc89
  40edac:	bl	4019b0 <strcmp@plt>
  40edb0:	cbnz	w0, 40ee40 <sqrt@plt+0xd340>
  40edb4:	mov	x8, xzr
  40edb8:	mov	x0, x8
  40edbc:	ldr	x1, [sp, #184]
  40edc0:	bl	401860 <strtok@plt>
  40edc4:	stur	x0, [x29, #-88]
  40edc8:	ldur	x8, [x29, #-88]
  40edcc:	cbnz	x8, 40ee00 <sqrt@plt+0xd300>
  40edd0:	sub	x0, x29, #0x40
  40edd4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40edd8:	add	x1, x1, #0xc90
  40eddc:	ldr	x2, [sp, #160]
  40ede0:	ldr	x3, [sp, #160]
  40ede4:	ldr	x4, [sp, #160]
  40ede8:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40edec:	b	40edf0 <sqrt@plt+0xd2f0>
  40edf0:	stur	wzr, [x29, #-4]
  40edf4:	mov	w8, #0x1                   	// #1
  40edf8:	stur	w8, [x29, #-124]
  40edfc:	b	40fa3c <sqrt@plt+0xdf3c>
  40ee00:	ldur	x0, [x29, #-88]
  40ee04:	bl	401780 <strlen@plt>
  40ee08:	add	x0, x0, #0x1
  40ee0c:	bl	401710 <_Znam@plt>
  40ee10:	str	x0, [sp, #136]
  40ee14:	b	40ee18 <sqrt@plt+0xd318>
  40ee18:	ldr	x8, [sp, #136]
  40ee1c:	stur	x8, [x29, #-160]
  40ee20:	ldur	x0, [x29, #-160]
  40ee24:	ldur	x1, [x29, #-88]
  40ee28:	bl	401850 <strcpy@plt>
  40ee2c:	ldur	x8, [x29, #-160]
  40ee30:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40ee34:	add	x9, x9, #0x78
  40ee38:	str	x8, [x9]
  40ee3c:	b	40f86c <sqrt@plt+0xdd6c>
  40ee40:	ldur	x1, [x29, #-88]
  40ee44:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40ee48:	add	x0, x0, #0xd19
  40ee4c:	bl	4019b0 <strcmp@plt>
  40ee50:	cbnz	w0, 40f07c <sqrt@plt+0xd57c>
  40ee54:	mov	x8, xzr
  40ee58:	mov	x0, x8
  40ee5c:	ldr	x1, [sp, #184]
  40ee60:	bl	401860 <strtok@plt>
  40ee64:	stur	x0, [x29, #-88]
  40ee68:	ldur	x8, [x29, #-88]
  40ee6c:	cbz	x8, 40ee9c <sqrt@plt+0xd39c>
  40ee70:	ldur	x0, [x29, #-88]
  40ee74:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40ee78:	add	x1, x1, #0xb19
  40ee7c:	sub	x2, x29, #0x8
  40ee80:	bl	401910 <__isoc99_sscanf@plt>
  40ee84:	cmp	w0, #0x1
  40ee88:	b.ne	40ee9c <sqrt@plt+0xd39c>  // b.any
  40ee8c:	ldur	w8, [x29, #-8]
  40ee90:	cmp	w8, #0x0
  40ee94:	cset	w8, gt
  40ee98:	tbnz	w8, #0, 40eedc <sqrt@plt+0xd3dc>
  40ee9c:	ldur	x1, [x29, #-88]
  40eea0:	sub	x0, x29, #0xb0
  40eea4:	bl	40ace0 <sqrt@plt+0x91e0>
  40eea8:	b	40eeac <sqrt@plt+0xd3ac>
  40eeac:	sub	x0, x29, #0x40
  40eeb0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40eeb4:	add	x1, x1, #0xcb4
  40eeb8:	sub	x2, x29, #0xb0
  40eebc:	ldr	x3, [sp, #160]
  40eec0:	ldr	x4, [sp, #160]
  40eec4:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40eec8:	b	40eecc <sqrt@plt+0xd3cc>
  40eecc:	stur	wzr, [x29, #-4]
  40eed0:	mov	w8, #0x1                   	// #1
  40eed4:	stur	w8, [x29, #-124]
  40eed8:	b	40fa3c <sqrt@plt+0xdf3c>
  40eedc:	ldur	w8, [x29, #-8]
  40eee0:	add	w8, w8, #0x1
  40eee4:	mov	w0, w8
  40eee8:	sxtw	x9, w0
  40eeec:	mov	x10, #0x8                   	// #8
  40eef0:	mov	w11, #0x8                   	// #8
  40eef4:	smull	x12, w8, w11
  40eef8:	umulh	x9, x9, x10
  40eefc:	mov	x10, #0xffffffffffffffff    	// #-1
  40ef00:	cmp	x9, #0x0
  40ef04:	csel	x0, x10, x12, ne  // ne = any
  40ef08:	bl	401710 <_Znam@plt>
  40ef0c:	str	x0, [sp, #128]
  40ef10:	b	40ef14 <sqrt@plt+0xd414>
  40ef14:	ldr	x8, [sp, #128]
  40ef18:	ldr	x9, [sp, #176]
  40ef1c:	str	x8, [x9]
  40ef20:	stur	wzr, [x29, #-180]
  40ef24:	ldur	w8, [x29, #-180]
  40ef28:	ldur	w9, [x29, #-8]
  40ef2c:	cmp	w8, w9
  40ef30:	b.ge	40f00c <sqrt@plt+0xd50c>  // b.tcont
  40ef34:	mov	x8, xzr
  40ef38:	mov	x0, x8
  40ef3c:	ldr	x1, [sp, #184]
  40ef40:	bl	401860 <strtok@plt>
  40ef44:	stur	x0, [x29, #-88]
  40ef48:	ldur	x8, [x29, #-88]
  40ef4c:	cbnz	x8, 40efb0 <sqrt@plt+0xd4b0>
  40ef50:	sub	x0, x29, #0x40
  40ef54:	bl	40b5b4 <sqrt@plt+0x9ab4>
  40ef58:	str	w0, [sp, #124]
  40ef5c:	b	40ef60 <sqrt@plt+0xd460>
  40ef60:	ldr	w8, [sp, #124]
  40ef64:	cbnz	w8, 40ef98 <sqrt@plt+0xd498>
  40ef68:	sub	x0, x29, #0x40
  40ef6c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40ef70:	add	x1, x1, #0xccd
  40ef74:	ldr	x2, [sp, #160]
  40ef78:	ldr	x3, [sp, #160]
  40ef7c:	ldr	x4, [sp, #160]
  40ef80:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40ef84:	b	40ef88 <sqrt@plt+0xd488>
  40ef88:	stur	wzr, [x29, #-4]
  40ef8c:	mov	w8, #0x1                   	// #1
  40ef90:	stur	w8, [x29, #-124]
  40ef94:	b	40fa3c <sqrt@plt+0xdf3c>
  40ef98:	sub	x8, x29, #0x40
  40ef9c:	ldr	x0, [x8, #32]
  40efa0:	ldr	x1, [sp, #184]
  40efa4:	bl	401860 <strtok@plt>
  40efa8:	stur	x0, [x29, #-88]
  40efac:	b	40ef48 <sqrt@plt+0xd448>
  40efb0:	ldur	x0, [x29, #-88]
  40efb4:	bl	401780 <strlen@plt>
  40efb8:	add	x0, x0, #0x1
  40efbc:	bl	401710 <_Znam@plt>
  40efc0:	str	x0, [sp, #112]
  40efc4:	b	40efc8 <sqrt@plt+0xd4c8>
  40efc8:	ldr	x8, [sp, #112]
  40efcc:	stur	x8, [x29, #-192]
  40efd0:	ldur	x0, [x29, #-192]
  40efd4:	ldur	x1, [x29, #-88]
  40efd8:	bl	401850 <strcpy@plt>
  40efdc:	ldur	x8, [x29, #-192]
  40efe0:	ldr	x9, [sp, #176]
  40efe4:	ldr	x10, [x9]
  40efe8:	ldursw	x11, [x29, #-180]
  40efec:	mov	x12, #0x8                   	// #8
  40eff0:	mul	x11, x12, x11
  40eff4:	add	x10, x10, x11
  40eff8:	str	x8, [x10]
  40effc:	ldur	w8, [x29, #-180]
  40f000:	add	w8, w8, #0x1
  40f004:	stur	w8, [x29, #-180]
  40f008:	b	40ef24 <sqrt@plt+0xd424>
  40f00c:	mov	x8, xzr
  40f010:	mov	x0, x8
  40f014:	ldr	x1, [sp, #184]
  40f018:	bl	401860 <strtok@plt>
  40f01c:	stur	x0, [x29, #-88]
  40f020:	ldur	x8, [x29, #-88]
  40f024:	cbz	x8, 40f058 <sqrt@plt+0xd558>
  40f028:	sub	x0, x29, #0x40
  40f02c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f030:	add	x1, x1, #0xcf5
  40f034:	ldr	x2, [sp, #160]
  40f038:	ldr	x3, [sp, #160]
  40f03c:	ldr	x4, [sp, #160]
  40f040:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f044:	b	40f048 <sqrt@plt+0xd548>
  40f048:	stur	wzr, [x29, #-4]
  40f04c:	mov	w8, #0x1                   	// #1
  40f050:	stur	w8, [x29, #-124]
  40f054:	b	40fa3c <sqrt@plt+0xdf3c>
  40f058:	ldr	x8, [sp, #176]
  40f05c:	ldr	x9, [x8]
  40f060:	ldursw	x10, [x29, #-8]
  40f064:	mov	x11, #0x8                   	// #8
  40f068:	mul	x10, x11, x10
  40f06c:	add	x9, x9, x10
  40f070:	mov	x10, xzr
  40f074:	str	x10, [x9]
  40f078:	b	40f86c <sqrt@plt+0xdd6c>
  40f07c:	ldur	x1, [x29, #-88]
  40f080:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  40f084:	add	x0, x0, #0xa67
  40f088:	bl	4019b0 <strcmp@plt>
  40f08c:	cbnz	w0, 40f1c0 <sqrt@plt+0xd6c0>
  40f090:	mov	x8, xzr
  40f094:	mov	x0, x8
  40f098:	ldr	x1, [sp, #184]
  40f09c:	bl	401860 <strtok@plt>
  40f0a0:	stur	x0, [x29, #-88]
  40f0a4:	ldur	x8, [x29, #-88]
  40f0a8:	cbnz	x8, 40f0dc <sqrt@plt+0xd5dc>
  40f0ac:	sub	x0, x29, #0x40
  40f0b0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f0b4:	add	x1, x1, #0xd1f
  40f0b8:	ldr	x2, [sp, #160]
  40f0bc:	ldr	x3, [sp, #160]
  40f0c0:	ldr	x4, [sp, #160]
  40f0c4:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f0c8:	b	40f0cc <sqrt@plt+0xd5cc>
  40f0cc:	stur	wzr, [x29, #-4]
  40f0d0:	mov	w8, #0x1                   	// #1
  40f0d4:	stur	w8, [x29, #-124]
  40f0d8:	b	40fa3c <sqrt@plt+0xdf3c>
  40f0dc:	stur	wzr, [x29, #-196]
  40f0e0:	ldur	x8, [x29, #-88]
  40f0e4:	cbz	x8, 40f184 <sqrt@plt+0xd684>
  40f0e8:	ldur	x0, [x29, #-88]
  40f0ec:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f0f0:	add	x1, x1, #0x38
  40f0f4:	sub	x2, x29, #0xd8
  40f0f8:	sub	x3, x29, #0xd0
  40f0fc:	bl	40e4f8 <sqrt@plt+0xc9f8>
  40f100:	str	w0, [sp, #108]
  40f104:	b	40f108 <sqrt@plt+0xd608>
  40f108:	ldr	w8, [sp, #108]
  40f10c:	cbz	w8, 40f16c <sqrt@plt+0xd66c>
  40f110:	ldur	d0, [x29, #-208]
  40f114:	ldr	x8, [sp, #192]
  40f118:	ldr	w9, [x8]
  40f11c:	scvtf	d1, w9
  40f120:	fmul	d0, d0, d1
  40f124:	fmov	d1, #5.000000000000000000e-01
  40f128:	fadd	d0, d0, d1
  40f12c:	fcvtzs	w9, d0
  40f130:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f134:	add	x10, x10, #0x30
  40f138:	str	w9, [x10]
  40f13c:	ldur	d0, [x29, #-216]
  40f140:	ldr	w9, [x8]
  40f144:	scvtf	d2, w9
  40f148:	fmul	d0, d0, d2
  40f14c:	fadd	d0, d0, d1
  40f150:	fcvtzs	w9, d0
  40f154:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f158:	add	x10, x10, #0x34
  40f15c:	str	w9, [x10]
  40f160:	mov	w9, #0x1                   	// #1
  40f164:	stur	w9, [x29, #-196]
  40f168:	b	40f184 <sqrt@plt+0xd684>
  40f16c:	mov	x8, xzr
  40f170:	mov	x0, x8
  40f174:	ldr	x1, [sp, #184]
  40f178:	bl	401860 <strtok@plt>
  40f17c:	stur	x0, [x29, #-88]
  40f180:	b	40f0e0 <sqrt@plt+0xd5e0>
  40f184:	ldur	w8, [x29, #-196]
  40f188:	cbnz	w8, 40f1bc <sqrt@plt+0xd6bc>
  40f18c:	sub	x0, x29, #0x40
  40f190:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f194:	add	x1, x1, #0xd46
  40f198:	ldr	x2, [sp, #160]
  40f19c:	ldr	x3, [sp, #160]
  40f1a0:	ldr	x4, [sp, #160]
  40f1a4:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f1a8:	b	40f1ac <sqrt@plt+0xd6ac>
  40f1ac:	stur	wzr, [x29, #-4]
  40f1b0:	mov	w8, #0x1                   	// #1
  40f1b4:	stur	w8, [x29, #-124]
  40f1b8:	b	40fa3c <sqrt@plt+0xdf3c>
  40f1bc:	b	40f86c <sqrt@plt+0xdd6c>
  40f1c0:	ldur	x1, [x29, #-88]
  40f1c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f1c8:	add	x0, x0, #0xd55
  40f1cc:	bl	4019b0 <strcmp@plt>
  40f1d0:	cbnz	w0, 40f1e8 <sqrt@plt+0xd6e8>
  40f1d4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f1d8:	add	x8, x8, #0x50
  40f1dc:	mov	w9, #0x1                   	// #1
  40f1e0:	str	w9, [x8]
  40f1e4:	b	40f86c <sqrt@plt+0xdd6c>
  40f1e8:	ldur	x1, [x29, #-88]
  40f1ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f1f0:	add	x0, x0, #0xd69
  40f1f4:	bl	4019b0 <strcmp@plt>
  40f1f8:	cbnz	w0, 40f210 <sqrt@plt+0xd710>
  40f1fc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f200:	add	x8, x8, #0x4c
  40f204:	mov	w9, #0x1                   	// #1
  40f208:	str	w9, [x8]
  40f20c:	b	40f86c <sqrt@plt+0xdd6c>
  40f210:	ldur	x1, [x29, #-88]
  40f214:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f218:	add	x0, x0, #0xdc9
  40f21c:	bl	4019b0 <strcmp@plt>
  40f220:	cbnz	w0, 40f4b8 <sqrt@plt+0xd9b8>
  40f224:	mov	w8, #0x10                  	// #16
  40f228:	stur	w8, [x29, #-220]
  40f22c:	ldursw	x9, [x29, #-220]
  40f230:	mov	x10, #0x4                   	// #4
  40f234:	mul	x11, x9, x10
  40f238:	umulh	x9, x9, x10
  40f23c:	mov	x10, #0xffffffffffffffff    	// #-1
  40f240:	cmp	x9, #0x0
  40f244:	csel	x0, x10, x11, ne  // ne = any
  40f248:	bl	401710 <_Znam@plt>
  40f24c:	str	x0, [sp, #96]
  40f250:	b	40f254 <sqrt@plt+0xd754>
  40f254:	ldr	x8, [sp, #96]
  40f258:	ldr	x9, [sp, #168]
  40f25c:	str	x8, [x9]
  40f260:	stur	wzr, [x29, #-224]
  40f264:	mov	x8, xzr
  40f268:	mov	x0, x8
  40f26c:	ldr	x1, [sp, #184]
  40f270:	bl	401860 <strtok@plt>
  40f274:	stur	x0, [x29, #-88]
  40f278:	ldur	x8, [x29, #-88]
  40f27c:	cbnz	x8, 40f2e0 <sqrt@plt+0xd7e0>
  40f280:	sub	x0, x29, #0x40
  40f284:	bl	40b5b4 <sqrt@plt+0x9ab4>
  40f288:	str	w0, [sp, #92]
  40f28c:	b	40f290 <sqrt@plt+0xd790>
  40f290:	ldr	w8, [sp, #92]
  40f294:	cbnz	w8, 40f2c8 <sqrt@plt+0xd7c8>
  40f298:	sub	x0, x29, #0x40
  40f29c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f2a0:	add	x1, x1, #0xd78
  40f2a4:	ldr	x2, [sp, #160]
  40f2a8:	ldr	x3, [sp, #160]
  40f2ac:	ldr	x4, [sp, #160]
  40f2b0:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f2b4:	b	40f2b8 <sqrt@plt+0xd7b8>
  40f2b8:	stur	wzr, [x29, #-4]
  40f2bc:	mov	w8, #0x1                   	// #1
  40f2c0:	stur	w8, [x29, #-124]
  40f2c4:	b	40fa3c <sqrt@plt+0xdf3c>
  40f2c8:	sub	x8, x29, #0x40
  40f2cc:	ldr	x0, [x8, #32]
  40f2d0:	ldr	x1, [sp, #184]
  40f2d4:	bl	401860 <strtok@plt>
  40f2d8:	stur	x0, [x29, #-88]
  40f2dc:	b	40f278 <sqrt@plt+0xd778>
  40f2e0:	ldur	x0, [x29, #-88]
  40f2e4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f2e8:	add	x1, x1, #0xda0
  40f2ec:	sub	x2, x29, #0xe4
  40f2f0:	sub	x3, x29, #0xe8
  40f2f4:	bl	401910 <__isoc99_sscanf@plt>
  40f2f8:	cmp	w0, #0x1
  40f2fc:	str	w0, [sp, #88]
  40f300:	b.eq	40f318 <sqrt@plt+0xd818>  // b.none
  40f304:	b	40f308 <sqrt@plt+0xd808>
  40f308:	ldr	w8, [sp, #88]
  40f30c:	cmp	w8, #0x2
  40f310:	b.eq	40f320 <sqrt@plt+0xd820>  // b.none
  40f314:	b	40f344 <sqrt@plt+0xd844>
  40f318:	ldur	w8, [x29, #-228]
  40f31c:	stur	w8, [x29, #-232]
  40f320:	ldur	w8, [x29, #-228]
  40f324:	ldur	w9, [x29, #-232]
  40f328:	cmp	w8, w9
  40f32c:	b.gt	40f344 <sqrt@plt+0xd844>
  40f330:	ldur	w8, [x29, #-228]
  40f334:	cmp	w8, #0x0
  40f338:	cset	w8, lt  // lt = tstop
  40f33c:	tbnz	w8, #0, 40f344 <sqrt@plt+0xd844>
  40f340:	b	40f384 <sqrt@plt+0xd884>
  40f344:	ldur	x1, [x29, #-88]
  40f348:	add	x0, sp, #0xf8
  40f34c:	bl	40ace0 <sqrt@plt+0x91e0>
  40f350:	b	40f354 <sqrt@plt+0xd854>
  40f354:	sub	x0, x29, #0x40
  40f358:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f35c:	add	x1, x1, #0xda6
  40f360:	add	x2, sp, #0xf8
  40f364:	ldr	x3, [sp, #160]
  40f368:	ldr	x4, [sp, #160]
  40f36c:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f370:	b	40f374 <sqrt@plt+0xd874>
  40f374:	stur	wzr, [x29, #-4]
  40f378:	mov	w8, #0x1                   	// #1
  40f37c:	stur	w8, [x29, #-124]
  40f380:	b	40fa3c <sqrt@plt+0xdf3c>
  40f384:	ldur	w8, [x29, #-224]
  40f388:	add	w8, w8, #0x2
  40f38c:	ldur	w9, [x29, #-220]
  40f390:	cmp	w8, w9
  40f394:	b.le	40f428 <sqrt@plt+0xd928>
  40f398:	ldr	x8, [sp, #168]
  40f39c:	ldr	x9, [x8]
  40f3a0:	str	x9, [sp, #240]
  40f3a4:	ldur	w10, [x29, #-220]
  40f3a8:	mov	w11, #0x2                   	// #2
  40f3ac:	mul	w10, w10, w11
  40f3b0:	mov	w0, w10
  40f3b4:	sxtw	x9, w0
  40f3b8:	mov	x12, #0x4                   	// #4
  40f3bc:	mov	w11, #0x4                   	// #4
  40f3c0:	smull	x13, w10, w11
  40f3c4:	umulh	x9, x9, x12
  40f3c8:	mov	x12, #0xffffffffffffffff    	// #-1
  40f3cc:	cmp	x9, #0x0
  40f3d0:	csel	x0, x12, x13, ne  // ne = any
  40f3d4:	bl	401710 <_Znam@plt>
  40f3d8:	str	x0, [sp, #80]
  40f3dc:	b	40f3e0 <sqrt@plt+0xd8e0>
  40f3e0:	ldr	x8, [sp, #80]
  40f3e4:	ldr	x9, [sp, #168]
  40f3e8:	str	x8, [x9]
  40f3ec:	ldr	x0, [x9]
  40f3f0:	ldr	x1, [sp, #240]
  40f3f4:	ldursw	x10, [x29, #-220]
  40f3f8:	mov	x11, #0x4                   	// #4
  40f3fc:	mul	x2, x10, x11
  40f400:	bl	401730 <memcpy@plt>
  40f404:	ldur	w12, [x29, #-220]
  40f408:	mov	w13, #0x2                   	// #2
  40f40c:	mul	w12, w12, w13
  40f410:	stur	w12, [x29, #-220]
  40f414:	ldr	x8, [sp, #240]
  40f418:	str	x8, [sp, #72]
  40f41c:	cbz	x8, 40f428 <sqrt@plt+0xd928>
  40f420:	ldr	x0, [sp, #72]
  40f424:	bl	401970 <_ZdaPv@plt>
  40f428:	ldur	w8, [x29, #-228]
  40f42c:	ldr	x9, [sp, #168]
  40f430:	ldr	x10, [x9]
  40f434:	ldursw	x11, [x29, #-224]
  40f438:	mov	w12, w11
  40f43c:	add	w12, w12, #0x1
  40f440:	stur	w12, [x29, #-224]
  40f444:	str	w8, [x10, x11, lsl #2]
  40f448:	ldur	w8, [x29, #-228]
  40f44c:	cbnz	w8, 40f454 <sqrt@plt+0xd954>
  40f450:	b	40f478 <sqrt@plt+0xd978>
  40f454:	ldur	w8, [x29, #-232]
  40f458:	ldr	x9, [sp, #168]
  40f45c:	ldr	x10, [x9]
  40f460:	ldursw	x11, [x29, #-224]
  40f464:	mov	w12, w11
  40f468:	add	w12, w12, #0x1
  40f46c:	stur	w12, [x29, #-224]
  40f470:	str	w8, [x10, x11, lsl #2]
  40f474:	b	40f264 <sqrt@plt+0xd764>
  40f478:	ldur	w8, [x29, #-224]
  40f47c:	cmp	w8, #0x1
  40f480:	b.ne	40f4b4 <sqrt@plt+0xd9b4>  // b.any
  40f484:	sub	x0, x29, #0x40
  40f488:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f48c:	add	x1, x1, #0xdba
  40f490:	ldr	x2, [sp, #160]
  40f494:	ldr	x3, [sp, #160]
  40f498:	ldr	x4, [sp, #160]
  40f49c:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f4a0:	b	40f4a4 <sqrt@plt+0xd9a4>
  40f4a4:	stur	wzr, [x29, #-4]
  40f4a8:	mov	w8, #0x1                   	// #1
  40f4ac:	stur	w8, [x29, #-124]
  40f4b0:	b	40fa3c <sqrt@plt+0xdf3c>
  40f4b4:	b	40f86c <sqrt@plt+0xdd6c>
  40f4b8:	ldur	x1, [x29, #-88]
  40f4bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f4c0:	add	x0, x0, #0xdcf
  40f4c4:	bl	4019b0 <strcmp@plt>
  40f4c8:	cbnz	w0, 40f6dc <sqrt@plt+0xdbdc>
  40f4cc:	mov	w8, #0x5                   	// #5
  40f4d0:	str	w8, [sp, #236]
  40f4d4:	ldrsw	x9, [sp, #236]
  40f4d8:	mov	x10, #0x8                   	// #8
  40f4dc:	mul	x11, x9, x10
  40f4e0:	umulh	x9, x9, x10
  40f4e4:	mov	x10, #0xffffffffffffffff    	// #-1
  40f4e8:	cmp	x9, #0x0
  40f4ec:	csel	x0, x10, x11, ne  // ne = any
  40f4f0:	bl	401710 <_Znam@plt>
  40f4f4:	str	x0, [sp, #64]
  40f4f8:	b	40f4fc <sqrt@plt+0xd9fc>
  40f4fc:	ldr	x8, [sp, #64]
  40f500:	ldr	x9, [sp, #152]
  40f504:	str	x8, [x9]
  40f508:	str	wzr, [sp, #232]
  40f50c:	ldr	w8, [sp, #232]
  40f510:	ldr	w9, [sp, #236]
  40f514:	cmp	w8, w9
  40f518:	b.ge	40f54c <sqrt@plt+0xda4c>  // b.tcont
  40f51c:	ldr	x8, [sp, #152]
  40f520:	ldr	x9, [x8]
  40f524:	ldrsw	x10, [sp, #232]
  40f528:	mov	x11, #0x8                   	// #8
  40f52c:	mul	x10, x11, x10
  40f530:	add	x9, x9, x10
  40f534:	mov	x10, xzr
  40f538:	str	x10, [x9]
  40f53c:	ldr	w8, [sp, #232]
  40f540:	add	w8, w8, #0x1
  40f544:	str	w8, [sp, #232]
  40f548:	b	40f50c <sqrt@plt+0xda0c>
  40f54c:	str	wzr, [sp, #228]
  40f550:	mov	x8, xzr
  40f554:	mov	x0, x8
  40f558:	ldr	x1, [sp, #184]
  40f55c:	bl	401860 <strtok@plt>
  40f560:	stur	x0, [x29, #-88]
  40f564:	ldur	x8, [x29, #-88]
  40f568:	cbnz	x8, 40f570 <sqrt@plt+0xda70>
  40f56c:	b	40f6d8 <sqrt@plt+0xdbd8>
  40f570:	ldr	w8, [sp, #228]
  40f574:	add	w8, w8, #0x1
  40f578:	ldr	w9, [sp, #236]
  40f57c:	cmp	w8, w9
  40f580:	b.lt	40f67c <sqrt@plt+0xdb7c>  // b.tstop
  40f584:	ldr	x8, [sp, #152]
  40f588:	ldr	x9, [x8]
  40f58c:	str	x9, [sp, #216]
  40f590:	ldr	w10, [sp, #236]
  40f594:	mov	w11, #0x2                   	// #2
  40f598:	mul	w10, w10, w11
  40f59c:	str	w10, [sp, #236]
  40f5a0:	ldrsw	x9, [sp, #236]
  40f5a4:	mov	x12, #0x8                   	// #8
  40f5a8:	mul	x13, x9, x12
  40f5ac:	umulh	x9, x9, x12
  40f5b0:	mov	x12, #0xffffffffffffffff    	// #-1
  40f5b4:	cmp	x9, #0x0
  40f5b8:	csel	x0, x12, x13, ne  // ne = any
  40f5bc:	bl	401710 <_Znam@plt>
  40f5c0:	str	x0, [sp, #56]
  40f5c4:	b	40f5c8 <sqrt@plt+0xdac8>
  40f5c8:	ldr	x8, [sp, #56]
  40f5cc:	ldr	x9, [sp, #152]
  40f5d0:	str	x8, [x9]
  40f5d4:	str	wzr, [sp, #232]
  40f5d8:	ldr	w8, [sp, #232]
  40f5dc:	ldr	w9, [sp, #228]
  40f5e0:	cmp	w8, w9
  40f5e4:	b.ge	40f628 <sqrt@plt+0xdb28>  // b.tcont
  40f5e8:	ldr	x8, [sp, #216]
  40f5ec:	ldrsw	x9, [sp, #232]
  40f5f0:	mov	x10, #0x8                   	// #8
  40f5f4:	mul	x9, x10, x9
  40f5f8:	add	x8, x8, x9
  40f5fc:	ldr	x8, [x8]
  40f600:	ldr	x9, [sp, #152]
  40f604:	ldr	x11, [x9]
  40f608:	ldrsw	x12, [sp, #232]
  40f60c:	mul	x10, x10, x12
  40f610:	add	x10, x11, x10
  40f614:	str	x8, [x10]
  40f618:	ldr	w8, [sp, #232]
  40f61c:	add	w8, w8, #0x1
  40f620:	str	w8, [sp, #232]
  40f624:	b	40f5d8 <sqrt@plt+0xdad8>
  40f628:	ldr	w8, [sp, #232]
  40f62c:	ldr	w9, [sp, #236]
  40f630:	cmp	w8, w9
  40f634:	b.ge	40f668 <sqrt@plt+0xdb68>  // b.tcont
  40f638:	ldr	x8, [sp, #152]
  40f63c:	ldr	x9, [x8]
  40f640:	ldrsw	x10, [sp, #232]
  40f644:	mov	x11, #0x8                   	// #8
  40f648:	mul	x10, x11, x10
  40f64c:	add	x9, x9, x10
  40f650:	mov	x10, xzr
  40f654:	str	x10, [x9]
  40f658:	ldr	w8, [sp, #232]
  40f65c:	add	w8, w8, #0x1
  40f660:	str	w8, [sp, #232]
  40f664:	b	40f628 <sqrt@plt+0xdb28>
  40f668:	ldr	x8, [sp, #216]
  40f66c:	str	x8, [sp, #48]
  40f670:	cbz	x8, 40f67c <sqrt@plt+0xdb7c>
  40f674:	ldr	x0, [sp, #48]
  40f678:	bl	401970 <_ZdaPv@plt>
  40f67c:	ldur	x0, [x29, #-88]
  40f680:	bl	401780 <strlen@plt>
  40f684:	add	x0, x0, #0x1
  40f688:	bl	401710 <_Znam@plt>
  40f68c:	str	x0, [sp, #40]
  40f690:	b	40f694 <sqrt@plt+0xdb94>
  40f694:	ldr	x8, [sp, #40]
  40f698:	str	x8, [sp, #208]
  40f69c:	ldr	x0, [sp, #208]
  40f6a0:	ldur	x1, [x29, #-88]
  40f6a4:	bl	401850 <strcpy@plt>
  40f6a8:	ldr	x8, [sp, #208]
  40f6ac:	ldr	x9, [sp, #152]
  40f6b0:	ldr	x10, [x9]
  40f6b4:	ldrsw	x11, [sp, #228]
  40f6b8:	mov	w12, w11
  40f6bc:	add	w12, w12, #0x1
  40f6c0:	str	w12, [sp, #228]
  40f6c4:	mov	x13, #0x8                   	// #8
  40f6c8:	mul	x11, x13, x11
  40f6cc:	add	x10, x10, x11
  40f6d0:	str	x8, [x10]
  40f6d4:	b	40f550 <sqrt@plt+0xda50>
  40f6d8:	b	40f86c <sqrt@plt+0xdd6c>
  40f6dc:	ldur	x1, [x29, #-88]
  40f6e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f6e4:	add	x0, x0, #0xdd6
  40f6e8:	bl	4019b0 <strcmp@plt>
  40f6ec:	cbnz	w0, 40f704 <sqrt@plt+0xdc04>
  40f6f0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f6f4:	add	x8, x8, #0x48
  40f6f8:	mov	w9, #0x1                   	// #1
  40f6fc:	str	w9, [x8]
  40f700:	b	40f86c <sqrt@plt+0xdd6c>
  40f704:	ldur	x1, [x29, #-88]
  40f708:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f70c:	add	x0, x0, #0xddf
  40f710:	bl	4019b0 <strcmp@plt>
  40f714:	cbnz	w0, 40f72c <sqrt@plt+0xdc2c>
  40f718:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f71c:	add	x8, x8, #0x54
  40f720:	mov	w9, #0x1                   	// #1
  40f724:	str	w9, [x8]
  40f728:	b	40f86c <sqrt@plt+0xdd6c>
  40f72c:	ldur	x1, [x29, #-88]
  40f730:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f734:	add	x0, x0, #0xdf8
  40f738:	bl	4019b0 <strcmp@plt>
  40f73c:	cbnz	w0, 40f754 <sqrt@plt+0xdc54>
  40f740:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f744:	add	x8, x8, #0x58
  40f748:	mov	w9, #0x1                   	// #1
  40f74c:	str	w9, [x8]
  40f750:	b	40f86c <sqrt@plt+0xdd6c>
  40f754:	ldur	x1, [x29, #-88]
  40f758:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f75c:	add	x0, x0, #0xe00
  40f760:	bl	4019b0 <strcmp@plt>
  40f764:	cbnz	w0, 40f7d8 <sqrt@plt+0xdcd8>
  40f768:	mov	x8, xzr
  40f76c:	mov	x0, x8
  40f770:	ldr	x1, [sp, #184]
  40f774:	bl	401860 <strtok@plt>
  40f778:	stur	x0, [x29, #-88]
  40f77c:	ldur	x8, [x29, #-88]
  40f780:	cbnz	x8, 40f7b4 <sqrt@plt+0xdcb4>
  40f784:	sub	x0, x29, #0x40
  40f788:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f78c:	add	x1, x1, #0xe10
  40f790:	ldr	x2, [sp, #160]
  40f794:	ldr	x3, [sp, #160]
  40f798:	ldr	x4, [sp, #160]
  40f79c:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f7a0:	b	40f7a4 <sqrt@plt+0xdca4>
  40f7a4:	stur	wzr, [x29, #-4]
  40f7a8:	mov	w8, #0x1                   	// #1
  40f7ac:	stur	w8, [x29, #-124]
  40f7b0:	b	40fa3c <sqrt@plt+0xdf3c>
  40f7b4:	ldur	x0, [x29, #-88]
  40f7b8:	bl	4148b0 <_ZdlPvm@@Base+0xeb8>
  40f7bc:	str	x0, [sp, #32]
  40f7c0:	b	40f7c4 <sqrt@plt+0xdcc4>
  40f7c4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f7c8:	add	x8, x8, #0x60
  40f7cc:	ldr	x9, [sp, #32]
  40f7d0:	str	x9, [x8]
  40f7d4:	b	40f86c <sqrt@plt+0xdd6c>
  40f7d8:	ldur	x1, [x29, #-88]
  40f7dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  40f7e0:	add	x0, x0, #0xa76
  40f7e4:	bl	4019b0 <strcmp@plt>
  40f7e8:	cbnz	w0, 40f7f0 <sqrt@plt+0xdcf0>
  40f7ec:	b	40f870 <sqrt@plt+0xdd70>
  40f7f0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f7f4:	add	x8, x8, #0x88
  40f7f8:	ldr	x8, [x8]
  40f7fc:	cbz	x8, 40f86c <sqrt@plt+0xdd6c>
  40f800:	ldur	x8, [x29, #-88]
  40f804:	str	x8, [sp, #200]
  40f808:	mov	x8, xzr
  40f80c:	mov	x0, x8
  40f810:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1608>
  40f814:	add	x1, x1, #0x99a
  40f818:	bl	401860 <strtok@plt>
  40f81c:	stur	x0, [x29, #-88]
  40f820:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f824:	add	x8, x8, #0x88
  40f828:	ldr	x8, [x8]
  40f82c:	ldr	x0, [sp, #200]
  40f830:	ldur	x9, [x29, #-88]
  40f834:	str	x0, [sp, #24]
  40f838:	mov	x0, x9
  40f83c:	str	x8, [sp, #16]
  40f840:	bl	40e784 <sqrt@plt+0xcc84>
  40f844:	str	x0, [sp, #8]
  40f848:	b	40f84c <sqrt@plt+0xdd4c>
  40f84c:	sub	x8, x29, #0x40
  40f850:	ldr	x2, [x8, #8]
  40f854:	ldur	w3, [x29, #-48]
  40f858:	ldr	x0, [sp, #24]
  40f85c:	ldr	x1, [sp, #8]
  40f860:	ldr	x8, [sp, #16]
  40f864:	blr	x8
  40f868:	b	40f86c <sqrt@plt+0xdd6c>
  40f86c:	b	40ebe8 <sqrt@plt+0xd0e8>
  40f870:	ldr	x8, [sp, #192]
  40f874:	ldr	w9, [x8]
  40f878:	cbnz	w9, 40f8ac <sqrt@plt+0xddac>
  40f87c:	sub	x0, x29, #0x40
  40f880:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f884:	add	x1, x1, #0xe3d
  40f888:	ldr	x2, [sp, #160]
  40f88c:	ldr	x3, [sp, #160]
  40f890:	ldr	x4, [sp, #160]
  40f894:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f898:	b	40f89c <sqrt@plt+0xdd9c>
  40f89c:	stur	wzr, [x29, #-4]
  40f8a0:	mov	w8, #0x1                   	// #1
  40f8a4:	stur	w8, [x29, #-124]
  40f8a8:	b	40fa3c <sqrt@plt+0xdf3c>
  40f8ac:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40f8b0:	add	x8, x8, #0x2c
  40f8b4:	ldr	w9, [x8]
  40f8b8:	cbnz	w9, 40f8ec <sqrt@plt+0xddec>
  40f8bc:	sub	x0, x29, #0x40
  40f8c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f8c4:	add	x1, x1, #0xe53
  40f8c8:	ldr	x2, [sp, #160]
  40f8cc:	ldr	x3, [sp, #160]
  40f8d0:	ldr	x4, [sp, #160]
  40f8d4:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f8d8:	b	40f8dc <sqrt@plt+0xdddc>
  40f8dc:	stur	wzr, [x29, #-4]
  40f8e0:	mov	w8, #0x1                   	// #1
  40f8e4:	stur	w8, [x29, #-124]
  40f8e8:	b	40fa3c <sqrt@plt+0xdf3c>
  40f8ec:	ldr	x8, [sp, #176]
  40f8f0:	ldr	x9, [x8]
  40f8f4:	cbnz	x9, 40f928 <sqrt@plt+0xde28>
  40f8f8:	sub	x0, x29, #0x40
  40f8fc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f900:	add	x1, x1, #0xe6f
  40f904:	ldr	x2, [sp, #160]
  40f908:	ldr	x3, [sp, #160]
  40f90c:	ldr	x4, [sp, #160]
  40f910:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f914:	b	40f918 <sqrt@plt+0xde18>
  40f918:	stur	wzr, [x29, #-4]
  40f91c:	mov	w8, #0x1                   	// #1
  40f920:	stur	w8, [x29, #-124]
  40f924:	b	40fa3c <sqrt@plt+0xdf3c>
  40f928:	ldr	x8, [sp, #168]
  40f92c:	ldr	x9, [x8]
  40f930:	cbnz	x9, 40f964 <sqrt@plt+0xde64>
  40f934:	sub	x0, x29, #0x40
  40f938:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f93c:	add	x1, x1, #0xe87
  40f940:	ldr	x2, [sp, #160]
  40f944:	ldr	x3, [sp, #160]
  40f948:	ldr	x4, [sp, #160]
  40f94c:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f950:	b	40f954 <sqrt@plt+0xde54>
  40f954:	stur	wzr, [x29, #-4]
  40f958:	mov	w8, #0x1                   	// #1
  40f95c:	stur	w8, [x29, #-124]
  40f960:	b	40fa3c <sqrt@plt+0xdf3c>
  40f964:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40f968:	add	x8, x8, #0x6f8
  40f96c:	ldr	w9, [x8]
  40f970:	cmp	w9, #0x1
  40f974:	b.ge	40f9a8 <sqrt@plt+0xdea8>  // b.tcont
  40f978:	sub	x0, x29, #0x40
  40f97c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f980:	add	x1, x1, #0xe9f
  40f984:	ldr	x2, [sp, #160]
  40f988:	ldr	x3, [sp, #160]
  40f98c:	ldr	x4, [sp, #160]
  40f990:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f994:	b	40f998 <sqrt@plt+0xde98>
  40f998:	stur	wzr, [x29, #-4]
  40f99c:	mov	w8, #0x1                   	// #1
  40f9a0:	stur	w8, [x29, #-124]
  40f9a4:	b	40fa3c <sqrt@plt+0xdf3c>
  40f9a8:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40f9ac:	add	x8, x8, #0x6f0
  40f9b0:	ldr	w9, [x8]
  40f9b4:	cmp	w9, #0x1
  40f9b8:	b.ge	40f9ec <sqrt@plt+0xdeec>  // b.tcont
  40f9bc:	sub	x0, x29, #0x40
  40f9c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40f9c4:	add	x1, x1, #0xeb5
  40f9c8:	ldr	x2, [sp, #160]
  40f9cc:	ldr	x3, [sp, #160]
  40f9d0:	ldr	x4, [sp, #160]
  40f9d4:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40f9d8:	b	40f9dc <sqrt@plt+0xdedc>
  40f9dc:	stur	wzr, [x29, #-4]
  40f9e0:	mov	w8, #0x1                   	// #1
  40f9e4:	stur	w8, [x29, #-124]
  40f9e8:	b	40fa3c <sqrt@plt+0xdf3c>
  40f9ec:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40f9f0:	add	x8, x8, #0x6f4
  40f9f4:	ldr	w9, [x8]
  40f9f8:	cmp	w9, #0x1
  40f9fc:	b.ge	40fa30 <sqrt@plt+0xdf30>  // b.tcont
  40fa00:	sub	x0, x29, #0x40
  40fa04:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40fa08:	add	x1, x1, #0xec5
  40fa0c:	ldr	x2, [sp, #160]
  40fa10:	ldr	x3, [sp, #160]
  40fa14:	ldr	x4, [sp, #160]
  40fa18:	bl	40b7d0 <sqrt@plt+0x9cd0>
  40fa1c:	b	40fa20 <sqrt@plt+0xdf20>
  40fa20:	stur	wzr, [x29, #-4]
  40fa24:	mov	w8, #0x1                   	// #1
  40fa28:	stur	w8, [x29, #-124]
  40fa2c:	b	40fa3c <sqrt@plt+0xdf3c>
  40fa30:	mov	w8, #0x1                   	// #1
  40fa34:	stur	w8, [x29, #-4]
  40fa38:	stur	w8, [x29, #-124]
  40fa3c:	sub	x0, x29, #0x40
  40fa40:	adrp	x8, 40b000 <sqrt@plt+0x9500>
  40fa44:	add	x8, x8, #0x550
  40fa48:	blr	x8
  40fa4c:	ldur	w0, [x29, #-4]
  40fa50:	add	sp, sp, #0x1f0
  40fa54:	ldr	x28, [sp, #16]
  40fa58:	ldp	x29, x30, [sp], #32
  40fa5c:	ret
  40fa60:	ldur	x0, [x29, #-72]
  40fa64:	bl	401a90 <_Unwind_Resume@plt>
  40fa68:	sub	sp, sp, #0x30
  40fa6c:	str	x0, [sp, #40]
  40fa70:	str	x1, [sp, #32]
  40fa74:	str	x2, [sp, #24]
  40fa78:	str	x3, [sp, #16]
  40fa7c:	str	w4, [sp, #12]
  40fa80:	add	sp, sp, #0x30
  40fa84:	ret
  40fa88:	sub	sp, sp, #0x10
  40fa8c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40fa90:	add	x8, x8, #0x88
  40fa94:	str	x0, [sp, #8]
  40fa98:	ldr	x9, [x8]
  40fa9c:	str	x9, [sp]
  40faa0:	ldr	x9, [sp, #8]
  40faa4:	str	x9, [x8]
  40faa8:	ldr	x0, [sp]
  40faac:	add	sp, sp, #0x10
  40fab0:	ret
  40fab4:	sub	sp, sp, #0x10
  40fab8:	str	w0, [sp, #12]
  40fabc:	ldr	w8, [sp, #12]
  40fac0:	cmp	w8, #0x0
  40fac4:	cset	w8, lt  // lt = tstop
  40fac8:	mov	w9, #0x0                   	// #0
  40facc:	str	w9, [sp, #8]
  40fad0:	tbnz	w8, #0, 40faf4 <sqrt@plt+0xdff4>
  40fad4:	ldrsw	x8, [sp, #12]
  40fad8:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fadc:	add	x9, x9, #0x208
  40fae0:	add	x8, x9, x8
  40fae4:	ldrb	w10, [x8]
  40fae8:	cmp	w10, #0x0
  40faec:	cset	w10, ne  // ne = any
  40faf0:	str	w10, [sp, #8]
  40faf4:	ldr	w8, [sp, #8]
  40faf8:	and	w0, w8, #0x1
  40fafc:	add	sp, sp, #0x10
  40fb00:	ret
  40fb04:	sub	sp, sp, #0x10
  40fb08:	str	x0, [sp, #8]
  40fb0c:	ldr	x8, [sp, #8]
  40fb10:	ldr	w0, [x8]
  40fb14:	add	sp, sp, #0x10
  40fb18:	ret
  40fb1c:	sub	sp, sp, #0x10
  40fb20:	str	x0, [sp, #8]
  40fb24:	ldr	x8, [sp, #8]
  40fb28:	ldr	w0, [x8, #4]
  40fb2c:	add	sp, sp, #0x10
  40fb30:	ret
  40fb34:	sub	sp, sp, #0x40
  40fb38:	stp	x29, x30, [sp, #48]
  40fb3c:	add	x29, sp, #0x30
  40fb40:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40fb44:	add	x8, x8, #0x2c
  40fb48:	stur	x0, [x29, #-16]
  40fb4c:	stur	w1, [x29, #-20]
  40fb50:	str	w2, [sp, #24]
  40fb54:	ldur	x9, [x29, #-16]
  40fb58:	ldr	w10, [x9, #56]
  40fb5c:	str	x8, [sp, #16]
  40fb60:	str	x9, [sp, #8]
  40fb64:	cbz	w10, 40fb8c <sqrt@plt+0xe08c>
  40fb68:	ldur	w0, [x29, #-20]
  40fb6c:	ldr	w1, [sp, #24]
  40fb70:	ldr	x8, [sp, #16]
  40fb74:	ldr	w2, [x8]
  40fb78:	ldr	x9, [sp, #8]
  40fb7c:	ldr	w3, [x9, #56]
  40fb80:	bl	40e860 <sqrt@plt+0xcd60>
  40fb84:	stur	w0, [x29, #-4]
  40fb88:	b	40fbcc <sqrt@plt+0xe0cc>
  40fb8c:	ldr	w8, [sp, #24]
  40fb90:	ldr	x9, [sp, #16]
  40fb94:	ldr	w10, [x9]
  40fb98:	cmp	w8, w10
  40fb9c:	b.ne	40fbac <sqrt@plt+0xe0ac>  // b.any
  40fba0:	ldur	w8, [x29, #-20]
  40fba4:	str	w8, [sp, #4]
  40fba8:	b	40fbc4 <sqrt@plt+0xe0c4>
  40fbac:	ldur	w0, [x29, #-20]
  40fbb0:	ldr	w1, [sp, #24]
  40fbb4:	ldr	x8, [sp, #16]
  40fbb8:	ldr	w2, [x8]
  40fbbc:	bl	40e9a0 <sqrt@plt+0xcea0>
  40fbc0:	str	w0, [sp, #4]
  40fbc4:	ldr	w8, [sp, #4]
  40fbc8:	stur	w8, [x29, #-4]
  40fbcc:	ldur	w0, [x29, #-4]
  40fbd0:	ldp	x29, x30, [sp, #48]
  40fbd4:	add	sp, sp, #0x40
  40fbd8:	ret
  40fbdc:	sub	sp, sp, #0x30
  40fbe0:	stp	x29, x30, [sp, #32]
  40fbe4:	add	x29, sp, #0x20
  40fbe8:	mov	w8, #0x1f7                 	// #503
  40fbec:	stur	x0, [x29, #-8]
  40fbf0:	str	x1, [sp, #16]
  40fbf4:	ldur	x0, [x29, #-8]
  40fbf8:	str	w8, [sp, #8]
  40fbfc:	bl	40fb04 <sqrt@plt+0xe004>
  40fc00:	ldr	x9, [sp, #16]
  40fc04:	str	w0, [sp, #4]
  40fc08:	mov	x0, x9
  40fc0c:	bl	40fb04 <sqrt@plt+0xe004>
  40fc10:	ldr	w8, [sp, #4]
  40fc14:	add	w10, w0, w8, lsl #10
  40fc18:	ldr	w11, [sp, #8]
  40fc1c:	sdiv	w12, w10, w11
  40fc20:	mul	w12, w12, w11
  40fc24:	subs	w10, w10, w12
  40fc28:	str	w10, [sp, #12]
  40fc2c:	ldr	w10, [sp, #12]
  40fc30:	cmp	w10, #0x0
  40fc34:	cset	w10, ge  // ge = tcont
  40fc38:	tbnz	w10, #0, 40fc50 <sqrt@plt+0xe150>
  40fc3c:	ldr	w8, [sp, #12]
  40fc40:	mov	w9, wzr
  40fc44:	subs	w8, w9, w8
  40fc48:	str	w8, [sp]
  40fc4c:	b	40fc58 <sqrt@plt+0xe158>
  40fc50:	ldr	w8, [sp, #12]
  40fc54:	str	w8, [sp]
  40fc58:	ldr	w8, [sp]
  40fc5c:	mov	w0, w8
  40fc60:	ldp	x29, x30, [sp, #32]
  40fc64:	add	sp, sp, #0x30
  40fc68:	ret
  40fc6c:	sub	sp, sp, #0x20
  40fc70:	stp	x29, x30, [sp, #16]
  40fc74:	add	x29, sp, #0x10
  40fc78:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40fc7c:	add	x8, x8, #0x18
  40fc80:	str	x0, [sp, #8]
  40fc84:	ldr	x1, [sp, #8]
  40fc88:	mov	x0, x8
  40fc8c:	bl	41414c <_ZdlPvm@@Base+0x754>
  40fc90:	ldp	x29, x30, [sp, #16]
  40fc94:	add	sp, sp, #0x20
  40fc98:	ret
  40fc9c:	sub	sp, sp, #0x60
  40fca0:	stp	x29, x30, [sp, #80]
  40fca4:	add	x29, sp, #0x50
  40fca8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fcac:	add	x8, x8, #0x4a0
  40fcb0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  40fcb4:	add	x9, x9, #0xf7a
  40fcb8:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  40fcbc:	add	x10, x10, #0x18
  40fcc0:	stur	x0, [x29, #-8]
  40fcc4:	stur	x1, [x29, #-16]
  40fcc8:	ldur	x0, [x29, #-8]
  40fccc:	str	x8, [sp, #40]
  40fcd0:	str	x9, [sp, #32]
  40fcd4:	str	x10, [sp, #24]
  40fcd8:	bl	401780 <strlen@plt>
  40fcdc:	ldr	x8, [sp, #40]
  40fce0:	ldr	x9, [x8]
  40fce4:	str	x0, [sp, #16]
  40fce8:	mov	x0, x9
  40fcec:	bl	401780 <strlen@plt>
  40fcf0:	ldr	x8, [sp, #16]
  40fcf4:	add	x9, x8, x0
  40fcf8:	add	x0, x9, #0x5
  40fcfc:	bl	401710 <_Znam@plt>
  40fd00:	stur	x0, [x29, #-24]
  40fd04:	ldur	x0, [x29, #-24]
  40fd08:	ldr	x8, [sp, #40]
  40fd0c:	ldr	x2, [x8]
  40fd10:	ldur	x3, [x29, #-8]
  40fd14:	ldr	x1, [sp, #32]
  40fd18:	bl	401870 <sprintf@plt>
  40fd1c:	ldur	x1, [x29, #-24]
  40fd20:	ldur	x2, [x29, #-16]
  40fd24:	ldr	x8, [sp, #24]
  40fd28:	mov	x0, x8
  40fd2c:	bl	4142ec <_ZdlPvm@@Base+0x8f4>
  40fd30:	stur	x0, [x29, #-32]
  40fd34:	ldur	x8, [x29, #-24]
  40fd38:	str	x8, [sp, #8]
  40fd3c:	cbz	x8, 40fd48 <sqrt@plt+0xe248>
  40fd40:	ldr	x0, [sp, #8]
  40fd44:	bl	401970 <_ZdaPv@plt>
  40fd48:	ldur	x0, [x29, #-32]
  40fd4c:	ldp	x29, x30, [sp, #80]
  40fd50:	add	sp, sp, #0x60
  40fd54:	ret
  40fd58:	sub	sp, sp, #0xe0
  40fd5c:	stp	x29, x30, [sp, #208]
  40fd60:	add	x29, sp, #0xd0
  40fd64:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fd68:	add	x8, x8, #0x330
  40fd6c:	stur	w0, [x29, #-8]
  40fd70:	stur	x1, [x29, #-16]
  40fd74:	stur	x2, [x29, #-24]
  40fd78:	stur	x3, [x29, #-32]
  40fd7c:	stur	x4, [x29, #-40]
  40fd80:	stur	w5, [x29, #-44]
  40fd84:	stur	w6, [x29, #-48]
  40fd88:	stur	x7, [x29, #-56]
  40fd8c:	ldur	x9, [x29, #-56]
  40fd90:	ldr	w10, [x9, #4]
  40fd94:	stur	w10, [x29, #-60]
  40fd98:	ldur	x9, [x29, #-24]
  40fd9c:	ldrb	w10, [x9]
  40fda0:	cmp	w10, #0x3a
  40fda4:	str	x8, [sp, #40]
  40fda8:	b.ne	40fdb0 <sqrt@plt+0xe2b0>  // b.any
  40fdac:	stur	wzr, [x29, #-60]
  40fdb0:	ldur	w8, [x29, #-8]
  40fdb4:	cmp	w8, #0x1
  40fdb8:	b.ge	40fdc8 <sqrt@plt+0xe2c8>  // b.tcont
  40fdbc:	mov	w8, #0xffffffff            	// #-1
  40fdc0:	stur	w8, [x29, #-4]
  40fdc4:	b	410f10 <sqrt@plt+0xf410>
  40fdc8:	ldur	x8, [x29, #-56]
  40fdcc:	mov	x9, xzr
  40fdd0:	str	x9, [x8, #16]
  40fdd4:	ldur	x8, [x29, #-56]
  40fdd8:	ldr	w10, [x8]
  40fddc:	cbz	w10, 40fdec <sqrt@plt+0xe2ec>
  40fde0:	ldur	x8, [x29, #-56]
  40fde4:	ldr	w9, [x8, #24]
  40fde8:	cbnz	w9, 40fe2c <sqrt@plt+0xe32c>
  40fdec:	ldur	x8, [x29, #-56]
  40fdf0:	ldr	w9, [x8]
  40fdf4:	cbnz	w9, 40fe04 <sqrt@plt+0xe304>
  40fdf8:	ldur	x8, [x29, #-56]
  40fdfc:	mov	w9, #0x1                   	// #1
  40fe00:	str	w9, [x8]
  40fe04:	ldur	w0, [x29, #-8]
  40fe08:	ldur	x1, [x29, #-16]
  40fe0c:	ldur	x2, [x29, #-24]
  40fe10:	ldur	w3, [x29, #-48]
  40fe14:	ldur	x4, [x29, #-56]
  40fe18:	bl	410f20 <sqrt@plt+0xf420>
  40fe1c:	stur	x0, [x29, #-24]
  40fe20:	ldur	x8, [x29, #-56]
  40fe24:	mov	w9, #0x1                   	// #1
  40fe28:	str	w9, [x8, #24]
  40fe2c:	ldur	x8, [x29, #-56]
  40fe30:	ldr	x8, [x8, #32]
  40fe34:	cbz	x8, 40fe48 <sqrt@plt+0xe348>
  40fe38:	ldur	x8, [x29, #-56]
  40fe3c:	ldr	x8, [x8, #32]
  40fe40:	ldrb	w9, [x8]
  40fe44:	cbnz	w9, 4101f8 <sqrt@plt+0xe6f8>
  40fe48:	ldur	x8, [x29, #-56]
  40fe4c:	ldr	w9, [x8, #52]
  40fe50:	ldur	x8, [x29, #-56]
  40fe54:	ldr	w10, [x8]
  40fe58:	cmp	w9, w10
  40fe5c:	b.le	40fe70 <sqrt@plt+0xe370>
  40fe60:	ldur	x8, [x29, #-56]
  40fe64:	ldr	w9, [x8]
  40fe68:	ldur	x8, [x29, #-56]
  40fe6c:	str	w9, [x8, #52]
  40fe70:	ldur	x8, [x29, #-56]
  40fe74:	ldr	w9, [x8, #48]
  40fe78:	ldur	x8, [x29, #-56]
  40fe7c:	ldr	w10, [x8]
  40fe80:	cmp	w9, w10
  40fe84:	b.le	40fe98 <sqrt@plt+0xe398>
  40fe88:	ldur	x8, [x29, #-56]
  40fe8c:	ldr	w9, [x8]
  40fe90:	ldur	x8, [x29, #-56]
  40fe94:	str	w9, [x8, #48]
  40fe98:	ldur	x8, [x29, #-56]
  40fe9c:	ldr	w9, [x8, #40]
  40fea0:	cmp	w9, #0x1
  40fea4:	b.ne	40ffc0 <sqrt@plt+0xe4c0>  // b.any
  40fea8:	ldur	x8, [x29, #-56]
  40feac:	ldr	w9, [x8, #48]
  40feb0:	ldur	x8, [x29, #-56]
  40feb4:	ldr	w10, [x8, #52]
  40feb8:	cmp	w9, w10
  40febc:	b.eq	40fee8 <sqrt@plt+0xe3e8>  // b.none
  40fec0:	ldur	x8, [x29, #-56]
  40fec4:	ldr	w9, [x8, #52]
  40fec8:	ldur	x8, [x29, #-56]
  40fecc:	ldr	w10, [x8]
  40fed0:	cmp	w9, w10
  40fed4:	b.eq	40fee8 <sqrt@plt+0xe3e8>  // b.none
  40fed8:	ldur	x0, [x29, #-16]
  40fedc:	ldur	x1, [x29, #-56]
  40fee0:	bl	411030 <sqrt@plt+0xf530>
  40fee4:	b	40ff10 <sqrt@plt+0xe410>
  40fee8:	ldur	x8, [x29, #-56]
  40feec:	ldr	w9, [x8, #52]
  40fef0:	ldur	x8, [x29, #-56]
  40fef4:	ldr	w10, [x8]
  40fef8:	cmp	w9, w10
  40fefc:	b.eq	40ff10 <sqrt@plt+0xe410>  // b.none
  40ff00:	ldur	x8, [x29, #-56]
  40ff04:	ldr	w9, [x8]
  40ff08:	ldur	x8, [x29, #-56]
  40ff0c:	str	w9, [x8, #48]
  40ff10:	ldur	x8, [x29, #-56]
  40ff14:	ldr	w9, [x8]
  40ff18:	ldur	w10, [x29, #-8]
  40ff1c:	mov	w11, #0x0                   	// #0
  40ff20:	cmp	w9, w10
  40ff24:	str	w11, [sp, #36]
  40ff28:	b.ge	40ff90 <sqrt@plt+0xe490>  // b.tcont
  40ff2c:	ldur	x8, [x29, #-16]
  40ff30:	ldur	x9, [x29, #-56]
  40ff34:	ldrsw	x9, [x9]
  40ff38:	mov	x10, #0x8                   	// #8
  40ff3c:	mul	x9, x10, x9
  40ff40:	add	x8, x8, x9
  40ff44:	ldr	x8, [x8]
  40ff48:	ldrb	w11, [x8]
  40ff4c:	mov	w12, #0x1                   	// #1
  40ff50:	cmp	w11, #0x2d
  40ff54:	str	w12, [sp, #32]
  40ff58:	b.ne	40ff88 <sqrt@plt+0xe488>  // b.any
  40ff5c:	ldur	x8, [x29, #-16]
  40ff60:	ldur	x9, [x29, #-56]
  40ff64:	ldrsw	x9, [x9]
  40ff68:	mov	x10, #0x8                   	// #8
  40ff6c:	mul	x9, x10, x9
  40ff70:	add	x8, x8, x9
  40ff74:	ldr	x8, [x8]
  40ff78:	ldrb	w11, [x8, #1]
  40ff7c:	cmp	w11, #0x0
  40ff80:	cset	w11, eq  // eq = none
  40ff84:	str	w11, [sp, #32]
  40ff88:	ldr	w8, [sp, #32]
  40ff8c:	str	w8, [sp, #36]
  40ff90:	ldr	w8, [sp, #36]
  40ff94:	tbnz	w8, #0, 40ff9c <sqrt@plt+0xe49c>
  40ff98:	b	40ffb0 <sqrt@plt+0xe4b0>
  40ff9c:	ldur	x8, [x29, #-56]
  40ffa0:	ldr	w9, [x8]
  40ffa4:	add	w9, w9, #0x1
  40ffa8:	str	w9, [x8]
  40ffac:	b	40ff10 <sqrt@plt+0xe410>
  40ffb0:	ldur	x8, [x29, #-56]
  40ffb4:	ldr	w9, [x8]
  40ffb8:	ldur	x8, [x29, #-56]
  40ffbc:	str	w9, [x8, #52]
  40ffc0:	ldur	x8, [x29, #-56]
  40ffc4:	ldr	w9, [x8]
  40ffc8:	ldur	w10, [x29, #-8]
  40ffcc:	cmp	w9, w10
  40ffd0:	b.eq	410090 <sqrt@plt+0xe590>  // b.none
  40ffd4:	ldur	x8, [x29, #-16]
  40ffd8:	ldur	x9, [x29, #-56]
  40ffdc:	ldrsw	x9, [x9]
  40ffe0:	mov	x10, #0x8                   	// #8
  40ffe4:	mul	x9, x10, x9
  40ffe8:	add	x8, x8, x9
  40ffec:	ldr	x0, [x8]
  40fff0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  40fff4:	add	x1, x1, #0xae1
  40fff8:	bl	4019b0 <strcmp@plt>
  40fffc:	cbnz	w0, 410090 <sqrt@plt+0xe590>
  410000:	ldur	x8, [x29, #-56]
  410004:	ldr	w9, [x8]
  410008:	add	w9, w9, #0x1
  41000c:	str	w9, [x8]
  410010:	ldur	x8, [x29, #-56]
  410014:	ldr	w9, [x8, #48]
  410018:	ldur	x8, [x29, #-56]
  41001c:	ldr	w10, [x8, #52]
  410020:	cmp	w9, w10
  410024:	b.eq	410050 <sqrt@plt+0xe550>  // b.none
  410028:	ldur	x8, [x29, #-56]
  41002c:	ldr	w9, [x8, #52]
  410030:	ldur	x8, [x29, #-56]
  410034:	ldr	w10, [x8]
  410038:	cmp	w9, w10
  41003c:	b.eq	410050 <sqrt@plt+0xe550>  // b.none
  410040:	ldur	x0, [x29, #-16]
  410044:	ldur	x1, [x29, #-56]
  410048:	bl	411030 <sqrt@plt+0xf530>
  41004c:	b	410078 <sqrt@plt+0xe578>
  410050:	ldur	x8, [x29, #-56]
  410054:	ldr	w9, [x8, #48]
  410058:	ldur	x8, [x29, #-56]
  41005c:	ldr	w10, [x8, #52]
  410060:	cmp	w9, w10
  410064:	b.ne	410078 <sqrt@plt+0xe578>  // b.any
  410068:	ldur	x8, [x29, #-56]
  41006c:	ldr	w9, [x8]
  410070:	ldur	x8, [x29, #-56]
  410074:	str	w9, [x8, #48]
  410078:	ldur	w8, [x29, #-8]
  41007c:	ldur	x9, [x29, #-56]
  410080:	str	w8, [x9, #52]
  410084:	ldur	w8, [x29, #-8]
  410088:	ldur	x9, [x29, #-56]
  41008c:	str	w8, [x9]
  410090:	ldur	x8, [x29, #-56]
  410094:	ldr	w9, [x8]
  410098:	ldur	w10, [x29, #-8]
  41009c:	cmp	w9, w10
  4100a0:	b.ne	4100d8 <sqrt@plt+0xe5d8>  // b.any
  4100a4:	ldur	x8, [x29, #-56]
  4100a8:	ldr	w9, [x8, #48]
  4100ac:	ldur	x8, [x29, #-56]
  4100b0:	ldr	w10, [x8, #52]
  4100b4:	cmp	w9, w10
  4100b8:	b.eq	4100cc <sqrt@plt+0xe5cc>  // b.none
  4100bc:	ldur	x8, [x29, #-56]
  4100c0:	ldr	w9, [x8, #48]
  4100c4:	ldur	x8, [x29, #-56]
  4100c8:	str	w9, [x8]
  4100cc:	mov	w8, #0xffffffff            	// #-1
  4100d0:	stur	w8, [x29, #-4]
  4100d4:	b	410f10 <sqrt@plt+0xf410>
  4100d8:	ldur	x8, [x29, #-16]
  4100dc:	ldur	x9, [x29, #-56]
  4100e0:	ldrsw	x9, [x9]
  4100e4:	mov	x10, #0x8                   	// #8
  4100e8:	mul	x9, x10, x9
  4100ec:	add	x8, x8, x9
  4100f0:	ldr	x8, [x8]
  4100f4:	ldrb	w11, [x8]
  4100f8:	cmp	w11, #0x2d
  4100fc:	b.ne	410124 <sqrt@plt+0xe624>  // b.any
  410100:	ldur	x8, [x29, #-16]
  410104:	ldur	x9, [x29, #-56]
  410108:	ldrsw	x9, [x9]
  41010c:	mov	x10, #0x8                   	// #8
  410110:	mul	x9, x10, x9
  410114:	add	x8, x8, x9
  410118:	ldr	x8, [x8]
  41011c:	ldrb	w11, [x8, #1]
  410120:	cbnz	w11, 410178 <sqrt@plt+0xe678>
  410124:	ldur	x8, [x29, #-56]
  410128:	ldr	w9, [x8, #40]
  41012c:	cbnz	w9, 41013c <sqrt@plt+0xe63c>
  410130:	mov	w8, #0xffffffff            	// #-1
  410134:	stur	w8, [x29, #-4]
  410138:	b	410f10 <sqrt@plt+0xf410>
  41013c:	ldur	x8, [x29, #-16]
  410140:	ldur	x9, [x29, #-56]
  410144:	ldrsw	x10, [x9]
  410148:	mov	w11, w10
  41014c:	mov	w12, #0x1                   	// #1
  410150:	add	w11, w11, #0x1
  410154:	str	w11, [x9]
  410158:	mov	x9, #0x8                   	// #8
  41015c:	mul	x9, x9, x10
  410160:	add	x8, x8, x9
  410164:	ldr	x8, [x8]
  410168:	ldur	x9, [x29, #-56]
  41016c:	str	x8, [x9, #16]
  410170:	stur	w12, [x29, #-4]
  410174:	b	410f10 <sqrt@plt+0xf410>
  410178:	ldur	x8, [x29, #-16]
  41017c:	ldur	x9, [x29, #-56]
  410180:	ldrsw	x9, [x9]
  410184:	mov	x10, #0x8                   	// #8
  410188:	mul	x9, x10, x9
  41018c:	add	x8, x8, x9
  410190:	ldr	x8, [x8]
  410194:	add	x8, x8, #0x1
  410198:	ldur	x9, [x29, #-32]
  41019c:	mov	w11, #0x0                   	// #0
  4101a0:	str	x8, [sp, #24]
  4101a4:	str	w11, [sp, #20]
  4101a8:	cbz	x9, 4101d8 <sqrt@plt+0xe6d8>
  4101ac:	ldur	x8, [x29, #-16]
  4101b0:	ldur	x9, [x29, #-56]
  4101b4:	ldrsw	x9, [x9]
  4101b8:	mov	x10, #0x8                   	// #8
  4101bc:	mul	x9, x10, x9
  4101c0:	add	x8, x8, x9
  4101c4:	ldr	x8, [x8]
  4101c8:	ldrb	w11, [x8, #1]
  4101cc:	cmp	w11, #0x2d
  4101d0:	cset	w11, eq  // eq = none
  4101d4:	str	w11, [sp, #20]
  4101d8:	ldr	w8, [sp, #20]
  4101dc:	and	w8, w8, #0x1
  4101e0:	mov	w0, w8
  4101e4:	sxtw	x9, w0
  4101e8:	ldr	x10, [sp, #24]
  4101ec:	add	x9, x10, x9
  4101f0:	ldur	x11, [x29, #-56]
  4101f4:	str	x9, [x11, #32]
  4101f8:	ldur	x8, [x29, #-32]
  4101fc:	cbz	x8, 41083c <sqrt@plt+0xed3c>
  410200:	ldur	x8, [x29, #-16]
  410204:	ldur	x9, [x29, #-56]
  410208:	ldrsw	x9, [x9]
  41020c:	mov	x10, #0x8                   	// #8
  410210:	mul	x9, x10, x9
  410214:	add	x8, x8, x9
  410218:	ldr	x8, [x8]
  41021c:	ldrb	w11, [x8, #1]
  410220:	cmp	w11, #0x2d
  410224:	b.eq	410280 <sqrt@plt+0xe780>  // b.none
  410228:	ldur	w8, [x29, #-44]
  41022c:	cbz	w8, 41083c <sqrt@plt+0xed3c>
  410230:	ldur	x8, [x29, #-16]
  410234:	ldur	x9, [x29, #-56]
  410238:	ldrsw	x9, [x9]
  41023c:	mov	x10, #0x8                   	// #8
  410240:	mul	x9, x10, x9
  410244:	add	x8, x8, x9
  410248:	ldr	x8, [x8]
  41024c:	ldrb	w11, [x8, #2]
  410250:	cbnz	w11, 410280 <sqrt@plt+0xe780>
  410254:	ldur	x0, [x29, #-24]
  410258:	ldur	x8, [x29, #-16]
  41025c:	ldur	x9, [x29, #-56]
  410260:	ldrsw	x9, [x9]
  410264:	mov	x10, #0x8                   	// #8
  410268:	mul	x9, x10, x9
  41026c:	add	x8, x8, x9
  410270:	ldr	x8, [x8]
  410274:	ldrb	w1, [x8, #1]
  410278:	bl	401830 <strchr@plt>
  41027c:	cbnz	x0, 41083c <sqrt@plt+0xed3c>
  410280:	mov	x8, xzr
  410284:	stur	x8, [x29, #-88]
  410288:	stur	wzr, [x29, #-92]
  41028c:	stur	wzr, [x29, #-96]
  410290:	mov	w9, #0xffffffff            	// #-1
  410294:	stur	w9, [x29, #-100]
  410298:	ldur	x8, [x29, #-56]
  41029c:	ldr	x8, [x8, #32]
  4102a0:	stur	x8, [x29, #-72]
  4102a4:	ldur	x8, [x29, #-72]
  4102a8:	ldrb	w9, [x8]
  4102ac:	mov	w10, #0x0                   	// #0
  4102b0:	str	w10, [sp, #16]
  4102b4:	cbz	w9, 4102cc <sqrt@plt+0xe7cc>
  4102b8:	ldur	x8, [x29, #-72]
  4102bc:	ldrb	w9, [x8]
  4102c0:	cmp	w9, #0x3d
  4102c4:	cset	w9, ne  // ne = any
  4102c8:	str	w9, [sp, #16]
  4102cc:	ldr	w8, [sp, #16]
  4102d0:	tbnz	w8, #0, 4102d8 <sqrt@plt+0xe7d8>
  4102d4:	b	4102e8 <sqrt@plt+0xe7e8>
  4102d8:	ldur	x8, [x29, #-72]
  4102dc:	add	x8, x8, #0x1
  4102e0:	stur	x8, [x29, #-72]
  4102e4:	b	4102a4 <sqrt@plt+0xe7a4>
  4102e8:	ldur	x8, [x29, #-32]
  4102ec:	stur	x8, [x29, #-80]
  4102f0:	str	wzr, [sp, #104]
  4102f4:	ldur	x8, [x29, #-80]
  4102f8:	ldr	x8, [x8]
  4102fc:	cbz	x8, 410400 <sqrt@plt+0xe900>
  410300:	ldur	x8, [x29, #-80]
  410304:	ldr	x0, [x8]
  410308:	ldur	x8, [x29, #-56]
  41030c:	ldr	x1, [x8, #32]
  410310:	ldur	x8, [x29, #-72]
  410314:	ldur	x9, [x29, #-56]
  410318:	ldr	x9, [x9, #32]
  41031c:	subs	x2, x8, x9
  410320:	bl	4018c0 <strncmp@plt>
  410324:	cbnz	w0, 4103e4 <sqrt@plt+0xe8e4>
  410328:	ldur	x8, [x29, #-72]
  41032c:	ldur	x9, [x29, #-56]
  410330:	ldr	x9, [x9, #32]
  410334:	subs	x8, x8, x9
  410338:	ldur	x9, [x29, #-80]
  41033c:	ldr	x0, [x9]
  410340:	str	w8, [sp, #12]
  410344:	bl	401780 <strlen@plt>
  410348:	ldr	w8, [sp, #12]
  41034c:	cmp	w8, w0
  410350:	b.ne	410370 <sqrt@plt+0xe870>  // b.any
  410354:	ldur	x8, [x29, #-80]
  410358:	stur	x8, [x29, #-88]
  41035c:	ldr	w9, [sp, #104]
  410360:	stur	w9, [x29, #-100]
  410364:	mov	w9, #0x1                   	// #1
  410368:	stur	w9, [x29, #-92]
  41036c:	b	410400 <sqrt@plt+0xe900>
  410370:	ldur	x8, [x29, #-88]
  410374:	cbnz	x8, 41038c <sqrt@plt+0xe88c>
  410378:	ldur	x8, [x29, #-80]
  41037c:	stur	x8, [x29, #-88]
  410380:	ldr	w9, [sp, #104]
  410384:	stur	w9, [x29, #-100]
  410388:	b	4103e4 <sqrt@plt+0xe8e4>
  41038c:	ldur	w8, [x29, #-44]
  410390:	cbnz	w8, 4103dc <sqrt@plt+0xe8dc>
  410394:	ldur	x8, [x29, #-88]
  410398:	ldr	w9, [x8, #8]
  41039c:	ldur	x8, [x29, #-80]
  4103a0:	ldr	w10, [x8, #8]
  4103a4:	cmp	w9, w10
  4103a8:	b.ne	4103dc <sqrt@plt+0xe8dc>  // b.any
  4103ac:	ldur	x8, [x29, #-88]
  4103b0:	ldr	x8, [x8, #16]
  4103b4:	ldur	x9, [x29, #-80]
  4103b8:	ldr	x9, [x9, #16]
  4103bc:	cmp	x8, x9
  4103c0:	b.ne	4103dc <sqrt@plt+0xe8dc>  // b.any
  4103c4:	ldur	x8, [x29, #-88]
  4103c8:	ldr	w9, [x8, #24]
  4103cc:	ldur	x8, [x29, #-80]
  4103d0:	ldr	w10, [x8, #24]
  4103d4:	cmp	w9, w10
  4103d8:	b.eq	4103e4 <sqrt@plt+0xe8e4>  // b.none
  4103dc:	mov	w8, #0x1                   	// #1
  4103e0:	stur	w8, [x29, #-96]
  4103e4:	ldur	x8, [x29, #-80]
  4103e8:	add	x8, x8, #0x20
  4103ec:	stur	x8, [x29, #-80]
  4103f0:	ldr	w9, [sp, #104]
  4103f4:	add	w9, w9, #0x1
  4103f8:	str	w9, [sp, #104]
  4103fc:	b	4102f4 <sqrt@plt+0xe7f4>
  410400:	ldur	w8, [x29, #-96]
  410404:	cbz	w8, 410490 <sqrt@plt+0xe990>
  410408:	ldur	w8, [x29, #-92]
  41040c:	cbnz	w8, 410490 <sqrt@plt+0xe990>
  410410:	ldur	w8, [x29, #-60]
  410414:	cbz	w8, 410450 <sqrt@plt+0xe950>
  410418:	ldr	x8, [sp, #40]
  41041c:	ldr	x0, [x8]
  410420:	ldur	x9, [x29, #-16]
  410424:	ldr	x2, [x9]
  410428:	ldur	x9, [x29, #-16]
  41042c:	ldur	x10, [x29, #-56]
  410430:	ldrsw	x10, [x10]
  410434:	mov	x11, #0x8                   	// #8
  410438:	mul	x10, x11, x10
  41043c:	add	x9, x9, x10
  410440:	ldr	x3, [x9]
  410444:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  410448:	add	x1, x1, #0xf83
  41044c:	bl	401790 <fprintf@plt>
  410450:	ldur	x8, [x29, #-56]
  410454:	ldr	x0, [x8, #32]
  410458:	bl	401780 <strlen@plt>
  41045c:	ldur	x8, [x29, #-56]
  410460:	ldr	x9, [x8, #32]
  410464:	add	x9, x9, x0
  410468:	str	x9, [x8, #32]
  41046c:	ldur	x8, [x29, #-56]
  410470:	ldr	w10, [x8]
  410474:	add	w10, w10, #0x1
  410478:	str	w10, [x8]
  41047c:	ldur	x8, [x29, #-56]
  410480:	str	wzr, [x8, #8]
  410484:	mov	w10, #0x3f                  	// #63
  410488:	stur	w10, [x29, #-4]
  41048c:	b	410f10 <sqrt@plt+0xf410>
  410490:	ldur	x8, [x29, #-88]
  410494:	cbz	x8, 410724 <sqrt@plt+0xec24>
  410498:	ldur	w8, [x29, #-100]
  41049c:	str	w8, [sp, #104]
  4104a0:	ldur	x9, [x29, #-56]
  4104a4:	ldr	w8, [x9]
  4104a8:	add	w8, w8, #0x1
  4104ac:	str	w8, [x9]
  4104b0:	ldur	x9, [x29, #-72]
  4104b4:	ldrb	w8, [x9]
  4104b8:	cbz	w8, 4105cc <sqrt@plt+0xeacc>
  4104bc:	ldur	x8, [x29, #-88]
  4104c0:	ldr	w9, [x8, #8]
  4104c4:	cbz	w9, 4104dc <sqrt@plt+0xe9dc>
  4104c8:	ldur	x8, [x29, #-72]
  4104cc:	add	x8, x8, #0x1
  4104d0:	ldur	x9, [x29, #-56]
  4104d4:	str	x8, [x9, #16]
  4104d8:	b	4105c8 <sqrt@plt+0xeac8>
  4104dc:	ldur	w8, [x29, #-60]
  4104e0:	cbz	w8, 410590 <sqrt@plt+0xea90>
  4104e4:	ldur	x8, [x29, #-16]
  4104e8:	ldur	x9, [x29, #-56]
  4104ec:	ldr	w10, [x9]
  4104f0:	subs	w10, w10, #0x1
  4104f4:	mov	w0, w10
  4104f8:	sxtw	x9, w0
  4104fc:	mov	x11, #0x8                   	// #8
  410500:	mul	x9, x11, x9
  410504:	add	x8, x8, x9
  410508:	ldr	x8, [x8]
  41050c:	ldrb	w10, [x8, #1]
  410510:	cmp	w10, #0x2d
  410514:	b.ne	410540 <sqrt@plt+0xea40>  // b.any
  410518:	ldr	x8, [sp, #40]
  41051c:	ldr	x0, [x8]
  410520:	ldur	x9, [x29, #-16]
  410524:	ldr	x2, [x9]
  410528:	ldur	x9, [x29, #-88]
  41052c:	ldr	x3, [x9]
  410530:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  410534:	add	x1, x1, #0xfa1
  410538:	bl	401790 <fprintf@plt>
  41053c:	b	410590 <sqrt@plt+0xea90>
  410540:	ldr	x8, [sp, #40]
  410544:	ldr	x0, [x8]
  410548:	ldur	x9, [x29, #-16]
  41054c:	ldr	x2, [x9]
  410550:	ldur	x9, [x29, #-16]
  410554:	ldur	x10, [x29, #-56]
  410558:	ldr	w11, [x10]
  41055c:	subs	w11, w11, #0x1
  410560:	mov	w1, w11
  410564:	sxtw	x10, w1
  410568:	mov	x12, #0x8                   	// #8
  41056c:	mul	x10, x12, x10
  410570:	add	x9, x9, x10
  410574:	ldr	x9, [x9]
  410578:	ldrb	w3, [x9]
  41057c:	ldur	x9, [x29, #-88]
  410580:	ldr	x4, [x9]
  410584:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  410588:	add	x1, x1, #0xfce
  41058c:	bl	401790 <fprintf@plt>
  410590:	ldur	x8, [x29, #-56]
  410594:	ldr	x0, [x8, #32]
  410598:	bl	401780 <strlen@plt>
  41059c:	ldur	x8, [x29, #-56]
  4105a0:	ldr	x9, [x8, #32]
  4105a4:	add	x9, x9, x0
  4105a8:	str	x9, [x8, #32]
  4105ac:	ldur	x8, [x29, #-88]
  4105b0:	ldr	w10, [x8, #24]
  4105b4:	ldur	x8, [x29, #-56]
  4105b8:	str	w10, [x8, #8]
  4105bc:	mov	w10, #0x3f                  	// #63
  4105c0:	stur	w10, [x29, #-4]
  4105c4:	b	410f10 <sqrt@plt+0xf410>
  4105c8:	b	4106bc <sqrt@plt+0xebbc>
  4105cc:	ldur	x8, [x29, #-88]
  4105d0:	ldr	w9, [x8, #8]
  4105d4:	cmp	w9, #0x1
  4105d8:	b.ne	4106bc <sqrt@plt+0xebbc>  // b.any
  4105dc:	ldur	x8, [x29, #-56]
  4105e0:	ldr	w9, [x8]
  4105e4:	ldur	w10, [x29, #-8]
  4105e8:	cmp	w9, w10
  4105ec:	b.ge	410624 <sqrt@plt+0xeb24>  // b.tcont
  4105f0:	ldur	x8, [x29, #-16]
  4105f4:	ldur	x9, [x29, #-56]
  4105f8:	ldrsw	x10, [x9]
  4105fc:	mov	w11, w10
  410600:	add	w11, w11, #0x1
  410604:	str	w11, [x9]
  410608:	mov	x9, #0x8                   	// #8
  41060c:	mul	x9, x9, x10
  410610:	add	x8, x8, x9
  410614:	ldr	x8, [x8]
  410618:	ldur	x9, [x29, #-56]
  41061c:	str	x8, [x9, #16]
  410620:	b	4106bc <sqrt@plt+0xebbc>
  410624:	ldur	w8, [x29, #-60]
  410628:	cbz	w8, 410670 <sqrt@plt+0xeb70>
  41062c:	ldr	x8, [sp, #40]
  410630:	ldr	x0, [x8]
  410634:	ldur	x9, [x29, #-16]
  410638:	ldr	x2, [x9]
  41063c:	ldur	x9, [x29, #-16]
  410640:	ldur	x10, [x29, #-56]
  410644:	ldr	w11, [x10]
  410648:	subs	w11, w11, #0x1
  41064c:	mov	w1, w11
  410650:	sxtw	x10, w1
  410654:	mov	x12, #0x8                   	// #8
  410658:	mul	x10, x12, x10
  41065c:	add	x9, x9, x10
  410660:	ldr	x3, [x9]
  410664:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  410668:	add	x1, x1, #0xffb
  41066c:	bl	401790 <fprintf@plt>
  410670:	ldur	x8, [x29, #-56]
  410674:	ldr	x0, [x8, #32]
  410678:	bl	401780 <strlen@plt>
  41067c:	ldur	x8, [x29, #-56]
  410680:	ldr	x9, [x8, #32]
  410684:	add	x9, x9, x0
  410688:	str	x9, [x8, #32]
  41068c:	ldur	x8, [x29, #-88]
  410690:	ldr	w10, [x8, #24]
  410694:	ldur	x8, [x29, #-56]
  410698:	str	w10, [x8, #8]
  41069c:	ldur	x8, [x29, #-24]
  4106a0:	ldrb	w10, [x8]
  4106a4:	mov	w11, #0x3a                  	// #58
  4106a8:	mov	w12, #0x3f                  	// #63
  4106ac:	cmp	w10, #0x3a
  4106b0:	csel	w10, w11, w12, eq  // eq = none
  4106b4:	stur	w10, [x29, #-4]
  4106b8:	b	410f10 <sqrt@plt+0xf410>
  4106bc:	ldur	x8, [x29, #-56]
  4106c0:	ldr	x0, [x8, #32]
  4106c4:	bl	401780 <strlen@plt>
  4106c8:	ldur	x8, [x29, #-56]
  4106cc:	ldr	x9, [x8, #32]
  4106d0:	add	x9, x9, x0
  4106d4:	str	x9, [x8, #32]
  4106d8:	ldur	x8, [x29, #-40]
  4106dc:	cbz	x8, 4106ec <sqrt@plt+0xebec>
  4106e0:	ldr	w8, [sp, #104]
  4106e4:	ldur	x9, [x29, #-40]
  4106e8:	str	w8, [x9]
  4106ec:	ldur	x8, [x29, #-88]
  4106f0:	ldr	x8, [x8, #16]
  4106f4:	cbz	x8, 410714 <sqrt@plt+0xec14>
  4106f8:	ldur	x8, [x29, #-88]
  4106fc:	ldr	w9, [x8, #24]
  410700:	ldur	x8, [x29, #-88]
  410704:	ldr	x8, [x8, #16]
  410708:	str	w9, [x8]
  41070c:	stur	wzr, [x29, #-4]
  410710:	b	410f10 <sqrt@plt+0xf410>
  410714:	ldur	x8, [x29, #-88]
  410718:	ldr	w9, [x8, #24]
  41071c:	stur	w9, [x29, #-4]
  410720:	b	410f10 <sqrt@plt+0xf410>
  410724:	ldur	w8, [x29, #-44]
  410728:	cbz	w8, 41076c <sqrt@plt+0xec6c>
  41072c:	ldur	x8, [x29, #-16]
  410730:	ldur	x9, [x29, #-56]
  410734:	ldrsw	x9, [x9]
  410738:	mov	x10, #0x8                   	// #8
  41073c:	mul	x9, x10, x9
  410740:	add	x8, x8, x9
  410744:	ldr	x8, [x8]
  410748:	ldrb	w11, [x8, #1]
  41074c:	cmp	w11, #0x2d
  410750:	b.eq	41076c <sqrt@plt+0xec6c>  // b.none
  410754:	ldur	x0, [x29, #-24]
  410758:	ldur	x8, [x29, #-56]
  41075c:	ldr	x8, [x8, #32]
  410760:	ldrb	w1, [x8]
  410764:	bl	401830 <strchr@plt>
  410768:	cbnz	x0, 41083c <sqrt@plt+0xed3c>
  41076c:	ldur	w8, [x29, #-60]
  410770:	cbz	w8, 410808 <sqrt@plt+0xed08>
  410774:	ldur	x8, [x29, #-16]
  410778:	ldur	x9, [x29, #-56]
  41077c:	ldrsw	x9, [x9]
  410780:	mov	x10, #0x8                   	// #8
  410784:	mul	x9, x10, x9
  410788:	add	x8, x8, x9
  41078c:	ldr	x8, [x8]
  410790:	ldrb	w11, [x8, #1]
  410794:	cmp	w11, #0x2d
  410798:	b.ne	4107c4 <sqrt@plt+0xecc4>  // b.any
  41079c:	ldr	x8, [sp, #40]
  4107a0:	ldr	x0, [x8]
  4107a4:	ldur	x9, [x29, #-16]
  4107a8:	ldr	x2, [x9]
  4107ac:	ldur	x9, [x29, #-56]
  4107b0:	ldr	x3, [x9, #32]
  4107b4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  4107b8:	add	x1, x1, #0x21
  4107bc:	bl	401790 <fprintf@plt>
  4107c0:	b	410808 <sqrt@plt+0xed08>
  4107c4:	ldr	x8, [sp, #40]
  4107c8:	ldr	x0, [x8]
  4107cc:	ldur	x9, [x29, #-16]
  4107d0:	ldr	x2, [x9]
  4107d4:	ldur	x9, [x29, #-16]
  4107d8:	ldur	x10, [x29, #-56]
  4107dc:	ldrsw	x10, [x10]
  4107e0:	mov	x11, #0x8                   	// #8
  4107e4:	mul	x10, x11, x10
  4107e8:	add	x9, x9, x10
  4107ec:	ldr	x9, [x9]
  4107f0:	ldrb	w3, [x9]
  4107f4:	ldur	x9, [x29, #-56]
  4107f8:	ldr	x4, [x9, #32]
  4107fc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  410800:	add	x1, x1, #0x41
  410804:	bl	401790 <fprintf@plt>
  410808:	ldur	x8, [x29, #-56]
  41080c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x1608>
  410810:	add	x9, x9, #0x99b
  410814:	str	x9, [x8, #32]
  410818:	ldur	x8, [x29, #-56]
  41081c:	ldr	w10, [x8]
  410820:	add	w10, w10, #0x1
  410824:	str	w10, [x8]
  410828:	ldur	x8, [x29, #-56]
  41082c:	str	wzr, [x8, #8]
  410830:	mov	w10, #0x3f                  	// #63
  410834:	stur	w10, [x29, #-4]
  410838:	b	410f10 <sqrt@plt+0xf410>
  41083c:	ldur	x8, [x29, #-56]
  410840:	ldr	x9, [x8, #32]
  410844:	add	x10, x9, #0x1
  410848:	str	x10, [x8, #32]
  41084c:	ldrb	w11, [x9]
  410850:	strb	w11, [sp, #103]
  410854:	ldur	x0, [x29, #-24]
  410858:	ldrb	w1, [sp, #103]
  41085c:	bl	401830 <strchr@plt>
  410860:	str	x0, [sp, #88]
  410864:	ldur	x8, [x29, #-56]
  410868:	ldr	x8, [x8, #32]
  41086c:	ldrb	w11, [x8]
  410870:	cbnz	w11, 410884 <sqrt@plt+0xed84>
  410874:	ldur	x8, [x29, #-56]
  410878:	ldr	w9, [x8]
  41087c:	add	w9, w9, #0x1
  410880:	str	w9, [x8]
  410884:	ldr	x8, [sp, #88]
  410888:	cbz	x8, 410898 <sqrt@plt+0xed98>
  41088c:	ldrb	w8, [sp, #103]
  410890:	cmp	w8, #0x3a
  410894:	b.ne	410908 <sqrt@plt+0xee08>  // b.any
  410898:	ldur	w8, [x29, #-60]
  41089c:	cbz	w8, 4108f0 <sqrt@plt+0xedf0>
  4108a0:	ldur	x8, [x29, #-56]
  4108a4:	ldr	w9, [x8, #44]
  4108a8:	cbz	w9, 4108d0 <sqrt@plt+0xedd0>
  4108ac:	ldr	x8, [sp, #40]
  4108b0:	ldr	x0, [x8]
  4108b4:	ldur	x9, [x29, #-16]
  4108b8:	ldr	x2, [x9]
  4108bc:	ldrb	w3, [sp, #103]
  4108c0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  4108c4:	add	x1, x1, #0x61
  4108c8:	bl	401790 <fprintf@plt>
  4108cc:	b	4108f0 <sqrt@plt+0xedf0>
  4108d0:	ldr	x8, [sp, #40]
  4108d4:	ldr	x0, [x8]
  4108d8:	ldur	x9, [x29, #-16]
  4108dc:	ldr	x2, [x9]
  4108e0:	ldrb	w3, [sp, #103]
  4108e4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  4108e8:	add	x1, x1, #0x7b
  4108ec:	bl	401790 <fprintf@plt>
  4108f0:	ldrb	w8, [sp, #103]
  4108f4:	ldur	x9, [x29, #-56]
  4108f8:	str	w8, [x9, #8]
  4108fc:	mov	w8, #0x3f                  	// #63
  410900:	stur	w8, [x29, #-4]
  410904:	b	410f10 <sqrt@plt+0xf410>
  410908:	ldr	x8, [sp, #88]
  41090c:	ldrb	w9, [x8]
  410910:	cmp	w9, #0x57
  410914:	b.ne	410db8 <sqrt@plt+0xf2b8>  // b.any
  410918:	ldr	x8, [sp, #88]
  41091c:	ldrb	w9, [x8, #1]
  410920:	cmp	w9, #0x3b
  410924:	b.ne	410db8 <sqrt@plt+0xf2b8>  // b.any
  410928:	mov	x8, xzr
  41092c:	str	x8, [sp, #64]
  410930:	str	wzr, [sp, #60]
  410934:	str	wzr, [sp, #56]
  410938:	str	wzr, [sp, #52]
  41093c:	ldur	x8, [x29, #-56]
  410940:	ldr	x8, [x8, #32]
  410944:	ldrb	w9, [x8]
  410948:	cbz	w9, 410970 <sqrt@plt+0xee70>
  41094c:	ldur	x8, [x29, #-56]
  410950:	ldr	x8, [x8, #32]
  410954:	ldur	x9, [x29, #-56]
  410958:	str	x8, [x9, #16]
  41095c:	ldur	x8, [x29, #-56]
  410960:	ldr	w10, [x8]
  410964:	add	w10, w10, #0x1
  410968:	str	w10, [x8]
  41096c:	b	410a18 <sqrt@plt+0xef18>
  410970:	ldur	x8, [x29, #-56]
  410974:	ldr	w9, [x8]
  410978:	ldur	w10, [x29, #-8]
  41097c:	cmp	w9, w10
  410980:	b.ne	4109e8 <sqrt@plt+0xeee8>  // b.any
  410984:	ldur	w8, [x29, #-60]
  410988:	cbz	w8, 4109ac <sqrt@plt+0xeeac>
  41098c:	ldr	x8, [sp, #40]
  410990:	ldr	x0, [x8]
  410994:	ldur	x9, [x29, #-16]
  410998:	ldr	x2, [x9]
  41099c:	ldrb	w3, [sp, #103]
  4109a0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  4109a4:	add	x1, x1, #0x95
  4109a8:	bl	401790 <fprintf@plt>
  4109ac:	ldrb	w8, [sp, #103]
  4109b0:	ldur	x9, [x29, #-56]
  4109b4:	str	w8, [x9, #8]
  4109b8:	ldur	x9, [x29, #-24]
  4109bc:	ldrb	w8, [x9]
  4109c0:	cmp	w8, #0x3a
  4109c4:	b.ne	4109d4 <sqrt@plt+0xeed4>  // b.any
  4109c8:	mov	w8, #0x3a                  	// #58
  4109cc:	strb	w8, [sp, #103]
  4109d0:	b	4109dc <sqrt@plt+0xeedc>
  4109d4:	mov	w8, #0x3f                  	// #63
  4109d8:	strb	w8, [sp, #103]
  4109dc:	ldrb	w8, [sp, #103]
  4109e0:	stur	w8, [x29, #-4]
  4109e4:	b	410f10 <sqrt@plt+0xf410>
  4109e8:	ldur	x8, [x29, #-16]
  4109ec:	ldur	x9, [x29, #-56]
  4109f0:	ldrsw	x10, [x9]
  4109f4:	mov	w11, w10
  4109f8:	add	w11, w11, #0x1
  4109fc:	str	w11, [x9]
  410a00:	mov	x9, #0x8                   	// #8
  410a04:	mul	x9, x9, x10
  410a08:	add	x8, x8, x9
  410a0c:	ldr	x8, [x8]
  410a10:	ldur	x9, [x29, #-56]
  410a14:	str	x8, [x9, #16]
  410a18:	ldur	x8, [x29, #-56]
  410a1c:	ldr	x8, [x8, #16]
  410a20:	str	x8, [sp, #80]
  410a24:	ldur	x9, [x29, #-56]
  410a28:	str	x8, [x9, #32]
  410a2c:	ldr	x8, [sp, #80]
  410a30:	ldrb	w9, [x8]
  410a34:	mov	w10, #0x0                   	// #0
  410a38:	str	w10, [sp, #8]
  410a3c:	cbz	w9, 410a54 <sqrt@plt+0xef54>
  410a40:	ldr	x8, [sp, #80]
  410a44:	ldrb	w9, [x8]
  410a48:	cmp	w9, #0x3d
  410a4c:	cset	w9, ne  // ne = any
  410a50:	str	w9, [sp, #8]
  410a54:	ldr	w8, [sp, #8]
  410a58:	tbnz	w8, #0, 410a60 <sqrt@plt+0xef60>
  410a5c:	b	410a70 <sqrt@plt+0xef70>
  410a60:	ldr	x8, [sp, #80]
  410a64:	add	x8, x8, #0x1
  410a68:	str	x8, [sp, #80]
  410a6c:	b	410a2c <sqrt@plt+0xef2c>
  410a70:	ldur	x8, [x29, #-32]
  410a74:	str	x8, [sp, #72]
  410a78:	str	wzr, [sp, #48]
  410a7c:	ldr	x8, [sp, #72]
  410a80:	ldr	x8, [x8]
  410a84:	cbz	x8, 410b3c <sqrt@plt+0xf03c>
  410a88:	ldr	x8, [sp, #72]
  410a8c:	ldr	x0, [x8]
  410a90:	ldur	x8, [x29, #-56]
  410a94:	ldr	x1, [x8, #32]
  410a98:	ldr	x8, [sp, #80]
  410a9c:	ldur	x9, [x29, #-56]
  410aa0:	ldr	x9, [x9, #32]
  410aa4:	subs	x2, x8, x9
  410aa8:	bl	4018c0 <strncmp@plt>
  410aac:	cbnz	w0, 410b20 <sqrt@plt+0xf020>
  410ab0:	ldr	x8, [sp, #80]
  410ab4:	ldur	x9, [x29, #-56]
  410ab8:	ldr	x9, [x9, #32]
  410abc:	subs	x8, x8, x9
  410ac0:	and	x8, x8, #0xffffffff
  410ac4:	ldr	x9, [sp, #72]
  410ac8:	ldr	x0, [x9]
  410acc:	str	x8, [sp]
  410ad0:	bl	401780 <strlen@plt>
  410ad4:	ldr	x8, [sp]
  410ad8:	cmp	x8, x0
  410adc:	b.ne	410afc <sqrt@plt+0xeffc>  // b.any
  410ae0:	ldr	x8, [sp, #72]
  410ae4:	str	x8, [sp, #64]
  410ae8:	ldr	w9, [sp, #48]
  410aec:	str	w9, [sp, #52]
  410af0:	mov	w9, #0x1                   	// #1
  410af4:	str	w9, [sp, #60]
  410af8:	b	410b3c <sqrt@plt+0xf03c>
  410afc:	ldr	x8, [sp, #64]
  410b00:	cbnz	x8, 410b18 <sqrt@plt+0xf018>
  410b04:	ldr	x8, [sp, #72]
  410b08:	str	x8, [sp, #64]
  410b0c:	ldr	w9, [sp, #48]
  410b10:	str	w9, [sp, #52]
  410b14:	b	410b20 <sqrt@plt+0xf020>
  410b18:	mov	w8, #0x1                   	// #1
  410b1c:	str	w8, [sp, #56]
  410b20:	ldr	x8, [sp, #72]
  410b24:	add	x8, x8, #0x20
  410b28:	str	x8, [sp, #72]
  410b2c:	ldr	w9, [sp, #48]
  410b30:	add	w9, w9, #0x1
  410b34:	str	w9, [sp, #48]
  410b38:	b	410a7c <sqrt@plt+0xef7c>
  410b3c:	ldr	w8, [sp, #56]
  410b40:	cbz	w8, 410bc4 <sqrt@plt+0xf0c4>
  410b44:	ldr	w8, [sp, #60]
  410b48:	cbnz	w8, 410bc4 <sqrt@plt+0xf0c4>
  410b4c:	ldur	w8, [x29, #-60]
  410b50:	cbz	w8, 410b8c <sqrt@plt+0xf08c>
  410b54:	ldr	x8, [sp, #40]
  410b58:	ldr	x0, [x8]
  410b5c:	ldur	x9, [x29, #-16]
  410b60:	ldr	x2, [x9]
  410b64:	ldur	x9, [x29, #-16]
  410b68:	ldur	x10, [x29, #-56]
  410b6c:	ldrsw	x10, [x10]
  410b70:	mov	x11, #0x8                   	// #8
  410b74:	mul	x10, x11, x10
  410b78:	add	x9, x9, x10
  410b7c:	ldr	x3, [x9]
  410b80:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  410b84:	add	x1, x1, #0xbc
  410b88:	bl	401790 <fprintf@plt>
  410b8c:	ldur	x8, [x29, #-56]
  410b90:	ldr	x0, [x8, #32]
  410b94:	bl	401780 <strlen@plt>
  410b98:	ldur	x8, [x29, #-56]
  410b9c:	ldr	x9, [x8, #32]
  410ba0:	add	x9, x9, x0
  410ba4:	str	x9, [x8, #32]
  410ba8:	ldur	x8, [x29, #-56]
  410bac:	ldr	w10, [x8]
  410bb0:	add	w10, w10, #0x1
  410bb4:	str	w10, [x8]
  410bb8:	mov	w10, #0x3f                  	// #63
  410bbc:	stur	w10, [x29, #-4]
  410bc0:	b	410f10 <sqrt@plt+0xf410>
  410bc4:	ldr	x8, [sp, #64]
  410bc8:	cbz	x8, 410da0 <sqrt@plt+0xf2a0>
  410bcc:	ldr	w8, [sp, #52]
  410bd0:	str	w8, [sp, #48]
  410bd4:	ldr	x9, [sp, #80]
  410bd8:	ldrb	w8, [x9]
  410bdc:	cbz	w8, 410c58 <sqrt@plt+0xf158>
  410be0:	ldr	x8, [sp, #64]
  410be4:	ldr	w9, [x8, #8]
  410be8:	cbz	w9, 410c00 <sqrt@plt+0xf100>
  410bec:	ldr	x8, [sp, #80]
  410bf0:	add	x8, x8, #0x1
  410bf4:	ldur	x9, [x29, #-56]
  410bf8:	str	x8, [x9, #16]
  410bfc:	b	410c54 <sqrt@plt+0xf154>
  410c00:	ldur	w8, [x29, #-60]
  410c04:	cbz	w8, 410c2c <sqrt@plt+0xf12c>
  410c08:	ldr	x8, [sp, #40]
  410c0c:	ldr	x0, [x8]
  410c10:	ldur	x9, [x29, #-16]
  410c14:	ldr	x2, [x9]
  410c18:	ldr	x9, [sp, #64]
  410c1c:	ldr	x3, [x9]
  410c20:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  410c24:	add	x1, x1, #0xdd
  410c28:	bl	401790 <fprintf@plt>
  410c2c:	ldur	x8, [x29, #-56]
  410c30:	ldr	x0, [x8, #32]
  410c34:	bl	401780 <strlen@plt>
  410c38:	ldur	x8, [x29, #-56]
  410c3c:	ldr	x9, [x8, #32]
  410c40:	add	x9, x9, x0
  410c44:	str	x9, [x8, #32]
  410c48:	mov	w10, #0x3f                  	// #63
  410c4c:	stur	w10, [x29, #-4]
  410c50:	b	410f10 <sqrt@plt+0xf410>
  410c54:	b	410d38 <sqrt@plt+0xf238>
  410c58:	ldr	x8, [sp, #64]
  410c5c:	ldr	w9, [x8, #8]
  410c60:	cmp	w9, #0x1
  410c64:	b.ne	410d38 <sqrt@plt+0xf238>  // b.any
  410c68:	ldur	x8, [x29, #-56]
  410c6c:	ldr	w9, [x8]
  410c70:	ldur	w10, [x29, #-8]
  410c74:	cmp	w9, w10
  410c78:	b.ge	410cb0 <sqrt@plt+0xf1b0>  // b.tcont
  410c7c:	ldur	x8, [x29, #-16]
  410c80:	ldur	x9, [x29, #-56]
  410c84:	ldrsw	x10, [x9]
  410c88:	mov	w11, w10
  410c8c:	add	w11, w11, #0x1
  410c90:	str	w11, [x9]
  410c94:	mov	x9, #0x8                   	// #8
  410c98:	mul	x9, x9, x10
  410c9c:	add	x8, x8, x9
  410ca0:	ldr	x8, [x8]
  410ca4:	ldur	x9, [x29, #-56]
  410ca8:	str	x8, [x9, #16]
  410cac:	b	410d38 <sqrt@plt+0xf238>
  410cb0:	ldur	w8, [x29, #-60]
  410cb4:	cbz	w8, 410cfc <sqrt@plt+0xf1fc>
  410cb8:	ldr	x8, [sp, #40]
  410cbc:	ldr	x0, [x8]
  410cc0:	ldur	x9, [x29, #-16]
  410cc4:	ldr	x2, [x9]
  410cc8:	ldur	x9, [x29, #-16]
  410ccc:	ldur	x10, [x29, #-56]
  410cd0:	ldr	w11, [x10]
  410cd4:	subs	w11, w11, #0x1
  410cd8:	mov	w1, w11
  410cdc:	sxtw	x10, w1
  410ce0:	mov	x12, #0x8                   	// #8
  410ce4:	mul	x10, x12, x10
  410ce8:	add	x9, x9, x10
  410cec:	ldr	x3, [x9]
  410cf0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2608>
  410cf4:	add	x1, x1, #0xffb
  410cf8:	bl	401790 <fprintf@plt>
  410cfc:	ldur	x8, [x29, #-56]
  410d00:	ldr	x0, [x8, #32]
  410d04:	bl	401780 <strlen@plt>
  410d08:	ldur	x8, [x29, #-56]
  410d0c:	ldr	x9, [x8, #32]
  410d10:	add	x9, x9, x0
  410d14:	str	x9, [x8, #32]
  410d18:	ldur	x8, [x29, #-24]
  410d1c:	ldrb	w10, [x8]
  410d20:	mov	w11, #0x3a                  	// #58
  410d24:	mov	w12, #0x3f                  	// #63
  410d28:	cmp	w10, #0x3a
  410d2c:	csel	w10, w11, w12, eq  // eq = none
  410d30:	stur	w10, [x29, #-4]
  410d34:	b	410f10 <sqrt@plt+0xf410>
  410d38:	ldur	x8, [x29, #-56]
  410d3c:	ldr	x0, [x8, #32]
  410d40:	bl	401780 <strlen@plt>
  410d44:	ldur	x8, [x29, #-56]
  410d48:	ldr	x9, [x8, #32]
  410d4c:	add	x9, x9, x0
  410d50:	str	x9, [x8, #32]
  410d54:	ldur	x8, [x29, #-40]
  410d58:	cbz	x8, 410d68 <sqrt@plt+0xf268>
  410d5c:	ldr	w8, [sp, #48]
  410d60:	ldur	x9, [x29, #-40]
  410d64:	str	w8, [x9]
  410d68:	ldr	x8, [sp, #64]
  410d6c:	ldr	x8, [x8, #16]
  410d70:	cbz	x8, 410d90 <sqrt@plt+0xf290>
  410d74:	ldr	x8, [sp, #64]
  410d78:	ldr	w9, [x8, #24]
  410d7c:	ldr	x8, [sp, #64]
  410d80:	ldr	x8, [x8, #16]
  410d84:	str	w9, [x8]
  410d88:	stur	wzr, [x29, #-4]
  410d8c:	b	410f10 <sqrt@plt+0xf410>
  410d90:	ldr	x8, [sp, #64]
  410d94:	ldr	w9, [x8, #24]
  410d98:	stur	w9, [x29, #-4]
  410d9c:	b	410f10 <sqrt@plt+0xf410>
  410da0:	ldur	x8, [x29, #-56]
  410da4:	mov	x9, xzr
  410da8:	str	x9, [x8, #32]
  410dac:	mov	w10, #0x57                  	// #87
  410db0:	stur	w10, [x29, #-4]
  410db4:	b	410f10 <sqrt@plt+0xf410>
  410db8:	ldr	x8, [sp, #88]
  410dbc:	ldrb	w9, [x8, #1]
  410dc0:	cmp	w9, #0x3a
  410dc4:	b.ne	410f08 <sqrt@plt+0xf408>  // b.any
  410dc8:	ldr	x8, [sp, #88]
  410dcc:	ldrb	w9, [x8, #2]
  410dd0:	cmp	w9, #0x3a
  410dd4:	b.ne	410e28 <sqrt@plt+0xf328>  // b.any
  410dd8:	ldur	x8, [x29, #-56]
  410ddc:	ldr	x8, [x8, #32]
  410de0:	ldrb	w9, [x8]
  410de4:	cbz	w9, 410e0c <sqrt@plt+0xf30c>
  410de8:	ldur	x8, [x29, #-56]
  410dec:	ldr	x8, [x8, #32]
  410df0:	ldur	x9, [x29, #-56]
  410df4:	str	x8, [x9, #16]
  410df8:	ldur	x8, [x29, #-56]
  410dfc:	ldr	w10, [x8]
  410e00:	add	w10, w10, #0x1
  410e04:	str	w10, [x8]
  410e08:	b	410e18 <sqrt@plt+0xf318>
  410e0c:	ldur	x8, [x29, #-56]
  410e10:	mov	x9, xzr
  410e14:	str	x9, [x8, #16]
  410e18:	ldur	x8, [x29, #-56]
  410e1c:	mov	x9, xzr
  410e20:	str	x9, [x8, #32]
  410e24:	b	410f08 <sqrt@plt+0xf408>
  410e28:	ldur	x8, [x29, #-56]
  410e2c:	ldr	x8, [x8, #32]
  410e30:	ldrb	w9, [x8]
  410e34:	cbz	w9, 410e5c <sqrt@plt+0xf35c>
  410e38:	ldur	x8, [x29, #-56]
  410e3c:	ldr	x8, [x8, #32]
  410e40:	ldur	x9, [x29, #-56]
  410e44:	str	x8, [x9, #16]
  410e48:	ldur	x8, [x29, #-56]
  410e4c:	ldr	w10, [x8]
  410e50:	add	w10, w10, #0x1
  410e54:	str	w10, [x8]
  410e58:	b	410efc <sqrt@plt+0xf3fc>
  410e5c:	ldur	x8, [x29, #-56]
  410e60:	ldr	w9, [x8]
  410e64:	ldur	w10, [x29, #-8]
  410e68:	cmp	w9, w10
  410e6c:	b.ne	410ecc <sqrt@plt+0xf3cc>  // b.any
  410e70:	ldur	w8, [x29, #-60]
  410e74:	cbz	w8, 410e98 <sqrt@plt+0xf398>
  410e78:	ldr	x8, [sp, #40]
  410e7c:	ldr	x0, [x8]
  410e80:	ldur	x9, [x29, #-16]
  410e84:	ldr	x2, [x9]
  410e88:	ldrb	w3, [sp, #103]
  410e8c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  410e90:	add	x1, x1, #0x95
  410e94:	bl	401790 <fprintf@plt>
  410e98:	ldrb	w8, [sp, #103]
  410e9c:	ldur	x9, [x29, #-56]
  410ea0:	str	w8, [x9, #8]
  410ea4:	ldur	x9, [x29, #-24]
  410ea8:	ldrb	w8, [x9]
  410eac:	cmp	w8, #0x3a
  410eb0:	b.ne	410ec0 <sqrt@plt+0xf3c0>  // b.any
  410eb4:	mov	w8, #0x3a                  	// #58
  410eb8:	strb	w8, [sp, #103]
  410ebc:	b	410ec8 <sqrt@plt+0xf3c8>
  410ec0:	mov	w8, #0x3f                  	// #63
  410ec4:	strb	w8, [sp, #103]
  410ec8:	b	410efc <sqrt@plt+0xf3fc>
  410ecc:	ldur	x8, [x29, #-16]
  410ed0:	ldur	x9, [x29, #-56]
  410ed4:	ldrsw	x10, [x9]
  410ed8:	mov	w11, w10
  410edc:	add	w11, w11, #0x1
  410ee0:	str	w11, [x9]
  410ee4:	mov	x9, #0x8                   	// #8
  410ee8:	mul	x9, x9, x10
  410eec:	add	x8, x8, x9
  410ef0:	ldr	x8, [x8]
  410ef4:	ldur	x9, [x29, #-56]
  410ef8:	str	x8, [x9, #16]
  410efc:	ldur	x8, [x29, #-56]
  410f00:	mov	x9, xzr
  410f04:	str	x9, [x8, #32]
  410f08:	ldrb	w8, [sp, #103]
  410f0c:	stur	w8, [x29, #-4]
  410f10:	ldur	w0, [x29, #-4]
  410f14:	ldp	x29, x30, [sp, #208]
  410f18:	add	sp, sp, #0xe0
  410f1c:	ret
  410f20:	sub	sp, sp, #0x40
  410f24:	stp	x29, x30, [sp, #48]
  410f28:	add	x29, sp, #0x30
  410f2c:	mov	x8, xzr
  410f30:	stur	w0, [x29, #-4]
  410f34:	stur	x1, [x29, #-16]
  410f38:	str	x2, [sp, #24]
  410f3c:	str	w3, [sp, #20]
  410f40:	str	x4, [sp, #8]
  410f44:	ldr	x9, [sp, #8]
  410f48:	ldr	w10, [x9]
  410f4c:	ldr	x9, [sp, #8]
  410f50:	str	w10, [x9, #52]
  410f54:	ldr	x9, [sp, #8]
  410f58:	str	w10, [x9, #48]
  410f5c:	ldr	x9, [sp, #8]
  410f60:	str	x8, [x9, #32]
  410f64:	ldr	w10, [sp, #20]
  410f68:	mov	w11, #0x1                   	// #1
  410f6c:	str	w11, [sp, #4]
  410f70:	cbnz	w10, 410f98 <sqrt@plt+0xf498>
  410f74:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  410f78:	add	x0, x0, #0x10b
  410f7c:	bl	401a30 <getenv@plt>
  410f80:	cmp	x0, #0x0
  410f84:	cset	w8, ne  // ne = any
  410f88:	mov	w9, #0x1                   	// #1
  410f8c:	eor	w8, w8, #0x1
  410f90:	eor	w8, w8, w9
  410f94:	str	w8, [sp, #4]
  410f98:	ldr	w8, [sp, #4]
  410f9c:	and	w8, w8, #0x1
  410fa0:	ldr	x9, [sp, #8]
  410fa4:	str	w8, [x9, #44]
  410fa8:	ldr	x9, [sp, #24]
  410fac:	ldrb	w8, [x9]
  410fb0:	cmp	w8, #0x2d
  410fb4:	b.ne	410fd4 <sqrt@plt+0xf4d4>  // b.any
  410fb8:	ldr	x8, [sp, #8]
  410fbc:	mov	w9, #0x2                   	// #2
  410fc0:	str	w9, [x8, #40]
  410fc4:	ldr	x8, [sp, #24]
  410fc8:	add	x8, x8, #0x1
  410fcc:	str	x8, [sp, #24]
  410fd0:	b	411020 <sqrt@plt+0xf520>
  410fd4:	ldr	x8, [sp, #24]
  410fd8:	ldrb	w9, [x8]
  410fdc:	cmp	w9, #0x2b
  410fe0:	b.ne	410ffc <sqrt@plt+0xf4fc>  // b.any
  410fe4:	ldr	x8, [sp, #8]
  410fe8:	str	wzr, [x8, #40]
  410fec:	ldr	x8, [sp, #24]
  410ff0:	add	x8, x8, #0x1
  410ff4:	str	x8, [sp, #24]
  410ff8:	b	411020 <sqrt@plt+0xf520>
  410ffc:	ldr	x8, [sp, #8]
  411000:	ldr	w9, [x8, #44]
  411004:	cbz	w9, 411014 <sqrt@plt+0xf514>
  411008:	ldr	x8, [sp, #8]
  41100c:	str	wzr, [x8, #40]
  411010:	b	411020 <sqrt@plt+0xf520>
  411014:	ldr	x8, [sp, #8]
  411018:	mov	w9, #0x1                   	// #1
  41101c:	str	w9, [x8, #40]
  411020:	ldr	x0, [sp, #24]
  411024:	ldp	x29, x30, [sp, #48]
  411028:	add	sp, sp, #0x40
  41102c:	ret
  411030:	sub	sp, sp, #0x40
  411034:	str	x0, [sp, #56]
  411038:	str	x1, [sp, #48]
  41103c:	ldr	x8, [sp, #48]
  411040:	ldr	w9, [x8, #48]
  411044:	str	w9, [sp, #44]
  411048:	ldr	x8, [sp, #48]
  41104c:	ldr	w9, [x8, #52]
  411050:	str	w9, [sp, #40]
  411054:	ldr	x8, [sp, #48]
  411058:	ldr	w9, [x8]
  41105c:	str	w9, [sp, #36]
  411060:	ldr	w8, [sp, #36]
  411064:	ldr	w9, [sp, #40]
  411068:	mov	w10, #0x0                   	// #0
  41106c:	cmp	w8, w9
  411070:	str	w10, [sp, #4]
  411074:	b.le	41108c <sqrt@plt+0xf58c>
  411078:	ldr	w8, [sp, #40]
  41107c:	ldr	w9, [sp, #44]
  411080:	cmp	w8, w9
  411084:	cset	w8, gt
  411088:	str	w8, [sp, #4]
  41108c:	ldr	w8, [sp, #4]
  411090:	tbnz	w8, #0, 411098 <sqrt@plt+0xf598>
  411094:	b	4112a0 <sqrt@plt+0xf7a0>
  411098:	ldr	w8, [sp, #36]
  41109c:	ldr	w9, [sp, #40]
  4110a0:	subs	w8, w8, w9
  4110a4:	ldr	w9, [sp, #40]
  4110a8:	ldr	w10, [sp, #44]
  4110ac:	subs	w9, w9, w10
  4110b0:	cmp	w8, w9
  4110b4:	b.le	4111bc <sqrt@plt+0xf6bc>
  4110b8:	ldr	w8, [sp, #40]
  4110bc:	ldr	w9, [sp, #44]
  4110c0:	subs	w8, w8, w9
  4110c4:	str	w8, [sp, #20]
  4110c8:	str	wzr, [sp, #16]
  4110cc:	ldr	w8, [sp, #16]
  4110d0:	ldr	w9, [sp, #20]
  4110d4:	cmp	w8, w9
  4110d8:	b.ge	4111a8 <sqrt@plt+0xf6a8>  // b.tcont
  4110dc:	ldr	x8, [sp, #56]
  4110e0:	ldr	w9, [sp, #44]
  4110e4:	ldr	w10, [sp, #16]
  4110e8:	add	w9, w9, w10
  4110ec:	mov	w0, w9
  4110f0:	sxtw	x11, w0
  4110f4:	mov	x12, #0x8                   	// #8
  4110f8:	mul	x11, x12, x11
  4110fc:	add	x8, x8, x11
  411100:	ldr	x8, [x8]
  411104:	str	x8, [sp, #24]
  411108:	ldr	x8, [sp, #56]
  41110c:	ldr	w9, [sp, #36]
  411110:	ldr	w10, [sp, #40]
  411114:	ldr	w13, [sp, #44]
  411118:	subs	w10, w10, w13
  41111c:	subs	w9, w9, w10
  411120:	ldr	w10, [sp, #16]
  411124:	add	w9, w9, w10
  411128:	mov	w0, w9
  41112c:	sxtw	x11, w0
  411130:	mul	x11, x12, x11
  411134:	add	x8, x8, x11
  411138:	ldr	x8, [x8]
  41113c:	ldr	x11, [sp, #56]
  411140:	ldr	w9, [sp, #44]
  411144:	ldr	w10, [sp, #16]
  411148:	add	w9, w9, w10
  41114c:	mov	w0, w9
  411150:	sxtw	x14, w0
  411154:	mul	x14, x12, x14
  411158:	add	x11, x11, x14
  41115c:	str	x8, [x11]
  411160:	ldr	x8, [sp, #24]
  411164:	ldr	x11, [sp, #56]
  411168:	ldr	w9, [sp, #36]
  41116c:	ldr	w10, [sp, #40]
  411170:	ldr	w13, [sp, #44]
  411174:	subs	w10, w10, w13
  411178:	subs	w9, w9, w10
  41117c:	ldr	w10, [sp, #16]
  411180:	add	w9, w9, w10
  411184:	mov	w0, w9
  411188:	sxtw	x14, w0
  41118c:	mul	x12, x12, x14
  411190:	add	x11, x11, x12
  411194:	str	x8, [x11]
  411198:	ldr	w8, [sp, #16]
  41119c:	add	w8, w8, #0x1
  4111a0:	str	w8, [sp, #16]
  4111a4:	b	4110cc <sqrt@plt+0xf5cc>
  4111a8:	ldr	w8, [sp, #20]
  4111ac:	ldr	w9, [sp, #36]
  4111b0:	subs	w8, w9, w8
  4111b4:	str	w8, [sp, #36]
  4111b8:	b	41129c <sqrt@plt+0xf79c>
  4111bc:	ldr	w8, [sp, #36]
  4111c0:	ldr	w9, [sp, #40]
  4111c4:	subs	w8, w8, w9
  4111c8:	str	w8, [sp, #12]
  4111cc:	str	wzr, [sp, #8]
  4111d0:	ldr	w8, [sp, #8]
  4111d4:	ldr	w9, [sp, #12]
  4111d8:	cmp	w8, w9
  4111dc:	b.ge	41128c <sqrt@plt+0xf78c>  // b.tcont
  4111e0:	ldr	x8, [sp, #56]
  4111e4:	ldr	w9, [sp, #44]
  4111e8:	ldr	w10, [sp, #8]
  4111ec:	add	w9, w9, w10
  4111f0:	mov	w0, w9
  4111f4:	sxtw	x11, w0
  4111f8:	mov	x12, #0x8                   	// #8
  4111fc:	mul	x11, x12, x11
  411200:	add	x8, x8, x11
  411204:	ldr	x8, [x8]
  411208:	str	x8, [sp, #24]
  41120c:	ldr	x8, [sp, #56]
  411210:	ldr	w9, [sp, #40]
  411214:	ldr	w10, [sp, #8]
  411218:	add	w9, w9, w10
  41121c:	mov	w0, w9
  411220:	sxtw	x11, w0
  411224:	mul	x11, x12, x11
  411228:	add	x8, x8, x11
  41122c:	ldr	x8, [x8]
  411230:	ldr	x11, [sp, #56]
  411234:	ldr	w9, [sp, #44]
  411238:	ldr	w10, [sp, #8]
  41123c:	add	w9, w9, w10
  411240:	mov	w0, w9
  411244:	sxtw	x13, w0
  411248:	mul	x13, x12, x13
  41124c:	add	x11, x11, x13
  411250:	str	x8, [x11]
  411254:	ldr	x8, [sp, #24]
  411258:	ldr	x11, [sp, #56]
  41125c:	ldr	w9, [sp, #40]
  411260:	ldr	w10, [sp, #8]
  411264:	add	w9, w9, w10
  411268:	mov	w0, w9
  41126c:	sxtw	x13, w0
  411270:	mul	x12, x12, x13
  411274:	add	x11, x11, x12
  411278:	str	x8, [x11]
  41127c:	ldr	w8, [sp, #8]
  411280:	add	w8, w8, #0x1
  411284:	str	w8, [sp, #8]
  411288:	b	4111d0 <sqrt@plt+0xf6d0>
  41128c:	ldr	w8, [sp, #12]
  411290:	ldr	w9, [sp, #44]
  411294:	add	w8, w9, w8
  411298:	str	w8, [sp, #44]
  41129c:	b	411060 <sqrt@plt+0xf560>
  4112a0:	ldr	x8, [sp, #48]
  4112a4:	ldr	w9, [x8]
  4112a8:	ldr	x8, [sp, #48]
  4112ac:	ldr	w10, [x8, #52]
  4112b0:	subs	w9, w9, w10
  4112b4:	ldr	x8, [sp, #48]
  4112b8:	ldr	w10, [x8, #48]
  4112bc:	add	w9, w10, w9
  4112c0:	str	w9, [x8, #48]
  4112c4:	ldr	x8, [sp, #48]
  4112c8:	ldr	w9, [x8]
  4112cc:	ldr	x8, [sp, #48]
  4112d0:	str	w9, [x8, #52]
  4112d4:	add	sp, sp, #0x40
  4112d8:	ret
  4112dc:	sub	sp, sp, #0x70
  4112e0:	stp	x29, x30, [sp, #96]
  4112e4:	add	x29, sp, #0x60
  4112e8:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  4112ec:	add	x8, x8, #0x6fc
  4112f0:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4112f4:	add	x9, x9, #0x90
  4112f8:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  4112fc:	add	x10, x10, #0x700
  411300:	adrp	x11, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  411304:	add	x11, x11, #0x560
  411308:	adrp	x12, 42b000 <_Znam@GLIBCXX_3.4>
  41130c:	add	x12, x12, #0x704
  411310:	stur	w0, [x29, #-4]
  411314:	stur	x1, [x29, #-16]
  411318:	stur	x2, [x29, #-24]
  41131c:	stur	x3, [x29, #-32]
  411320:	stur	x4, [x29, #-40]
  411324:	stur	w5, [x29, #-44]
  411328:	str	w6, [sp, #48]
  41132c:	ldr	w13, [x8]
  411330:	str	w13, [x9]
  411334:	ldr	w13, [x10]
  411338:	str	w13, [x9, #4]
  41133c:	ldur	w0, [x29, #-4]
  411340:	ldur	x1, [x29, #-16]
  411344:	ldur	x2, [x29, #-24]
  411348:	ldur	x3, [x29, #-32]
  41134c:	ldur	x4, [x29, #-40]
  411350:	ldur	w5, [x29, #-44]
  411354:	ldr	w6, [sp, #48]
  411358:	mov	x7, x9
  41135c:	str	x8, [sp, #32]
  411360:	str	x9, [sp, #24]
  411364:	str	x11, [sp, #16]
  411368:	str	x12, [sp, #8]
  41136c:	bl	40fd58 <sqrt@plt+0xe258>
  411370:	str	w0, [sp, #44]
  411374:	ldr	x8, [sp, #24]
  411378:	ldr	w13, [x8]
  41137c:	ldr	x9, [sp, #32]
  411380:	str	w13, [x9]
  411384:	ldr	x10, [x8, #16]
  411388:	ldr	x11, [sp, #16]
  41138c:	str	x10, [x11]
  411390:	ldr	w13, [x8, #8]
  411394:	ldr	x10, [sp, #8]
  411398:	str	w13, [x10]
  41139c:	ldr	w0, [sp, #44]
  4113a0:	ldp	x29, x30, [sp, #96]
  4113a4:	add	sp, sp, #0x70
  4113a8:	ret
  4113ac:	sub	sp, sp, #0x30
  4113b0:	stp	x29, x30, [sp, #32]
  4113b4:	add	x29, sp, #0x20
  4113b8:	mov	x8, xzr
  4113bc:	mov	x3, x8
  4113c0:	mov	w9, wzr
  4113c4:	mov	w6, #0x1                   	// #1
  4113c8:	stur	w0, [x29, #-4]
  4113cc:	str	x1, [sp, #16]
  4113d0:	str	x2, [sp, #8]
  4113d4:	ldur	w0, [x29, #-4]
  4113d8:	ldr	x1, [sp, #16]
  4113dc:	ldr	x2, [sp, #8]
  4113e0:	mov	x4, x8
  4113e4:	mov	w5, w9
  4113e8:	bl	4112dc <sqrt@plt+0xf7dc>
  4113ec:	ldp	x29, x30, [sp, #32]
  4113f0:	add	sp, sp, #0x30
  4113f4:	ret
  4113f8:	sub	sp, sp, #0x40
  4113fc:	stp	x29, x30, [sp, #48]
  411400:	add	x29, sp, #0x30
  411404:	mov	w8, wzr
  411408:	stur	w0, [x29, #-4]
  41140c:	stur	x1, [x29, #-16]
  411410:	str	x2, [sp, #24]
  411414:	str	x3, [sp, #16]
  411418:	str	x4, [sp, #8]
  41141c:	ldur	w0, [x29, #-4]
  411420:	ldur	x1, [x29, #-16]
  411424:	ldr	x2, [sp, #24]
  411428:	ldr	x3, [sp, #16]
  41142c:	ldr	x4, [sp, #8]
  411430:	mov	w5, w8
  411434:	mov	w6, w8
  411438:	bl	4112dc <sqrt@plt+0xf7dc>
  41143c:	ldp	x29, x30, [sp, #48]
  411440:	add	sp, sp, #0x40
  411444:	ret
  411448:	sub	sp, sp, #0x40
  41144c:	stp	x29, x30, [sp, #48]
  411450:	add	x29, sp, #0x30
  411454:	mov	w8, wzr
  411458:	stur	w0, [x29, #-4]
  41145c:	stur	x1, [x29, #-16]
  411460:	str	x2, [sp, #24]
  411464:	str	x3, [sp, #16]
  411468:	str	x4, [sp, #8]
  41146c:	str	x5, [sp]
  411470:	ldur	w0, [x29, #-4]
  411474:	ldur	x1, [x29, #-16]
  411478:	ldr	x2, [sp, #24]
  41147c:	ldr	x3, [sp, #16]
  411480:	ldr	x4, [sp, #8]
  411484:	ldr	x7, [sp]
  411488:	mov	w5, w8
  41148c:	mov	w6, w8
  411490:	bl	40fd58 <sqrt@plt+0xe258>
  411494:	ldp	x29, x30, [sp, #48]
  411498:	add	sp, sp, #0x40
  41149c:	ret
  4114a0:	sub	sp, sp, #0x40
  4114a4:	stp	x29, x30, [sp, #48]
  4114a8:	add	x29, sp, #0x30
  4114ac:	mov	w5, #0x1                   	// #1
  4114b0:	mov	w8, wzr
  4114b4:	stur	w0, [x29, #-4]
  4114b8:	stur	x1, [x29, #-16]
  4114bc:	str	x2, [sp, #24]
  4114c0:	str	x3, [sp, #16]
  4114c4:	str	x4, [sp, #8]
  4114c8:	ldur	w0, [x29, #-4]
  4114cc:	ldur	x1, [x29, #-16]
  4114d0:	ldr	x2, [sp, #24]
  4114d4:	ldr	x3, [sp, #16]
  4114d8:	ldr	x4, [sp, #8]
  4114dc:	mov	w6, w8
  4114e0:	bl	4112dc <sqrt@plt+0xf7dc>
  4114e4:	ldp	x29, x30, [sp, #48]
  4114e8:	add	sp, sp, #0x40
  4114ec:	ret
  4114f0:	sub	sp, sp, #0x40
  4114f4:	stp	x29, x30, [sp, #48]
  4114f8:	add	x29, sp, #0x30
  4114fc:	mov	w8, #0x1                   	// #1
  411500:	mov	w9, wzr
  411504:	stur	w0, [x29, #-4]
  411508:	stur	x1, [x29, #-16]
  41150c:	str	x2, [sp, #24]
  411510:	str	x3, [sp, #16]
  411514:	str	x4, [sp, #8]
  411518:	str	x5, [sp]
  41151c:	ldur	w0, [x29, #-4]
  411520:	ldur	x1, [x29, #-16]
  411524:	ldr	x2, [sp, #24]
  411528:	ldr	x3, [sp, #16]
  41152c:	ldr	x4, [sp, #8]
  411530:	ldr	x7, [sp]
  411534:	mov	w5, w8
  411538:	mov	w6, w9
  41153c:	bl	40fd58 <sqrt@plt+0xe258>
  411540:	ldp	x29, x30, [sp, #48]
  411544:	add	sp, sp, #0x40
  411548:	ret
  41154c:	sub	sp, sp, #0x10
  411550:	mov	x8, xzr
  411554:	str	x0, [sp, #8]
  411558:	ldr	x9, [sp, #8]
  41155c:	str	x8, [x9]
  411560:	str	x8, [x9, #8]
  411564:	add	sp, sp, #0x10
  411568:	ret
  41156c:	sub	sp, sp, #0x50
  411570:	stp	x29, x30, [sp, #64]
  411574:	add	x29, sp, #0x40
  411578:	mov	w8, #0x11                  	// #17
  41157c:	mov	x9, #0x110                 	// #272
  411580:	stur	x0, [x29, #-8]
  411584:	ldur	x10, [x29, #-8]
  411588:	str	w8, [x10, #8]
  41158c:	mov	x0, x9
  411590:	str	x10, [sp, #32]
  411594:	bl	401710 <_Znam@plt>
  411598:	add	x9, x0, #0x110
  41159c:	mov	x10, x0
  4115a0:	str	x0, [sp, #24]
  4115a4:	str	x9, [sp, #16]
  4115a8:	str	x10, [sp, #8]
  4115ac:	ldr	x8, [sp, #8]
  4115b0:	mov	x0, x8
  4115b4:	adrp	x9, 411000 <sqrt@plt+0xf500>
  4115b8:	add	x9, x9, #0x54c
  4115bc:	str	x8, [sp]
  4115c0:	blr	x9
  4115c4:	b	4115c8 <sqrt@plt+0xfac8>
  4115c8:	ldr	x8, [sp]
  4115cc:	add	x9, x8, #0x10
  4115d0:	ldr	x10, [sp, #16]
  4115d4:	cmp	x9, x10
  4115d8:	str	x9, [sp, #8]
  4115dc:	b.ne	4115ac <sqrt@plt+0xfaac>  // b.any
  4115e0:	ldr	x8, [sp, #24]
  4115e4:	ldr	x9, [sp, #32]
  4115e8:	str	x8, [x9]
  4115ec:	str	wzr, [x9, #12]
  4115f0:	ldp	x29, x30, [sp, #64]
  4115f4:	add	sp, sp, #0x50
  4115f8:	ret
  4115fc:	stur	x0, [x29, #-16]
  411600:	stur	w1, [x29, #-20]
  411604:	ldr	x0, [sp, #24]
  411608:	bl	401970 <_ZdaPv@plt>
  41160c:	ldur	x0, [x29, #-16]
  411610:	bl	401a90 <_Unwind_Resume@plt>
  411614:	sub	sp, sp, #0x30
  411618:	stp	x29, x30, [sp, #32]
  41161c:	add	x29, sp, #0x20
  411620:	stur	x0, [x29, #-8]
  411624:	ldur	x8, [x29, #-8]
  411628:	stur	wzr, [x29, #-12]
  41162c:	str	x8, [sp, #8]
  411630:	ldur	w8, [x29, #-12]
  411634:	ldr	x9, [sp, #8]
  411638:	ldr	w10, [x9, #8]
  41163c:	cmp	w8, w10
  411640:	b.cs	411678 <sqrt@plt+0xfb78>  // b.hs, b.nlast
  411644:	ldr	x8, [sp, #8]
  411648:	ldr	x9, [x8]
  41164c:	ldur	w10, [x29, #-12]
  411650:	mov	w11, w10
  411654:	mov	x12, #0x10                  	// #16
  411658:	mul	x11, x12, x11
  41165c:	add	x9, x9, x11
  411660:	ldr	x0, [x9]
  411664:	bl	401820 <free@plt>
  411668:	ldur	w8, [x29, #-12]
  41166c:	add	w8, w8, #0x1
  411670:	stur	w8, [x29, #-12]
  411674:	b	411630 <sqrt@plt+0xfb30>
  411678:	ldr	x8, [sp, #8]
  41167c:	ldr	x9, [x8]
  411680:	str	x9, [sp]
  411684:	cbz	x9, 411690 <sqrt@plt+0xfb90>
  411688:	ldr	x0, [sp]
  41168c:	bl	401970 <_ZdaPv@plt>
  411690:	ldp	x29, x30, [sp, #32]
  411694:	add	sp, sp, #0x30
  411698:	ret
  41169c:	sub	sp, sp, #0xc0
  4116a0:	stp	x29, x30, [sp, #176]
  4116a4:	add	x29, sp, #0xb0
  4116a8:	mov	w8, #0x1f                  	// #31
  4116ac:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3608>
  4116b0:	add	x9, x9, #0x11b
  4116b4:	stur	x0, [x29, #-16]
  4116b8:	stur	x1, [x29, #-24]
  4116bc:	stur	x2, [x29, #-32]
  4116c0:	ldur	x10, [x29, #-16]
  4116c4:	ldur	x11, [x29, #-24]
  4116c8:	cmp	x11, #0x0
  4116cc:	cset	w12, ne  // ne = any
  4116d0:	and	w0, w12, #0x1
  4116d4:	mov	w1, w8
  4116d8:	mov	x2, x9
  4116dc:	str	x10, [sp, #72]
  4116e0:	bl	4094ec <sqrt@plt+0x79ec>
  4116e4:	ldur	x0, [x29, #-24]
  4116e8:	bl	413dac <_ZdlPvm@@Base+0x3b4>
  4116ec:	stur	x0, [x29, #-40]
  4116f0:	ldur	x9, [x29, #-40]
  4116f4:	ldr	x10, [sp, #72]
  4116f8:	ldr	w8, [x10, #8]
  4116fc:	mov	w11, w8
  411700:	udiv	x13, x9, x11
  411704:	mul	x11, x13, x11
  411708:	subs	x9, x9, x11
  41170c:	stur	w9, [x29, #-44]
  411710:	ldr	x8, [sp, #72]
  411714:	ldr	x9, [x8]
  411718:	ldur	w10, [x29, #-44]
  41171c:	mov	w11, w10
  411720:	mov	x12, #0x10                  	// #16
  411724:	mul	x11, x12, x11
  411728:	add	x9, x9, x11
  41172c:	ldr	x9, [x9]
  411730:	cbz	x9, 4117d8 <sqrt@plt+0xfcd8>
  411734:	ldr	x8, [sp, #72]
  411738:	ldr	x9, [x8]
  41173c:	ldur	w10, [x29, #-44]
  411740:	mov	w11, w10
  411744:	mov	x12, #0x10                  	// #16
  411748:	mul	x11, x12, x11
  41174c:	add	x9, x9, x11
  411750:	ldr	x0, [x9]
  411754:	ldur	x1, [x29, #-24]
  411758:	bl	4019b0 <strcmp@plt>
  41175c:	cbnz	w0, 4117a4 <sqrt@plt+0xfca4>
  411760:	ldur	x8, [x29, #-32]
  411764:	ldr	x9, [sp, #72]
  411768:	ldr	x10, [x9]
  41176c:	ldur	w11, [x29, #-44]
  411770:	mov	w12, w11
  411774:	mov	x13, #0x10                  	// #16
  411778:	mul	x12, x13, x12
  41177c:	add	x10, x10, x12
  411780:	str	x8, [x10, #8]
  411784:	ldr	x8, [x9]
  411788:	ldur	w11, [x29, #-44]
  41178c:	mov	w10, w11
  411790:	mul	x10, x13, x10
  411794:	add	x8, x8, x10
  411798:	ldr	x8, [x8]
  41179c:	stur	x8, [x29, #-8]
  4117a0:	b	411b5c <sqrt@plt+0x1005c>
  4117a4:	ldur	w8, [x29, #-44]
  4117a8:	cbnz	w8, 4117c0 <sqrt@plt+0xfcc0>
  4117ac:	ldr	x8, [sp, #72]
  4117b0:	ldr	w9, [x8, #8]
  4117b4:	subs	w9, w9, #0x1
  4117b8:	str	w9, [sp, #68]
  4117bc:	b	4117cc <sqrt@plt+0xfccc>
  4117c0:	ldur	w8, [x29, #-44]
  4117c4:	subs	w8, w8, #0x1
  4117c8:	str	w8, [sp, #68]
  4117cc:	ldr	w8, [sp, #68]
  4117d0:	stur	w8, [x29, #-44]
  4117d4:	b	411710 <sqrt@plt+0xfc10>
  4117d8:	ldur	x8, [x29, #-32]
  4117dc:	cbnz	x8, 4117ec <sqrt@plt+0xfcec>
  4117e0:	mov	x8, xzr
  4117e4:	stur	x8, [x29, #-8]
  4117e8:	b	411b5c <sqrt@plt+0x1005c>
  4117ec:	ldr	x8, [sp, #72]
  4117f0:	ldr	w9, [x8, #12]
  4117f4:	mov	w10, #0x4                   	// #4
  4117f8:	mul	w9, w9, w10
  4117fc:	ldr	w10, [x8, #8]
  411800:	mov	w11, #0x1                   	// #1
  411804:	mul	w10, w10, w11
  411808:	cmp	w9, w10
  41180c:	b.cc	411ae8 <sqrt@plt+0xffe8>  // b.lo, b.ul, b.last
  411810:	ldr	x8, [sp, #72]
  411814:	ldr	x9, [x8]
  411818:	stur	x9, [x29, #-56]
  41181c:	ldr	w10, [x8, #8]
  411820:	stur	w10, [x29, #-60]
  411824:	ldr	w0, [x8, #8]
  411828:	bl	413e5c <_ZdlPvm@@Base+0x464>
  41182c:	ldr	x8, [sp, #72]
  411830:	str	w0, [x8, #8]
  411834:	ldr	w10, [x8, #8]
  411838:	mov	w9, w10
  41183c:	mov	x11, #0x10                  	// #16
  411840:	mul	x12, x9, x11
  411844:	umulh	x11, x9, x11
  411848:	mov	x13, #0xffffffffffffffff    	// #-1
  41184c:	cmp	x11, #0x0
  411850:	csel	x0, x13, x12, ne  // ne = any
  411854:	str	x9, [sp, #56]
  411858:	bl	401710 <_Znam@plt>
  41185c:	ldr	x8, [sp, #56]
  411860:	str	x0, [sp, #48]
  411864:	cbz	x8, 4118b8 <sqrt@plt+0xfdb8>
  411868:	mov	x8, #0x10                  	// #16
  41186c:	ldr	x9, [sp, #56]
  411870:	mul	x8, x8, x9
  411874:	ldr	x10, [sp, #48]
  411878:	add	x8, x10, x8
  41187c:	str	x8, [sp, #40]
  411880:	str	x10, [sp, #32]
  411884:	ldr	x8, [sp, #32]
  411888:	mov	x0, x8
  41188c:	adrp	x9, 411000 <sqrt@plt+0xf500>
  411890:	add	x9, x9, #0x54c
  411894:	str	x8, [sp, #24]
  411898:	blr	x9
  41189c:	b	4118a0 <sqrt@plt+0xfda0>
  4118a0:	ldr	x8, [sp, #24]
  4118a4:	add	x9, x8, #0x10
  4118a8:	ldr	x10, [sp, #40]
  4118ac:	cmp	x9, x10
  4118b0:	str	x9, [sp, #32]
  4118b4:	b.ne	411884 <sqrt@plt+0xfd84>  // b.any
  4118b8:	ldr	x8, [sp, #48]
  4118bc:	ldr	x9, [sp, #72]
  4118c0:	str	x8, [x9]
  4118c4:	stur	wzr, [x29, #-80]
  4118c8:	ldur	w8, [x29, #-80]
  4118cc:	ldur	w9, [x29, #-60]
  4118d0:	cmp	w8, w9
  4118d4:	b.cs	411a5c <sqrt@plt+0xff5c>  // b.hs, b.nlast
  4118d8:	ldur	x8, [x29, #-56]
  4118dc:	ldur	w9, [x29, #-80]
  4118e0:	mov	w10, w9
  4118e4:	mov	x11, #0x10                  	// #16
  4118e8:	mul	x10, x11, x10
  4118ec:	add	x8, x8, x10
  4118f0:	ldr	x8, [x8]
  4118f4:	cbz	x8, 411a4c <sqrt@plt+0xff4c>
  4118f8:	ldur	x8, [x29, #-56]
  4118fc:	ldur	w9, [x29, #-80]
  411900:	mov	w10, w9
  411904:	mov	x11, #0x10                  	// #16
  411908:	mul	x10, x11, x10
  41190c:	add	x8, x8, x10
  411910:	ldr	x8, [x8, #8]
  411914:	cbnz	x8, 411950 <sqrt@plt+0xfe50>
  411918:	ldur	x8, [x29, #-56]
  41191c:	ldur	w9, [x29, #-80]
  411920:	mov	w10, w9
  411924:	mov	x11, #0x10                  	// #16
  411928:	mul	x10, x11, x10
  41192c:	add	x8, x8, x10
  411930:	ldr	x0, [x8]
  411934:	bl	401820 <free@plt>
  411938:	b	411a4c <sqrt@plt+0xff4c>
  41193c:	stur	x0, [x29, #-72]
  411940:	stur	w1, [x29, #-76]
  411944:	ldr	x0, [sp, #48]
  411948:	bl	401970 <_ZdaPv@plt>
  41194c:	b	411b6c <sqrt@plt+0x1006c>
  411950:	ldur	x8, [x29, #-56]
  411954:	ldur	w9, [x29, #-80]
  411958:	mov	w10, w9
  41195c:	mov	x11, #0x10                  	// #16
  411960:	mul	x10, x11, x10
  411964:	add	x8, x8, x10
  411968:	ldr	x0, [x8]
  41196c:	bl	413dac <_ZdlPvm@@Base+0x3b4>
  411970:	ldr	x8, [sp, #72]
  411974:	ldr	w9, [x8, #8]
  411978:	mov	w10, w9
  41197c:	udiv	x11, x0, x10
  411980:	mul	x10, x11, x10
  411984:	subs	x10, x0, x10
  411988:	stur	w10, [x29, #-84]
  41198c:	ldr	x8, [sp, #72]
  411990:	ldr	x9, [x8]
  411994:	ldur	w10, [x29, #-84]
  411998:	mov	w11, w10
  41199c:	mov	x12, #0x10                  	// #16
  4119a0:	mul	x11, x12, x11
  4119a4:	add	x9, x9, x11
  4119a8:	ldr	x9, [x9]
  4119ac:	cbz	x9, 4119e4 <sqrt@plt+0xfee4>
  4119b0:	ldur	w8, [x29, #-84]
  4119b4:	cbnz	w8, 4119cc <sqrt@plt+0xfecc>
  4119b8:	ldr	x8, [sp, #72]
  4119bc:	ldr	w9, [x8, #8]
  4119c0:	subs	w9, w9, #0x1
  4119c4:	str	w9, [sp, #20]
  4119c8:	b	4119d8 <sqrt@plt+0xfed8>
  4119cc:	ldur	w8, [x29, #-84]
  4119d0:	subs	w8, w8, #0x1
  4119d4:	str	w8, [sp, #20]
  4119d8:	ldr	w8, [sp, #20]
  4119dc:	stur	w8, [x29, #-84]
  4119e0:	b	41198c <sqrt@plt+0xfe8c>
  4119e4:	ldur	x8, [x29, #-56]
  4119e8:	ldur	w9, [x29, #-80]
  4119ec:	mov	w10, w9
  4119f0:	mov	x11, #0x10                  	// #16
  4119f4:	mul	x10, x11, x10
  4119f8:	add	x8, x8, x10
  4119fc:	ldr	x8, [x8]
  411a00:	ldr	x10, [sp, #72]
  411a04:	ldr	x12, [x10]
  411a08:	ldur	w9, [x29, #-84]
  411a0c:	mov	w13, w9
  411a10:	mul	x13, x11, x13
  411a14:	add	x12, x12, x13
  411a18:	str	x8, [x12]
  411a1c:	ldur	x8, [x29, #-56]
  411a20:	ldur	w9, [x29, #-80]
  411a24:	mov	w12, w9
  411a28:	mul	x12, x11, x12
  411a2c:	add	x8, x8, x12
  411a30:	ldr	x8, [x8, #8]
  411a34:	ldr	x12, [x10]
  411a38:	ldur	w9, [x29, #-84]
  411a3c:	mov	w13, w9
  411a40:	mul	x11, x11, x13
  411a44:	add	x11, x12, x11
  411a48:	str	x8, [x11, #8]
  411a4c:	ldur	w8, [x29, #-80]
  411a50:	add	w8, w8, #0x1
  411a54:	stur	w8, [x29, #-80]
  411a58:	b	4118c8 <sqrt@plt+0xfdc8>
  411a5c:	ldur	x8, [x29, #-40]
  411a60:	ldr	x9, [sp, #72]
  411a64:	ldr	w10, [x9, #8]
  411a68:	mov	w11, w10
  411a6c:	udiv	x12, x8, x11
  411a70:	mul	x11, x12, x11
  411a74:	subs	x8, x8, x11
  411a78:	stur	w8, [x29, #-44]
  411a7c:	ldr	x8, [sp, #72]
  411a80:	ldr	x9, [x8]
  411a84:	ldur	w10, [x29, #-44]
  411a88:	mov	w11, w10
  411a8c:	mov	x12, #0x10                  	// #16
  411a90:	mul	x11, x12, x11
  411a94:	add	x9, x9, x11
  411a98:	ldr	x9, [x9]
  411a9c:	cbz	x9, 411ad4 <sqrt@plt+0xffd4>
  411aa0:	ldur	w8, [x29, #-44]
  411aa4:	cbnz	w8, 411abc <sqrt@plt+0xffbc>
  411aa8:	ldr	x8, [sp, #72]
  411aac:	ldr	w9, [x8, #8]
  411ab0:	subs	w9, w9, #0x1
  411ab4:	str	w9, [sp, #16]
  411ab8:	b	411ac8 <sqrt@plt+0xffc8>
  411abc:	ldur	w8, [x29, #-44]
  411ac0:	subs	w8, w8, #0x1
  411ac4:	str	w8, [sp, #16]
  411ac8:	ldr	w8, [sp, #16]
  411acc:	stur	w8, [x29, #-44]
  411ad0:	b	411a7c <sqrt@plt+0xff7c>
  411ad4:	ldur	x8, [x29, #-56]
  411ad8:	str	x8, [sp, #8]
  411adc:	cbz	x8, 411ae8 <sqrt@plt+0xffe8>
  411ae0:	ldr	x0, [sp, #8]
  411ae4:	bl	401970 <_ZdaPv@plt>
  411ae8:	ldur	x0, [x29, #-24]
  411aec:	bl	401780 <strlen@plt>
  411af0:	add	x0, x0, #0x1
  411af4:	bl	4019f0 <malloc@plt>
  411af8:	str	x0, [sp, #80]
  411afc:	ldr	x0, [sp, #80]
  411b00:	ldur	x1, [x29, #-24]
  411b04:	bl	401850 <strcpy@plt>
  411b08:	ldr	x8, [sp, #80]
  411b0c:	ldr	x9, [sp, #72]
  411b10:	ldr	x10, [x9]
  411b14:	ldur	w11, [x29, #-44]
  411b18:	mov	w12, w11
  411b1c:	mov	x13, #0x10                  	// #16
  411b20:	mul	x12, x13, x12
  411b24:	add	x10, x10, x12
  411b28:	str	x8, [x10]
  411b2c:	ldur	x8, [x29, #-32]
  411b30:	ldr	x10, [x9]
  411b34:	ldur	w11, [x29, #-44]
  411b38:	mov	w12, w11
  411b3c:	mul	x12, x13, x12
  411b40:	add	x10, x10, x12
  411b44:	str	x8, [x10, #8]
  411b48:	ldr	w11, [x9, #12]
  411b4c:	add	w11, w11, #0x1
  411b50:	str	w11, [x9, #12]
  411b54:	ldr	x8, [sp, #80]
  411b58:	stur	x8, [x29, #-8]
  411b5c:	ldur	x0, [x29, #-8]
  411b60:	ldp	x29, x30, [sp, #176]
  411b64:	add	sp, sp, #0xc0
  411b68:	ret
  411b6c:	ldur	x0, [x29, #-72]
  411b70:	bl	401a90 <_Unwind_Resume@plt>
  411b74:	sub	sp, sp, #0x40
  411b78:	stp	x29, x30, [sp, #48]
  411b7c:	add	x29, sp, #0x30
  411b80:	mov	w8, #0x1f                  	// #31
  411b84:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3608>
  411b88:	add	x2, x2, #0x11b
  411b8c:	stur	x0, [x29, #-16]
  411b90:	str	x1, [sp, #24]
  411b94:	ldur	x9, [x29, #-16]
  411b98:	ldr	x10, [sp, #24]
  411b9c:	cmp	x10, #0x0
  411ba0:	cset	w11, ne  // ne = any
  411ba4:	and	w0, w11, #0x1
  411ba8:	mov	w1, w8
  411bac:	str	x9, [sp, #8]
  411bb0:	bl	4094ec <sqrt@plt+0x79ec>
  411bb4:	ldr	x0, [sp, #24]
  411bb8:	bl	413dac <_ZdlPvm@@Base+0x3b4>
  411bbc:	ldr	x9, [sp, #8]
  411bc0:	ldr	w8, [x9, #8]
  411bc4:	mov	w10, w8
  411bc8:	udiv	x12, x0, x10
  411bcc:	mul	x10, x12, x10
  411bd0:	subs	x10, x0, x10
  411bd4:	str	w10, [sp, #20]
  411bd8:	ldr	x8, [sp, #8]
  411bdc:	ldr	x9, [x8]
  411be0:	ldr	w10, [sp, #20]
  411be4:	mov	w11, w10
  411be8:	mov	x12, #0x10                  	// #16
  411bec:	mul	x11, x12, x11
  411bf0:	add	x9, x9, x11
  411bf4:	ldr	x9, [x9]
  411bf8:	cbz	x9, 411c84 <sqrt@plt+0x10184>
  411bfc:	ldr	x8, [sp, #8]
  411c00:	ldr	x9, [x8]
  411c04:	ldr	w10, [sp, #20]
  411c08:	mov	w11, w10
  411c0c:	mov	x12, #0x10                  	// #16
  411c10:	mul	x11, x12, x11
  411c14:	add	x9, x9, x11
  411c18:	ldr	x0, [x9]
  411c1c:	ldr	x1, [sp, #24]
  411c20:	bl	4019b0 <strcmp@plt>
  411c24:	cbnz	w0, 411c50 <sqrt@plt+0x10150>
  411c28:	ldr	x8, [sp, #8]
  411c2c:	ldr	x9, [x8]
  411c30:	ldr	w10, [sp, #20]
  411c34:	mov	w11, w10
  411c38:	mov	x12, #0x10                  	// #16
  411c3c:	mul	x11, x12, x11
  411c40:	add	x9, x9, x11
  411c44:	ldr	x9, [x9, #8]
  411c48:	stur	x9, [x29, #-8]
  411c4c:	b	411c8c <sqrt@plt+0x1018c>
  411c50:	ldr	w8, [sp, #20]
  411c54:	cbnz	w8, 411c6c <sqrt@plt+0x1016c>
  411c58:	ldr	x8, [sp, #8]
  411c5c:	ldr	w9, [x8, #8]
  411c60:	subs	w9, w9, #0x1
  411c64:	str	w9, [sp, #4]
  411c68:	b	411c78 <sqrt@plt+0x10178>
  411c6c:	ldr	w8, [sp, #20]
  411c70:	subs	w8, w8, #0x1
  411c74:	str	w8, [sp, #4]
  411c78:	ldr	w8, [sp, #4]
  411c7c:	str	w8, [sp, #20]
  411c80:	b	411bd8 <sqrt@plt+0x100d8>
  411c84:	mov	x8, xzr
  411c88:	stur	x8, [x29, #-8]
  411c8c:	ldur	x0, [x29, #-8]
  411c90:	ldp	x29, x30, [sp, #48]
  411c94:	add	sp, sp, #0x40
  411c98:	ret
  411c9c:	sub	sp, sp, #0x50
  411ca0:	stp	x29, x30, [sp, #64]
  411ca4:	add	x29, sp, #0x40
  411ca8:	mov	w8, #0x1f                  	// #31
  411cac:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3608>
  411cb0:	add	x2, x2, #0x11b
  411cb4:	stur	x0, [x29, #-16]
  411cb8:	stur	x1, [x29, #-24]
  411cbc:	ldur	x9, [x29, #-16]
  411cc0:	ldur	x10, [x29, #-24]
  411cc4:	ldr	x10, [x10]
  411cc8:	str	x10, [sp, #32]
  411ccc:	ldr	x10, [sp, #32]
  411cd0:	cmp	x10, #0x0
  411cd4:	cset	w11, ne  // ne = any
  411cd8:	and	w0, w11, #0x1
  411cdc:	mov	w1, w8
  411ce0:	str	x9, [sp, #16]
  411ce4:	bl	4094ec <sqrt@plt+0x79ec>
  411ce8:	ldr	x0, [sp, #32]
  411cec:	bl	413dac <_ZdlPvm@@Base+0x3b4>
  411cf0:	ldr	x9, [sp, #16]
  411cf4:	ldr	w8, [x9, #8]
  411cf8:	mov	w10, w8
  411cfc:	udiv	x12, x0, x10
  411d00:	mul	x10, x12, x10
  411d04:	subs	x10, x0, x10
  411d08:	str	w10, [sp, #28]
  411d0c:	ldr	x8, [sp, #16]
  411d10:	ldr	x9, [x8]
  411d14:	ldr	w10, [sp, #28]
  411d18:	mov	w11, w10
  411d1c:	mov	x12, #0x10                  	// #16
  411d20:	mul	x11, x12, x11
  411d24:	add	x9, x9, x11
  411d28:	ldr	x9, [x9]
  411d2c:	cbz	x9, 411dd8 <sqrt@plt+0x102d8>
  411d30:	ldr	x8, [sp, #16]
  411d34:	ldr	x9, [x8]
  411d38:	ldr	w10, [sp, #28]
  411d3c:	mov	w11, w10
  411d40:	mov	x12, #0x10                  	// #16
  411d44:	mul	x11, x12, x11
  411d48:	add	x9, x9, x11
  411d4c:	ldr	x0, [x9]
  411d50:	ldr	x1, [sp, #32]
  411d54:	bl	4019b0 <strcmp@plt>
  411d58:	cbnz	w0, 411da4 <sqrt@plt+0x102a4>
  411d5c:	ldr	x8, [sp, #16]
  411d60:	ldr	x9, [x8]
  411d64:	ldr	w10, [sp, #28]
  411d68:	mov	w11, w10
  411d6c:	mov	x12, #0x10                  	// #16
  411d70:	mul	x11, x12, x11
  411d74:	add	x9, x9, x11
  411d78:	ldr	x9, [x9]
  411d7c:	ldur	x11, [x29, #-24]
  411d80:	str	x9, [x11]
  411d84:	ldr	x9, [x8]
  411d88:	ldr	w10, [sp, #28]
  411d8c:	mov	w11, w10
  411d90:	mul	x11, x12, x11
  411d94:	add	x9, x9, x11
  411d98:	ldr	x9, [x9, #8]
  411d9c:	stur	x9, [x29, #-8]
  411da0:	b	411de0 <sqrt@plt+0x102e0>
  411da4:	ldr	w8, [sp, #28]
  411da8:	cbnz	w8, 411dc0 <sqrt@plt+0x102c0>
  411dac:	ldr	x8, [sp, #16]
  411db0:	ldr	w9, [x8, #8]
  411db4:	subs	w9, w9, #0x1
  411db8:	str	w9, [sp, #12]
  411dbc:	b	411dcc <sqrt@plt+0x102cc>
  411dc0:	ldr	w8, [sp, #28]
  411dc4:	subs	w8, w8, #0x1
  411dc8:	str	w8, [sp, #12]
  411dcc:	ldr	w8, [sp, #12]
  411dd0:	str	w8, [sp, #28]
  411dd4:	b	411d0c <sqrt@plt+0x1020c>
  411dd8:	mov	x8, xzr
  411ddc:	stur	x8, [x29, #-8]
  411de0:	ldur	x0, [x29, #-8]
  411de4:	ldp	x29, x30, [sp, #64]
  411de8:	add	sp, sp, #0x50
  411dec:	ret
  411df0:	sub	sp, sp, #0x10
  411df4:	str	x0, [sp, #8]
  411df8:	str	x1, [sp]
  411dfc:	ldr	x8, [sp, #8]
  411e00:	ldr	x9, [sp]
  411e04:	str	x9, [x8]
  411e08:	str	wzr, [x8, #8]
  411e0c:	add	sp, sp, #0x10
  411e10:	ret
  411e14:	sub	sp, sp, #0x40
  411e18:	str	x0, [sp, #48]
  411e1c:	str	x1, [sp, #40]
  411e20:	str	x2, [sp, #32]
  411e24:	ldr	x8, [sp, #48]
  411e28:	ldr	x9, [x8]
  411e2c:	ldr	w10, [x9, #8]
  411e30:	str	w10, [sp, #28]
  411e34:	ldr	x9, [x8]
  411e38:	ldr	x9, [x9]
  411e3c:	str	x9, [sp, #16]
  411e40:	str	x8, [sp, #8]
  411e44:	ldr	x8, [sp, #8]
  411e48:	ldr	w9, [x8, #8]
  411e4c:	ldr	w10, [sp, #28]
  411e50:	cmp	w9, w10
  411e54:	b.cs	411ef0 <sqrt@plt+0x103f0>  // b.hs, b.nlast
  411e58:	ldr	x8, [sp, #16]
  411e5c:	ldr	x9, [sp, #8]
  411e60:	ldr	w10, [x9, #8]
  411e64:	mov	w11, w10
  411e68:	mov	x12, #0x10                  	// #16
  411e6c:	mul	x11, x12, x11
  411e70:	add	x8, x8, x11
  411e74:	ldr	x8, [x8]
  411e78:	cbz	x8, 411edc <sqrt@plt+0x103dc>
  411e7c:	ldr	x8, [sp, #16]
  411e80:	ldr	x9, [sp, #8]
  411e84:	ldr	w10, [x9, #8]
  411e88:	mov	w11, w10
  411e8c:	mov	x12, #0x10                  	// #16
  411e90:	mul	x11, x12, x11
  411e94:	add	x8, x8, x11
  411e98:	ldr	x8, [x8]
  411e9c:	ldr	x11, [sp, #40]
  411ea0:	str	x8, [x11]
  411ea4:	ldr	x8, [sp, #16]
  411ea8:	ldr	w10, [x9, #8]
  411eac:	mov	w11, w10
  411eb0:	mul	x11, x12, x11
  411eb4:	add	x8, x8, x11
  411eb8:	ldr	x8, [x8, #8]
  411ebc:	ldr	x11, [sp, #32]
  411ec0:	str	x8, [x11]
  411ec4:	ldr	w10, [x9, #8]
  411ec8:	mov	w13, #0x1                   	// #1
  411ecc:	add	w10, w10, #0x1
  411ed0:	str	w10, [x9, #8]
  411ed4:	str	w13, [sp, #60]
  411ed8:	b	411ef4 <sqrt@plt+0x103f4>
  411edc:	ldr	x8, [sp, #8]
  411ee0:	ldr	w9, [x8, #8]
  411ee4:	add	w9, w9, #0x1
  411ee8:	str	w9, [x8, #8]
  411eec:	b	411e44 <sqrt@plt+0x10344>
  411ef0:	str	wzr, [sp, #60]
  411ef4:	ldr	w0, [sp, #60]
  411ef8:	add	sp, sp, #0x40
  411efc:	ret
  411f00:	sub	sp, sp, #0x30
  411f04:	stp	x29, x30, [sp, #32]
  411f08:	add	x29, sp, #0x20
  411f0c:	stur	x0, [x29, #-8]
  411f10:	stur	wzr, [x29, #-12]
  411f14:	ldur	w8, [x29, #-12]
  411f18:	mov	w9, w8
  411f1c:	cmp	x9, #0x1b0
  411f20:	b.cs	411f8c <sqrt@plt+0x1048c>  // b.hs, b.nlast
  411f24:	mov	x0, #0x8                   	// #8
  411f28:	bl	401710 <_Znam@plt>
  411f2c:	str	x0, [sp, #8]
  411f30:	ldur	w8, [x29, #-12]
  411f34:	mov	w9, w8
  411f38:	mov	x10, #0x10                  	// #16
  411f3c:	mul	x9, x10, x9
  411f40:	adrp	x11, 42b000 <_Znam@GLIBCXX_3.4>
  411f44:	add	x11, x11, #0x708
  411f48:	add	x9, x11, x9
  411f4c:	ldr	x9, [x9, #8]
  411f50:	ldr	x12, [sp, #8]
  411f54:	str	x9, [x12]
  411f58:	ldur	w8, [x29, #-12]
  411f5c:	mov	w9, w8
  411f60:	mul	x9, x10, x9
  411f64:	add	x9, x11, x9
  411f68:	ldr	x1, [x9]
  411f6c:	ldr	x2, [sp, #8]
  411f70:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  411f74:	add	x0, x0, #0xc8
  411f78:	bl	41169c <sqrt@plt+0xfb9c>
  411f7c:	ldur	w8, [x29, #-12]
  411f80:	add	w8, w8, #0x1
  411f84:	stur	w8, [x29, #-12]
  411f88:	b	411f14 <sqrt@plt+0x10414>
  411f8c:	ldp	x29, x30, [sp, #32]
  411f90:	add	sp, sp, #0x30
  411f94:	ret
  411f98:	sub	sp, sp, #0x30
  411f9c:	stp	x29, x30, [sp, #32]
  411fa0:	add	x29, sp, #0x20
  411fa4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  411fa8:	add	x8, x8, #0xc8
  411fac:	stur	x0, [x29, #-8]
  411fb0:	ldur	x1, [x29, #-8]
  411fb4:	mov	x0, x8
  411fb8:	bl	411b74 <sqrt@plt+0x10074>
  411fbc:	str	x0, [sp, #16]
  411fc0:	ldr	x8, [sp, #16]
  411fc4:	cbz	x8, 411fd8 <sqrt@plt+0x104d8>
  411fc8:	ldr	x8, [sp, #16]
  411fcc:	ldr	x8, [x8]
  411fd0:	str	x8, [sp, #8]
  411fd4:	b	411fe0 <sqrt@plt+0x104e0>
  411fd8:	mov	x8, xzr
  411fdc:	str	x8, [sp, #8]
  411fe0:	ldr	x8, [sp, #8]
  411fe4:	mov	x0, x8
  411fe8:	ldp	x29, x30, [sp, #32]
  411fec:	add	sp, sp, #0x30
  411ff0:	ret
  411ff4:	sub	sp, sp, #0x20
  411ff8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  411ffc:	add	x8, x8, #0xd9
  412000:	add	x8, x8, #0x14
  412004:	str	w0, [sp, #20]
  412008:	str	x8, [sp, #8]
  41200c:	ldr	w9, [sp, #20]
  412010:	cmp	w9, #0x0
  412014:	cset	w9, lt  // lt = tstop
  412018:	tbnz	w9, #0, 412068 <sqrt@plt+0x10568>
  41201c:	ldr	w8, [sp, #20]
  412020:	mov	w9, #0xa                   	// #10
  412024:	sdiv	w10, w8, w9
  412028:	mul	w10, w10, w9
  41202c:	subs	w8, w8, w10
  412030:	add	w8, w8, #0x30
  412034:	ldr	x11, [sp, #8]
  412038:	mov	x12, #0xffffffffffffffff    	// #-1
  41203c:	add	x11, x11, x12
  412040:	str	x11, [sp, #8]
  412044:	strb	w8, [x11]
  412048:	ldr	w8, [sp, #20]
  41204c:	sdiv	w8, w8, w9
  412050:	str	w8, [sp, #20]
  412054:	ldr	w8, [sp, #20]
  412058:	cbnz	w8, 41201c <sqrt@plt+0x1051c>
  41205c:	ldr	x8, [sp, #8]
  412060:	str	x8, [sp, #24]
  412064:	b	4120cc <sqrt@plt+0x105cc>
  412068:	ldr	w8, [sp, #20]
  41206c:	mov	w9, #0xa                   	// #10
  412070:	sdiv	w10, w8, w9
  412074:	mul	w10, w10, w9
  412078:	subs	w8, w8, w10
  41207c:	mov	w10, #0x30                  	// #48
  412080:	subs	w8, w10, w8
  412084:	ldr	x11, [sp, #8]
  412088:	mov	x12, #0xffffffffffffffff    	// #-1
  41208c:	add	x11, x11, x12
  412090:	str	x11, [sp, #8]
  412094:	strb	w8, [x11]
  412098:	ldr	w8, [sp, #20]
  41209c:	sdiv	w8, w8, w9
  4120a0:	str	w8, [sp, #20]
  4120a4:	ldr	w8, [sp, #20]
  4120a8:	cbnz	w8, 412068 <sqrt@plt+0x10568>
  4120ac:	ldr	x8, [sp, #8]
  4120b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4120b4:	add	x8, x8, x9
  4120b8:	str	x8, [sp, #8]
  4120bc:	mov	w10, #0x2d                  	// #45
  4120c0:	strb	w10, [x8]
  4120c4:	ldr	x8, [sp, #8]
  4120c8:	str	x8, [sp, #24]
  4120cc:	ldr	x0, [sp, #24]
  4120d0:	add	sp, sp, #0x20
  4120d4:	ret
  4120d8:	sub	sp, sp, #0x10
  4120dc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  4120e0:	add	x8, x8, #0xee
  4120e4:	add	x8, x8, #0x14
  4120e8:	str	w0, [sp, #12]
  4120ec:	str	x8, [sp]
  4120f0:	ldr	w8, [sp, #12]
  4120f4:	mov	w9, #0xa                   	// #10
  4120f8:	udiv	w10, w8, w9
  4120fc:	mul	w10, w10, w9
  412100:	subs	w8, w8, w10
  412104:	add	w8, w8, #0x30
  412108:	ldr	x11, [sp]
  41210c:	mov	x12, #0xffffffffffffffff    	// #-1
  412110:	add	x11, x11, x12
  412114:	str	x11, [sp]
  412118:	strb	w8, [x11]
  41211c:	ldr	w8, [sp, #12]
  412120:	udiv	w8, w8, w9
  412124:	str	w8, [sp, #12]
  412128:	ldr	w8, [sp, #12]
  41212c:	cbnz	w8, 4120f0 <sqrt@plt+0x105f0>
  412130:	ldr	x0, [sp]
  412134:	add	sp, sp, #0x10
  412138:	ret
  41213c:	sub	sp, sp, #0x10
  412140:	mov	x8, xzr
  412144:	str	x0, [sp, #8]
  412148:	ldr	x9, [sp, #8]
  41214c:	str	x8, [x9]
  412150:	str	x8, [x9, #8]
  412154:	add	sp, sp, #0x10
  412158:	ret
  41215c:	sub	sp, sp, #0x50
  412160:	stp	x29, x30, [sp, #64]
  412164:	add	x29, sp, #0x40
  412168:	mov	w8, #0x11                  	// #17
  41216c:	mov	x9, #0x110                 	// #272
  412170:	stur	x0, [x29, #-8]
  412174:	ldur	x10, [x29, #-8]
  412178:	str	w8, [x10, #8]
  41217c:	mov	x0, x9
  412180:	str	x10, [sp, #32]
  412184:	bl	401710 <_Znam@plt>
  412188:	add	x9, x0, #0x110
  41218c:	mov	x10, x0
  412190:	str	x0, [sp, #24]
  412194:	str	x9, [sp, #16]
  412198:	str	x10, [sp, #8]
  41219c:	ldr	x8, [sp, #8]
  4121a0:	mov	x0, x8
  4121a4:	adrp	x9, 412000 <sqrt@plt+0x10500>
  4121a8:	add	x9, x9, #0x13c
  4121ac:	str	x8, [sp]
  4121b0:	blr	x9
  4121b4:	b	4121b8 <sqrt@plt+0x106b8>
  4121b8:	ldr	x8, [sp]
  4121bc:	add	x9, x8, #0x10
  4121c0:	ldr	x10, [sp, #16]
  4121c4:	cmp	x9, x10
  4121c8:	str	x9, [sp, #8]
  4121cc:	b.ne	41219c <sqrt@plt+0x1069c>  // b.any
  4121d0:	ldr	x8, [sp, #24]
  4121d4:	ldr	x9, [sp, #32]
  4121d8:	str	x8, [x9]
  4121dc:	str	wzr, [x9, #12]
  4121e0:	ldp	x29, x30, [sp, #64]
  4121e4:	add	sp, sp, #0x50
  4121e8:	ret
  4121ec:	stur	x0, [x29, #-16]
  4121f0:	stur	w1, [x29, #-20]
  4121f4:	ldr	x0, [sp, #24]
  4121f8:	bl	401970 <_ZdaPv@plt>
  4121fc:	ldur	x0, [x29, #-16]
  412200:	bl	401a90 <_Unwind_Resume@plt>
  412204:	sub	sp, sp, #0x30
  412208:	stp	x29, x30, [sp, #32]
  41220c:	add	x29, sp, #0x20
  412210:	stur	x0, [x29, #-8]
  412214:	ldur	x8, [x29, #-8]
  412218:	stur	wzr, [x29, #-12]
  41221c:	str	x8, [sp, #8]
  412220:	ldur	w8, [x29, #-12]
  412224:	ldr	x9, [sp, #8]
  412228:	ldr	w10, [x9, #8]
  41222c:	cmp	w8, w10
  412230:	b.cs	412268 <sqrt@plt+0x10768>  // b.hs, b.nlast
  412234:	ldr	x8, [sp, #8]
  412238:	ldr	x9, [x8]
  41223c:	ldur	w10, [x29, #-12]
  412240:	mov	w11, w10
  412244:	mov	x12, #0x10                  	// #16
  412248:	mul	x11, x12, x11
  41224c:	add	x9, x9, x11
  412250:	ldr	x0, [x9]
  412254:	bl	401820 <free@plt>
  412258:	ldur	w8, [x29, #-12]
  41225c:	add	w8, w8, #0x1
  412260:	stur	w8, [x29, #-12]
  412264:	b	412220 <sqrt@plt+0x10720>
  412268:	ldr	x8, [sp, #8]
  41226c:	ldr	x9, [x8]
  412270:	str	x9, [sp]
  412274:	cbz	x9, 412280 <sqrt@plt+0x10780>
  412278:	ldr	x0, [sp]
  41227c:	bl	401970 <_ZdaPv@plt>
  412280:	ldp	x29, x30, [sp, #32]
  412284:	add	sp, sp, #0x30
  412288:	ret
  41228c:	sub	sp, sp, #0xc0
  412290:	stp	x29, x30, [sp, #176]
  412294:	add	x29, sp, #0xb0
  412298:	mov	w8, #0x28                  	// #40
  41229c:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3608>
  4122a0:	add	x9, x9, #0xd89
  4122a4:	stur	x0, [x29, #-16]
  4122a8:	stur	x1, [x29, #-24]
  4122ac:	stur	x2, [x29, #-32]
  4122b0:	ldur	x10, [x29, #-16]
  4122b4:	ldur	x11, [x29, #-24]
  4122b8:	cmp	x11, #0x0
  4122bc:	cset	w12, ne  // ne = any
  4122c0:	and	w0, w12, #0x1
  4122c4:	mov	w1, w8
  4122c8:	mov	x2, x9
  4122cc:	str	x10, [sp, #72]
  4122d0:	bl	4094ec <sqrt@plt+0x79ec>
  4122d4:	ldur	x0, [x29, #-24]
  4122d8:	bl	413dac <_ZdlPvm@@Base+0x3b4>
  4122dc:	stur	x0, [x29, #-40]
  4122e0:	ldur	x9, [x29, #-40]
  4122e4:	ldr	x10, [sp, #72]
  4122e8:	ldr	w8, [x10, #8]
  4122ec:	mov	w11, w8
  4122f0:	udiv	x13, x9, x11
  4122f4:	mul	x11, x13, x11
  4122f8:	subs	x9, x9, x11
  4122fc:	stur	w9, [x29, #-44]
  412300:	ldr	x8, [sp, #72]
  412304:	ldr	x9, [x8]
  412308:	ldur	w10, [x29, #-44]
  41230c:	mov	w11, w10
  412310:	mov	x12, #0x10                  	// #16
  412314:	mul	x11, x12, x11
  412318:	add	x9, x9, x11
  41231c:	ldr	x9, [x9]
  412320:	cbz	x9, 4123c8 <sqrt@plt+0x108c8>
  412324:	ldr	x8, [sp, #72]
  412328:	ldr	x9, [x8]
  41232c:	ldur	w10, [x29, #-44]
  412330:	mov	w11, w10
  412334:	mov	x12, #0x10                  	// #16
  412338:	mul	x11, x12, x11
  41233c:	add	x9, x9, x11
  412340:	ldr	x0, [x9]
  412344:	ldur	x1, [x29, #-24]
  412348:	bl	4019b0 <strcmp@plt>
  41234c:	cbnz	w0, 412394 <sqrt@plt+0x10894>
  412350:	ldur	x8, [x29, #-32]
  412354:	ldr	x9, [sp, #72]
  412358:	ldr	x10, [x9]
  41235c:	ldur	w11, [x29, #-44]
  412360:	mov	w12, w11
  412364:	mov	x13, #0x10                  	// #16
  412368:	mul	x12, x13, x12
  41236c:	add	x10, x10, x12
  412370:	str	x8, [x10, #8]
  412374:	ldr	x8, [x9]
  412378:	ldur	w11, [x29, #-44]
  41237c:	mov	w10, w11
  412380:	mul	x10, x13, x10
  412384:	add	x8, x8, x10
  412388:	ldr	x8, [x8]
  41238c:	stur	x8, [x29, #-8]
  412390:	b	41274c <sqrt@plt+0x10c4c>
  412394:	ldur	w8, [x29, #-44]
  412398:	cbnz	w8, 4123b0 <sqrt@plt+0x108b0>
  41239c:	ldr	x8, [sp, #72]
  4123a0:	ldr	w9, [x8, #8]
  4123a4:	subs	w9, w9, #0x1
  4123a8:	str	w9, [sp, #68]
  4123ac:	b	4123bc <sqrt@plt+0x108bc>
  4123b0:	ldur	w8, [x29, #-44]
  4123b4:	subs	w8, w8, #0x1
  4123b8:	str	w8, [sp, #68]
  4123bc:	ldr	w8, [sp, #68]
  4123c0:	stur	w8, [x29, #-44]
  4123c4:	b	412300 <sqrt@plt+0x10800>
  4123c8:	ldur	x8, [x29, #-32]
  4123cc:	cbnz	x8, 4123dc <sqrt@plt+0x108dc>
  4123d0:	mov	x8, xzr
  4123d4:	stur	x8, [x29, #-8]
  4123d8:	b	41274c <sqrt@plt+0x10c4c>
  4123dc:	ldr	x8, [sp, #72]
  4123e0:	ldr	w9, [x8, #12]
  4123e4:	mov	w10, #0x4                   	// #4
  4123e8:	mul	w9, w9, w10
  4123ec:	ldr	w10, [x8, #8]
  4123f0:	mov	w11, #0x1                   	// #1
  4123f4:	mul	w10, w10, w11
  4123f8:	cmp	w9, w10
  4123fc:	b.cc	4126d8 <sqrt@plt+0x10bd8>  // b.lo, b.ul, b.last
  412400:	ldr	x8, [sp, #72]
  412404:	ldr	x9, [x8]
  412408:	stur	x9, [x29, #-56]
  41240c:	ldr	w10, [x8, #8]
  412410:	stur	w10, [x29, #-60]
  412414:	ldr	w0, [x8, #8]
  412418:	bl	413e5c <_ZdlPvm@@Base+0x464>
  41241c:	ldr	x8, [sp, #72]
  412420:	str	w0, [x8, #8]
  412424:	ldr	w10, [x8, #8]
  412428:	mov	w9, w10
  41242c:	mov	x11, #0x10                  	// #16
  412430:	mul	x12, x9, x11
  412434:	umulh	x11, x9, x11
  412438:	mov	x13, #0xffffffffffffffff    	// #-1
  41243c:	cmp	x11, #0x0
  412440:	csel	x0, x13, x12, ne  // ne = any
  412444:	str	x9, [sp, #56]
  412448:	bl	401710 <_Znam@plt>
  41244c:	ldr	x8, [sp, #56]
  412450:	str	x0, [sp, #48]
  412454:	cbz	x8, 4124a8 <sqrt@plt+0x109a8>
  412458:	mov	x8, #0x10                  	// #16
  41245c:	ldr	x9, [sp, #56]
  412460:	mul	x8, x8, x9
  412464:	ldr	x10, [sp, #48]
  412468:	add	x8, x10, x8
  41246c:	str	x8, [sp, #40]
  412470:	str	x10, [sp, #32]
  412474:	ldr	x8, [sp, #32]
  412478:	mov	x0, x8
  41247c:	adrp	x9, 412000 <sqrt@plt+0x10500>
  412480:	add	x9, x9, #0x13c
  412484:	str	x8, [sp, #24]
  412488:	blr	x9
  41248c:	b	412490 <sqrt@plt+0x10990>
  412490:	ldr	x8, [sp, #24]
  412494:	add	x9, x8, #0x10
  412498:	ldr	x10, [sp, #40]
  41249c:	cmp	x9, x10
  4124a0:	str	x9, [sp, #32]
  4124a4:	b.ne	412474 <sqrt@plt+0x10974>  // b.any
  4124a8:	ldr	x8, [sp, #48]
  4124ac:	ldr	x9, [sp, #72]
  4124b0:	str	x8, [x9]
  4124b4:	stur	wzr, [x29, #-80]
  4124b8:	ldur	w8, [x29, #-80]
  4124bc:	ldur	w9, [x29, #-60]
  4124c0:	cmp	w8, w9
  4124c4:	b.cs	41264c <sqrt@plt+0x10b4c>  // b.hs, b.nlast
  4124c8:	ldur	x8, [x29, #-56]
  4124cc:	ldur	w9, [x29, #-80]
  4124d0:	mov	w10, w9
  4124d4:	mov	x11, #0x10                  	// #16
  4124d8:	mul	x10, x11, x10
  4124dc:	add	x8, x8, x10
  4124e0:	ldr	x8, [x8]
  4124e4:	cbz	x8, 41263c <sqrt@plt+0x10b3c>
  4124e8:	ldur	x8, [x29, #-56]
  4124ec:	ldur	w9, [x29, #-80]
  4124f0:	mov	w10, w9
  4124f4:	mov	x11, #0x10                  	// #16
  4124f8:	mul	x10, x11, x10
  4124fc:	add	x8, x8, x10
  412500:	ldr	x8, [x8, #8]
  412504:	cbnz	x8, 412540 <sqrt@plt+0x10a40>
  412508:	ldur	x8, [x29, #-56]
  41250c:	ldur	w9, [x29, #-80]
  412510:	mov	w10, w9
  412514:	mov	x11, #0x10                  	// #16
  412518:	mul	x10, x11, x10
  41251c:	add	x8, x8, x10
  412520:	ldr	x0, [x8]
  412524:	bl	401820 <free@plt>
  412528:	b	41263c <sqrt@plt+0x10b3c>
  41252c:	stur	x0, [x29, #-72]
  412530:	stur	w1, [x29, #-76]
  412534:	ldr	x0, [sp, #48]
  412538:	bl	401970 <_ZdaPv@plt>
  41253c:	b	41275c <sqrt@plt+0x10c5c>
  412540:	ldur	x8, [x29, #-56]
  412544:	ldur	w9, [x29, #-80]
  412548:	mov	w10, w9
  41254c:	mov	x11, #0x10                  	// #16
  412550:	mul	x10, x11, x10
  412554:	add	x8, x8, x10
  412558:	ldr	x0, [x8]
  41255c:	bl	413dac <_ZdlPvm@@Base+0x3b4>
  412560:	ldr	x8, [sp, #72]
  412564:	ldr	w9, [x8, #8]
  412568:	mov	w10, w9
  41256c:	udiv	x11, x0, x10
  412570:	mul	x10, x11, x10
  412574:	subs	x10, x0, x10
  412578:	stur	w10, [x29, #-84]
  41257c:	ldr	x8, [sp, #72]
  412580:	ldr	x9, [x8]
  412584:	ldur	w10, [x29, #-84]
  412588:	mov	w11, w10
  41258c:	mov	x12, #0x10                  	// #16
  412590:	mul	x11, x12, x11
  412594:	add	x9, x9, x11
  412598:	ldr	x9, [x9]
  41259c:	cbz	x9, 4125d4 <sqrt@plt+0x10ad4>
  4125a0:	ldur	w8, [x29, #-84]
  4125a4:	cbnz	w8, 4125bc <sqrt@plt+0x10abc>
  4125a8:	ldr	x8, [sp, #72]
  4125ac:	ldr	w9, [x8, #8]
  4125b0:	subs	w9, w9, #0x1
  4125b4:	str	w9, [sp, #20]
  4125b8:	b	4125c8 <sqrt@plt+0x10ac8>
  4125bc:	ldur	w8, [x29, #-84]
  4125c0:	subs	w8, w8, #0x1
  4125c4:	str	w8, [sp, #20]
  4125c8:	ldr	w8, [sp, #20]
  4125cc:	stur	w8, [x29, #-84]
  4125d0:	b	41257c <sqrt@plt+0x10a7c>
  4125d4:	ldur	x8, [x29, #-56]
  4125d8:	ldur	w9, [x29, #-80]
  4125dc:	mov	w10, w9
  4125e0:	mov	x11, #0x10                  	// #16
  4125e4:	mul	x10, x11, x10
  4125e8:	add	x8, x8, x10
  4125ec:	ldr	x8, [x8]
  4125f0:	ldr	x10, [sp, #72]
  4125f4:	ldr	x12, [x10]
  4125f8:	ldur	w9, [x29, #-84]
  4125fc:	mov	w13, w9
  412600:	mul	x13, x11, x13
  412604:	add	x12, x12, x13
  412608:	str	x8, [x12]
  41260c:	ldur	x8, [x29, #-56]
  412610:	ldur	w9, [x29, #-80]
  412614:	mov	w12, w9
  412618:	mul	x12, x11, x12
  41261c:	add	x8, x8, x12
  412620:	ldr	x8, [x8, #8]
  412624:	ldr	x12, [x10]
  412628:	ldur	w9, [x29, #-84]
  41262c:	mov	w13, w9
  412630:	mul	x11, x11, x13
  412634:	add	x11, x12, x11
  412638:	str	x8, [x11, #8]
  41263c:	ldur	w8, [x29, #-80]
  412640:	add	w8, w8, #0x1
  412644:	stur	w8, [x29, #-80]
  412648:	b	4124b8 <sqrt@plt+0x109b8>
  41264c:	ldur	x8, [x29, #-40]
  412650:	ldr	x9, [sp, #72]
  412654:	ldr	w10, [x9, #8]
  412658:	mov	w11, w10
  41265c:	udiv	x12, x8, x11
  412660:	mul	x11, x12, x11
  412664:	subs	x8, x8, x11
  412668:	stur	w8, [x29, #-44]
  41266c:	ldr	x8, [sp, #72]
  412670:	ldr	x9, [x8]
  412674:	ldur	w10, [x29, #-44]
  412678:	mov	w11, w10
  41267c:	mov	x12, #0x10                  	// #16
  412680:	mul	x11, x12, x11
  412684:	add	x9, x9, x11
  412688:	ldr	x9, [x9]
  41268c:	cbz	x9, 4126c4 <sqrt@plt+0x10bc4>
  412690:	ldur	w8, [x29, #-44]
  412694:	cbnz	w8, 4126ac <sqrt@plt+0x10bac>
  412698:	ldr	x8, [sp, #72]
  41269c:	ldr	w9, [x8, #8]
  4126a0:	subs	w9, w9, #0x1
  4126a4:	str	w9, [sp, #16]
  4126a8:	b	4126b8 <sqrt@plt+0x10bb8>
  4126ac:	ldur	w8, [x29, #-44]
  4126b0:	subs	w8, w8, #0x1
  4126b4:	str	w8, [sp, #16]
  4126b8:	ldr	w8, [sp, #16]
  4126bc:	stur	w8, [x29, #-44]
  4126c0:	b	41266c <sqrt@plt+0x10b6c>
  4126c4:	ldur	x8, [x29, #-56]
  4126c8:	str	x8, [sp, #8]
  4126cc:	cbz	x8, 4126d8 <sqrt@plt+0x10bd8>
  4126d0:	ldr	x0, [sp, #8]
  4126d4:	bl	401970 <_ZdaPv@plt>
  4126d8:	ldur	x0, [x29, #-24]
  4126dc:	bl	401780 <strlen@plt>
  4126e0:	add	x0, x0, #0x1
  4126e4:	bl	4019f0 <malloc@plt>
  4126e8:	str	x0, [sp, #80]
  4126ec:	ldr	x0, [sp, #80]
  4126f0:	ldur	x1, [x29, #-24]
  4126f4:	bl	401850 <strcpy@plt>
  4126f8:	ldr	x8, [sp, #80]
  4126fc:	ldr	x9, [sp, #72]
  412700:	ldr	x10, [x9]
  412704:	ldur	w11, [x29, #-44]
  412708:	mov	w12, w11
  41270c:	mov	x13, #0x10                  	// #16
  412710:	mul	x12, x13, x12
  412714:	add	x10, x10, x12
  412718:	str	x8, [x10]
  41271c:	ldur	x8, [x29, #-32]
  412720:	ldr	x10, [x9]
  412724:	ldur	w11, [x29, #-44]
  412728:	mov	w12, w11
  41272c:	mul	x12, x13, x12
  412730:	add	x10, x10, x12
  412734:	str	x8, [x10, #8]
  412738:	ldr	w11, [x9, #12]
  41273c:	add	w11, w11, #0x1
  412740:	str	w11, [x9, #12]
  412744:	ldr	x8, [sp, #80]
  412748:	stur	x8, [x29, #-8]
  41274c:	ldur	x0, [x29, #-8]
  412750:	ldp	x29, x30, [sp, #176]
  412754:	add	sp, sp, #0xc0
  412758:	ret
  41275c:	ldur	x0, [x29, #-72]
  412760:	bl	401a90 <_Unwind_Resume@plt>
  412764:	sub	sp, sp, #0x40
  412768:	stp	x29, x30, [sp, #48]
  41276c:	add	x29, sp, #0x30
  412770:	mov	w8, #0x28                  	// #40
  412774:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3608>
  412778:	add	x2, x2, #0xd89
  41277c:	stur	x0, [x29, #-16]
  412780:	str	x1, [sp, #24]
  412784:	ldur	x9, [x29, #-16]
  412788:	ldr	x10, [sp, #24]
  41278c:	cmp	x10, #0x0
  412790:	cset	w11, ne  // ne = any
  412794:	and	w0, w11, #0x1
  412798:	mov	w1, w8
  41279c:	str	x9, [sp, #8]
  4127a0:	bl	4094ec <sqrt@plt+0x79ec>
  4127a4:	ldr	x0, [sp, #24]
  4127a8:	bl	413dac <_ZdlPvm@@Base+0x3b4>
  4127ac:	ldr	x9, [sp, #8]
  4127b0:	ldr	w8, [x9, #8]
  4127b4:	mov	w10, w8
  4127b8:	udiv	x12, x0, x10
  4127bc:	mul	x10, x12, x10
  4127c0:	subs	x10, x0, x10
  4127c4:	str	w10, [sp, #20]
  4127c8:	ldr	x8, [sp, #8]
  4127cc:	ldr	x9, [x8]
  4127d0:	ldr	w10, [sp, #20]
  4127d4:	mov	w11, w10
  4127d8:	mov	x12, #0x10                  	// #16
  4127dc:	mul	x11, x12, x11
  4127e0:	add	x9, x9, x11
  4127e4:	ldr	x9, [x9]
  4127e8:	cbz	x9, 412874 <sqrt@plt+0x10d74>
  4127ec:	ldr	x8, [sp, #8]
  4127f0:	ldr	x9, [x8]
  4127f4:	ldr	w10, [sp, #20]
  4127f8:	mov	w11, w10
  4127fc:	mov	x12, #0x10                  	// #16
  412800:	mul	x11, x12, x11
  412804:	add	x9, x9, x11
  412808:	ldr	x0, [x9]
  41280c:	ldr	x1, [sp, #24]
  412810:	bl	4019b0 <strcmp@plt>
  412814:	cbnz	w0, 412840 <sqrt@plt+0x10d40>
  412818:	ldr	x8, [sp, #8]
  41281c:	ldr	x9, [x8]
  412820:	ldr	w10, [sp, #20]
  412824:	mov	w11, w10
  412828:	mov	x12, #0x10                  	// #16
  41282c:	mul	x11, x12, x11
  412830:	add	x9, x9, x11
  412834:	ldr	x9, [x9, #8]
  412838:	stur	x9, [x29, #-8]
  41283c:	b	41287c <sqrt@plt+0x10d7c>
  412840:	ldr	w8, [sp, #20]
  412844:	cbnz	w8, 41285c <sqrt@plt+0x10d5c>
  412848:	ldr	x8, [sp, #8]
  41284c:	ldr	w9, [x8, #8]
  412850:	subs	w9, w9, #0x1
  412854:	str	w9, [sp, #4]
  412858:	b	412868 <sqrt@plt+0x10d68>
  41285c:	ldr	w8, [sp, #20]
  412860:	subs	w8, w8, #0x1
  412864:	str	w8, [sp, #4]
  412868:	ldr	w8, [sp, #4]
  41286c:	str	w8, [sp, #20]
  412870:	b	4127c8 <sqrt@plt+0x10cc8>
  412874:	mov	x8, xzr
  412878:	stur	x8, [x29, #-8]
  41287c:	ldur	x0, [x29, #-8]
  412880:	ldp	x29, x30, [sp, #48]
  412884:	add	sp, sp, #0x40
  412888:	ret
  41288c:	sub	sp, sp, #0x50
  412890:	stp	x29, x30, [sp, #64]
  412894:	add	x29, sp, #0x40
  412898:	mov	w8, #0x28                  	// #40
  41289c:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3608>
  4128a0:	add	x2, x2, #0xd89
  4128a4:	stur	x0, [x29, #-16]
  4128a8:	stur	x1, [x29, #-24]
  4128ac:	ldur	x9, [x29, #-16]
  4128b0:	ldur	x10, [x29, #-24]
  4128b4:	ldr	x10, [x10]
  4128b8:	str	x10, [sp, #32]
  4128bc:	ldr	x10, [sp, #32]
  4128c0:	cmp	x10, #0x0
  4128c4:	cset	w11, ne  // ne = any
  4128c8:	and	w0, w11, #0x1
  4128cc:	mov	w1, w8
  4128d0:	str	x9, [sp, #16]
  4128d4:	bl	4094ec <sqrt@plt+0x79ec>
  4128d8:	ldr	x0, [sp, #32]
  4128dc:	bl	413dac <_ZdlPvm@@Base+0x3b4>
  4128e0:	ldr	x9, [sp, #16]
  4128e4:	ldr	w8, [x9, #8]
  4128e8:	mov	w10, w8
  4128ec:	udiv	x12, x0, x10
  4128f0:	mul	x10, x12, x10
  4128f4:	subs	x10, x0, x10
  4128f8:	str	w10, [sp, #28]
  4128fc:	ldr	x8, [sp, #16]
  412900:	ldr	x9, [x8]
  412904:	ldr	w10, [sp, #28]
  412908:	mov	w11, w10
  41290c:	mov	x12, #0x10                  	// #16
  412910:	mul	x11, x12, x11
  412914:	add	x9, x9, x11
  412918:	ldr	x9, [x9]
  41291c:	cbz	x9, 4129c8 <sqrt@plt+0x10ec8>
  412920:	ldr	x8, [sp, #16]
  412924:	ldr	x9, [x8]
  412928:	ldr	w10, [sp, #28]
  41292c:	mov	w11, w10
  412930:	mov	x12, #0x10                  	// #16
  412934:	mul	x11, x12, x11
  412938:	add	x9, x9, x11
  41293c:	ldr	x0, [x9]
  412940:	ldr	x1, [sp, #32]
  412944:	bl	4019b0 <strcmp@plt>
  412948:	cbnz	w0, 412994 <sqrt@plt+0x10e94>
  41294c:	ldr	x8, [sp, #16]
  412950:	ldr	x9, [x8]
  412954:	ldr	w10, [sp, #28]
  412958:	mov	w11, w10
  41295c:	mov	x12, #0x10                  	// #16
  412960:	mul	x11, x12, x11
  412964:	add	x9, x9, x11
  412968:	ldr	x9, [x9]
  41296c:	ldur	x11, [x29, #-24]
  412970:	str	x9, [x11]
  412974:	ldr	x9, [x8]
  412978:	ldr	w10, [sp, #28]
  41297c:	mov	w11, w10
  412980:	mul	x11, x12, x11
  412984:	add	x9, x9, x11
  412988:	ldr	x9, [x9, #8]
  41298c:	stur	x9, [x29, #-8]
  412990:	b	4129d0 <sqrt@plt+0x10ed0>
  412994:	ldr	w8, [sp, #28]
  412998:	cbnz	w8, 4129b0 <sqrt@plt+0x10eb0>
  41299c:	ldr	x8, [sp, #16]
  4129a0:	ldr	w9, [x8, #8]
  4129a4:	subs	w9, w9, #0x1
  4129a8:	str	w9, [sp, #12]
  4129ac:	b	4129bc <sqrt@plt+0x10ebc>
  4129b0:	ldr	w8, [sp, #28]
  4129b4:	subs	w8, w8, #0x1
  4129b8:	str	w8, [sp, #12]
  4129bc:	ldr	w8, [sp, #12]
  4129c0:	str	w8, [sp, #28]
  4129c4:	b	4128fc <sqrt@plt+0x10dfc>
  4129c8:	mov	x8, xzr
  4129cc:	stur	x8, [x29, #-8]
  4129d0:	ldur	x0, [x29, #-8]
  4129d4:	ldp	x29, x30, [sp, #64]
  4129d8:	add	sp, sp, #0x50
  4129dc:	ret
  4129e0:	sub	sp, sp, #0x10
  4129e4:	str	x0, [sp, #8]
  4129e8:	str	x1, [sp]
  4129ec:	ldr	x8, [sp, #8]
  4129f0:	ldr	x9, [sp]
  4129f4:	str	x9, [x8]
  4129f8:	str	wzr, [x8, #8]
  4129fc:	add	sp, sp, #0x10
  412a00:	ret
  412a04:	sub	sp, sp, #0x40
  412a08:	str	x0, [sp, #48]
  412a0c:	str	x1, [sp, #40]
  412a10:	str	x2, [sp, #32]
  412a14:	ldr	x8, [sp, #48]
  412a18:	ldr	x9, [x8]
  412a1c:	ldr	w10, [x9, #8]
  412a20:	str	w10, [sp, #28]
  412a24:	ldr	x9, [x8]
  412a28:	ldr	x9, [x9]
  412a2c:	str	x9, [sp, #16]
  412a30:	str	x8, [sp, #8]
  412a34:	ldr	x8, [sp, #8]
  412a38:	ldr	w9, [x8, #8]
  412a3c:	ldr	w10, [sp, #28]
  412a40:	cmp	w9, w10
  412a44:	b.cs	412ae0 <sqrt@plt+0x10fe0>  // b.hs, b.nlast
  412a48:	ldr	x8, [sp, #16]
  412a4c:	ldr	x9, [sp, #8]
  412a50:	ldr	w10, [x9, #8]
  412a54:	mov	w11, w10
  412a58:	mov	x12, #0x10                  	// #16
  412a5c:	mul	x11, x12, x11
  412a60:	add	x8, x8, x11
  412a64:	ldr	x8, [x8]
  412a68:	cbz	x8, 412acc <sqrt@plt+0x10fcc>
  412a6c:	ldr	x8, [sp, #16]
  412a70:	ldr	x9, [sp, #8]
  412a74:	ldr	w10, [x9, #8]
  412a78:	mov	w11, w10
  412a7c:	mov	x12, #0x10                  	// #16
  412a80:	mul	x11, x12, x11
  412a84:	add	x8, x8, x11
  412a88:	ldr	x8, [x8]
  412a8c:	ldr	x11, [sp, #40]
  412a90:	str	x8, [x11]
  412a94:	ldr	x8, [sp, #16]
  412a98:	ldr	w10, [x9, #8]
  412a9c:	mov	w11, w10
  412aa0:	mul	x11, x12, x11
  412aa4:	add	x8, x8, x11
  412aa8:	ldr	x8, [x8, #8]
  412aac:	ldr	x11, [sp, #32]
  412ab0:	str	x8, [x11]
  412ab4:	ldr	w10, [x9, #8]
  412ab8:	mov	w13, #0x1                   	// #1
  412abc:	add	w10, w10, #0x1
  412ac0:	str	w10, [x9, #8]
  412ac4:	str	w13, [sp, #60]
  412ac8:	b	412ae4 <sqrt@plt+0x10fe4>
  412acc:	ldr	x8, [sp, #8]
  412ad0:	ldr	w9, [x8, #8]
  412ad4:	add	w9, w9, #0x1
  412ad8:	str	w9, [x8, #8]
  412adc:	b	412a34 <sqrt@plt+0x10f34>
  412ae0:	str	wzr, [sp, #60]
  412ae4:	ldr	w0, [sp, #60]
  412ae8:	add	sp, sp, #0x40
  412aec:	ret
  412af0:	sub	sp, sp, #0x10
  412af4:	mov	w8, #0xffffffff            	// #-1
  412af8:	mov	x9, xzr
  412afc:	str	x0, [sp, #8]
  412b00:	ldr	x10, [sp, #8]
  412b04:	str	w8, [x10]
  412b08:	str	x9, [x10, #8]
  412b0c:	add	sp, sp, #0x10
  412b10:	ret
  412b14:	sub	sp, sp, #0x50
  412b18:	stp	x29, x30, [sp, #64]
  412b1c:	add	x29, sp, #0x40
  412b20:	mov	w8, #0x11                  	// #17
  412b24:	mov	x9, #0x110                 	// #272
  412b28:	stur	x0, [x29, #-8]
  412b2c:	ldur	x10, [x29, #-8]
  412b30:	str	w8, [x10, #8]
  412b34:	mov	x0, x9
  412b38:	str	x10, [sp, #32]
  412b3c:	bl	401710 <_Znam@plt>
  412b40:	add	x9, x0, #0x110
  412b44:	mov	x10, x0
  412b48:	str	x0, [sp, #24]
  412b4c:	str	x9, [sp, #16]
  412b50:	str	x10, [sp, #8]
  412b54:	ldr	x8, [sp, #8]
  412b58:	mov	x0, x8
  412b5c:	adrp	x9, 412000 <sqrt@plt+0x10500>
  412b60:	add	x9, x9, #0xaf0
  412b64:	str	x8, [sp]
  412b68:	blr	x9
  412b6c:	b	412b70 <sqrt@plt+0x11070>
  412b70:	ldr	x8, [sp]
  412b74:	add	x9, x8, #0x10
  412b78:	ldr	x10, [sp, #16]
  412b7c:	cmp	x9, x10
  412b80:	str	x9, [sp, #8]
  412b84:	b.ne	412b54 <sqrt@plt+0x11054>  // b.any
  412b88:	ldr	x8, [sp, #24]
  412b8c:	ldr	x9, [sp, #32]
  412b90:	str	x8, [x9]
  412b94:	str	wzr, [x9, #12]
  412b98:	ldp	x29, x30, [sp, #64]
  412b9c:	add	sp, sp, #0x50
  412ba0:	ret
  412ba4:	stur	x0, [x29, #-16]
  412ba8:	stur	w1, [x29, #-20]
  412bac:	ldr	x0, [sp, #24]
  412bb0:	bl	401970 <_ZdaPv@plt>
  412bb4:	ldur	x0, [x29, #-16]
  412bb8:	bl	401a90 <_Unwind_Resume@plt>
  412bbc:	sub	sp, sp, #0x40
  412bc0:	stp	x29, x30, [sp, #48]
  412bc4:	add	x29, sp, #0x30
  412bc8:	stur	x0, [x29, #-8]
  412bcc:	ldur	x8, [x29, #-8]
  412bd0:	stur	wzr, [x29, #-12]
  412bd4:	str	x8, [sp, #24]
  412bd8:	ldur	w8, [x29, #-12]
  412bdc:	ldr	x9, [sp, #24]
  412be0:	ldr	w10, [x9, #8]
  412be4:	cmp	w8, w10
  412be8:	b.cs	412c2c <sqrt@plt+0x1112c>  // b.hs, b.nlast
  412bec:	ldr	x8, [sp, #24]
  412bf0:	ldr	x9, [x8]
  412bf4:	ldur	w10, [x29, #-12]
  412bf8:	mov	w11, w10
  412bfc:	mov	x12, #0x10                  	// #16
  412c00:	mul	x11, x12, x11
  412c04:	add	x9, x9, x11
  412c08:	ldr	x9, [x9, #8]
  412c0c:	str	x9, [sp, #16]
  412c10:	cbz	x9, 412c1c <sqrt@plt+0x1111c>
  412c14:	ldr	x0, [sp, #16]
  412c18:	bl	401970 <_ZdaPv@plt>
  412c1c:	ldur	w8, [x29, #-12]
  412c20:	add	w8, w8, #0x1
  412c24:	stur	w8, [x29, #-12]
  412c28:	b	412bd8 <sqrt@plt+0x110d8>
  412c2c:	ldr	x8, [sp, #24]
  412c30:	ldr	x9, [x8]
  412c34:	str	x9, [sp, #8]
  412c38:	cbz	x9, 412c44 <sqrt@plt+0x11144>
  412c3c:	ldr	x0, [sp, #8]
  412c40:	bl	401970 <_ZdaPv@plt>
  412c44:	ldp	x29, x30, [sp, #48]
  412c48:	add	sp, sp, #0x40
  412c4c:	ret
  412c50:	sub	sp, sp, #0xb0
  412c54:	stp	x29, x30, [sp, #160]
  412c58:	add	x29, sp, #0xa0
  412c5c:	mov	w8, #0x2c                  	// #44
  412c60:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3608>
  412c64:	add	x9, x9, #0xd89
  412c68:	stur	x0, [x29, #-8]
  412c6c:	stur	w1, [x29, #-12]
  412c70:	stur	x2, [x29, #-24]
  412c74:	ldur	x10, [x29, #-8]
  412c78:	ldur	w11, [x29, #-12]
  412c7c:	cmp	w11, #0x0
  412c80:	cset	w11, ge  // ge = tcont
  412c84:	and	w0, w11, #0x1
  412c88:	mov	w1, w8
  412c8c:	mov	x2, x9
  412c90:	str	x10, [sp, #80]
  412c94:	bl	4094ec <sqrt@plt+0x79ec>
  412c98:	ldur	w8, [x29, #-12]
  412c9c:	stur	w8, [x29, #-28]
  412ca0:	ldur	w8, [x29, #-28]
  412ca4:	ldr	x9, [sp, #80]
  412ca8:	ldr	w11, [x9, #8]
  412cac:	udiv	w12, w8, w11
  412cb0:	mul	w11, w12, w11
  412cb4:	subs	w8, w8, w11
  412cb8:	stur	w8, [x29, #-32]
  412cbc:	ldr	x8, [sp, #80]
  412cc0:	ldr	x9, [x8]
  412cc4:	ldur	w10, [x29, #-32]
  412cc8:	mov	w11, w10
  412ccc:	mov	x12, #0x10                  	// #16
  412cd0:	mul	x11, x12, x11
  412cd4:	ldr	w10, [x9, x11]
  412cd8:	cmp	w10, #0x0
  412cdc:	cset	w10, lt  // lt = tstop
  412ce0:	tbnz	w10, #0, 412d98 <sqrt@plt+0x11298>
  412ce4:	ldr	x8, [sp, #80]
  412ce8:	ldr	x9, [x8]
  412cec:	ldur	w10, [x29, #-32]
  412cf0:	mov	w11, w10
  412cf4:	mov	x12, #0x10                  	// #16
  412cf8:	mul	x11, x12, x11
  412cfc:	ldr	w10, [x9, x11]
  412d00:	ldur	w13, [x29, #-12]
  412d04:	cmp	w10, w13
  412d08:	b.ne	412d64 <sqrt@plt+0x11264>  // b.any
  412d0c:	ldr	x8, [sp, #80]
  412d10:	ldr	x9, [x8]
  412d14:	ldur	w10, [x29, #-32]
  412d18:	mov	w11, w10
  412d1c:	mov	x12, #0x10                  	// #16
  412d20:	mul	x11, x12, x11
  412d24:	add	x9, x9, x11
  412d28:	ldr	x9, [x9, #8]
  412d2c:	str	x9, [sp, #72]
  412d30:	cbz	x9, 412d3c <sqrt@plt+0x1123c>
  412d34:	ldr	x0, [sp, #72]
  412d38:	bl	401970 <_ZdaPv@plt>
  412d3c:	ldur	x8, [x29, #-24]
  412d40:	ldr	x9, [sp, #80]
  412d44:	ldr	x10, [x9]
  412d48:	ldur	w11, [x29, #-32]
  412d4c:	mov	w12, w11
  412d50:	mov	x13, #0x10                  	// #16
  412d54:	mul	x12, x13, x12
  412d58:	add	x10, x10, x12
  412d5c:	str	x8, [x10, #8]
  412d60:	b	4130b8 <sqrt@plt+0x115b8>
  412d64:	ldur	w8, [x29, #-32]
  412d68:	cbnz	w8, 412d80 <sqrt@plt+0x11280>
  412d6c:	ldr	x8, [sp, #80]
  412d70:	ldr	w9, [x8, #8]
  412d74:	subs	w9, w9, #0x1
  412d78:	str	w9, [sp, #68]
  412d7c:	b	412d8c <sqrt@plt+0x1128c>
  412d80:	ldur	w8, [x29, #-32]
  412d84:	subs	w8, w8, #0x1
  412d88:	str	w8, [sp, #68]
  412d8c:	ldr	w8, [sp, #68]
  412d90:	stur	w8, [x29, #-32]
  412d94:	b	412cbc <sqrt@plt+0x111bc>
  412d98:	ldur	x8, [x29, #-24]
  412d9c:	cbnz	x8, 412da4 <sqrt@plt+0x112a4>
  412da0:	b	4130b8 <sqrt@plt+0x115b8>
  412da4:	ldr	x8, [sp, #80]
  412da8:	ldr	w9, [x8, #12]
  412dac:	mov	w10, #0x3                   	// #3
  412db0:	mul	w9, w9, w10
  412db4:	ldr	w10, [x8, #8]
  412db8:	mov	w11, #0x2                   	// #2
  412dbc:	mul	w10, w10, w11
  412dc0:	cmp	w9, w10
  412dc4:	b.cc	413070 <sqrt@plt+0x11570>  // b.lo, b.ul, b.last
  412dc8:	ldr	x8, [sp, #80]
  412dcc:	ldr	x9, [x8]
  412dd0:	stur	x9, [x29, #-40]
  412dd4:	ldr	w10, [x8, #8]
  412dd8:	stur	w10, [x29, #-44]
  412ddc:	ldr	w0, [x8, #8]
  412de0:	bl	413e5c <_ZdlPvm@@Base+0x464>
  412de4:	ldr	x8, [sp, #80]
  412de8:	str	w0, [x8, #8]
  412dec:	ldr	w10, [x8, #8]
  412df0:	mov	w9, w10
  412df4:	mov	x11, #0x10                  	// #16
  412df8:	mul	x12, x9, x11
  412dfc:	umulh	x11, x9, x11
  412e00:	mov	x13, #0xffffffffffffffff    	// #-1
  412e04:	cmp	x11, #0x0
  412e08:	csel	x0, x13, x12, ne  // ne = any
  412e0c:	str	x9, [sp, #56]
  412e10:	bl	401710 <_Znam@plt>
  412e14:	ldr	x8, [sp, #56]
  412e18:	str	x0, [sp, #48]
  412e1c:	cbz	x8, 412e70 <sqrt@plt+0x11370>
  412e20:	mov	x8, #0x10                  	// #16
  412e24:	ldr	x9, [sp, #56]
  412e28:	mul	x8, x8, x9
  412e2c:	ldr	x10, [sp, #48]
  412e30:	add	x8, x10, x8
  412e34:	str	x8, [sp, #40]
  412e38:	str	x10, [sp, #32]
  412e3c:	ldr	x8, [sp, #32]
  412e40:	mov	x0, x8
  412e44:	adrp	x9, 412000 <sqrt@plt+0x10500>
  412e48:	add	x9, x9, #0xaf0
  412e4c:	str	x8, [sp, #24]
  412e50:	blr	x9
  412e54:	b	412e58 <sqrt@plt+0x11358>
  412e58:	ldr	x8, [sp, #24]
  412e5c:	add	x9, x8, #0x10
  412e60:	ldr	x10, [sp, #40]
  412e64:	cmp	x9, x10
  412e68:	str	x9, [sp, #32]
  412e6c:	b.ne	412e3c <sqrt@plt+0x1133c>  // b.any
  412e70:	ldr	x8, [sp, #48]
  412e74:	ldr	x9, [sp, #80]
  412e78:	str	x8, [x9]
  412e7c:	stur	wzr, [x29, #-64]
  412e80:	ldur	w8, [x29, #-64]
  412e84:	ldur	w9, [x29, #-44]
  412e88:	cmp	w8, w9
  412e8c:	b.cs	412fe4 <sqrt@plt+0x114e4>  // b.hs, b.nlast
  412e90:	ldur	x8, [x29, #-40]
  412e94:	ldur	w9, [x29, #-64]
  412e98:	mov	w10, w9
  412e9c:	mov	x11, #0x10                  	// #16
  412ea0:	mul	x10, x11, x10
  412ea4:	ldr	w9, [x8, x10]
  412ea8:	cmp	w9, #0x0
  412eac:	cset	w9, lt  // lt = tstop
  412eb0:	tbnz	w9, #0, 412fd4 <sqrt@plt+0x114d4>
  412eb4:	ldur	x8, [x29, #-40]
  412eb8:	ldur	w9, [x29, #-64]
  412ebc:	mov	w10, w9
  412ec0:	mov	x11, #0x10                  	// #16
  412ec4:	mul	x10, x11, x10
  412ec8:	add	x8, x8, x10
  412ecc:	ldr	x8, [x8, #8]
  412ed0:	cbz	x8, 412fd4 <sqrt@plt+0x114d4>
  412ed4:	ldur	x8, [x29, #-40]
  412ed8:	ldur	w9, [x29, #-64]
  412edc:	mov	w10, w9
  412ee0:	mov	x11, #0x10                  	// #16
  412ee4:	mul	x10, x11, x10
  412ee8:	ldr	w9, [x8, x10]
  412eec:	ldr	x8, [sp, #80]
  412ef0:	ldr	w12, [x8, #8]
  412ef4:	udiv	w13, w9, w12
  412ef8:	mul	w12, w13, w12
  412efc:	subs	w9, w9, w12
  412f00:	stur	w9, [x29, #-68]
  412f04:	ldr	x8, [sp, #80]
  412f08:	ldr	x9, [x8]
  412f0c:	ldur	w10, [x29, #-68]
  412f10:	mov	w11, w10
  412f14:	mov	x12, #0x10                  	// #16
  412f18:	mul	x11, x12, x11
  412f1c:	ldr	w10, [x9, x11]
  412f20:	cmp	w10, #0x0
  412f24:	cset	w10, lt  // lt = tstop
  412f28:	tbnz	w10, #0, 412f74 <sqrt@plt+0x11474>
  412f2c:	ldur	w8, [x29, #-68]
  412f30:	cbnz	w8, 412f48 <sqrt@plt+0x11448>
  412f34:	ldr	x8, [sp, #80]
  412f38:	ldr	w9, [x8, #8]
  412f3c:	subs	w9, w9, #0x1
  412f40:	str	w9, [sp, #20]
  412f44:	b	412f54 <sqrt@plt+0x11454>
  412f48:	ldur	w8, [x29, #-68]
  412f4c:	subs	w8, w8, #0x1
  412f50:	str	w8, [sp, #20]
  412f54:	ldr	w8, [sp, #20]
  412f58:	stur	w8, [x29, #-68]
  412f5c:	b	412f04 <sqrt@plt+0x11404>
  412f60:	stur	x0, [x29, #-56]
  412f64:	stur	w1, [x29, #-60]
  412f68:	ldr	x0, [sp, #48]
  412f6c:	bl	401970 <_ZdaPv@plt>
  412f70:	b	4130c4 <sqrt@plt+0x115c4>
  412f74:	ldur	x8, [x29, #-40]
  412f78:	ldur	w9, [x29, #-64]
  412f7c:	mov	w10, w9
  412f80:	mov	x11, #0x10                  	// #16
  412f84:	mul	x10, x11, x10
  412f88:	ldr	w9, [x8, x10]
  412f8c:	ldr	x8, [sp, #80]
  412f90:	ldr	x10, [x8]
  412f94:	ldur	w12, [x29, #-68]
  412f98:	mov	w13, w12
  412f9c:	mul	x13, x11, x13
  412fa0:	str	w9, [x10, x13]
  412fa4:	ldur	x10, [x29, #-40]
  412fa8:	ldur	w9, [x29, #-64]
  412fac:	mov	w13, w9
  412fb0:	mul	x13, x11, x13
  412fb4:	add	x10, x10, x13
  412fb8:	ldr	x10, [x10, #8]
  412fbc:	ldr	x13, [x8]
  412fc0:	ldur	w9, [x29, #-68]
  412fc4:	mov	w14, w9
  412fc8:	mul	x11, x11, x14
  412fcc:	add	x11, x13, x11
  412fd0:	str	x10, [x11, #8]
  412fd4:	ldur	w8, [x29, #-64]
  412fd8:	add	w8, w8, #0x1
  412fdc:	stur	w8, [x29, #-64]
  412fe0:	b	412e80 <sqrt@plt+0x11380>
  412fe4:	ldur	w8, [x29, #-28]
  412fe8:	ldr	x9, [sp, #80]
  412fec:	ldr	w10, [x9, #8]
  412ff0:	udiv	w11, w8, w10
  412ff4:	mul	w10, w11, w10
  412ff8:	subs	w8, w8, w10
  412ffc:	stur	w8, [x29, #-32]
  413000:	ldr	x8, [sp, #80]
  413004:	ldr	x9, [x8]
  413008:	ldur	w10, [x29, #-32]
  41300c:	mov	w11, w10
  413010:	mov	x12, #0x10                  	// #16
  413014:	mul	x11, x12, x11
  413018:	ldr	w10, [x9, x11]
  41301c:	cmp	w10, #0x0
  413020:	cset	w10, lt  // lt = tstop
  413024:	tbnz	w10, #0, 41305c <sqrt@plt+0x1155c>
  413028:	ldur	w8, [x29, #-32]
  41302c:	cbnz	w8, 413044 <sqrt@plt+0x11544>
  413030:	ldr	x8, [sp, #80]
  413034:	ldr	w9, [x8, #8]
  413038:	subs	w9, w9, #0x1
  41303c:	str	w9, [sp, #16]
  413040:	b	413050 <sqrt@plt+0x11550>
  413044:	ldur	w8, [x29, #-32]
  413048:	subs	w8, w8, #0x1
  41304c:	str	w8, [sp, #16]
  413050:	ldr	w8, [sp, #16]
  413054:	stur	w8, [x29, #-32]
  413058:	b	413000 <sqrt@plt+0x11500>
  41305c:	ldur	x8, [x29, #-40]
  413060:	str	x8, [sp, #8]
  413064:	cbz	x8, 413070 <sqrt@plt+0x11570>
  413068:	ldr	x0, [sp, #8]
  41306c:	bl	401970 <_ZdaPv@plt>
  413070:	ldur	w8, [x29, #-12]
  413074:	ldr	x9, [sp, #80]
  413078:	ldr	x10, [x9]
  41307c:	ldur	w11, [x29, #-32]
  413080:	mov	w12, w11
  413084:	mov	x13, #0x10                  	// #16
  413088:	mul	x12, x13, x12
  41308c:	str	w8, [x10, x12]
  413090:	ldur	x10, [x29, #-24]
  413094:	ldr	x12, [x9]
  413098:	ldur	w8, [x29, #-32]
  41309c:	mov	w14, w8
  4130a0:	mul	x13, x13, x14
  4130a4:	add	x12, x12, x13
  4130a8:	str	x10, [x12, #8]
  4130ac:	ldr	w8, [x9, #12]
  4130b0:	add	w8, w8, #0x1
  4130b4:	str	w8, [x9, #12]
  4130b8:	ldp	x29, x30, [sp, #160]
  4130bc:	add	sp, sp, #0xb0
  4130c0:	ret
  4130c4:	ldur	x0, [x29, #-56]
  4130c8:	bl	401a90 <_Unwind_Resume@plt>
  4130cc:	sub	sp, sp, #0x40
  4130d0:	stp	x29, x30, [sp, #48]
  4130d4:	add	x29, sp, #0x30
  4130d8:	mov	w8, #0x2c                  	// #44
  4130dc:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3608>
  4130e0:	add	x2, x2, #0xd89
  4130e4:	stur	x0, [x29, #-16]
  4130e8:	stur	w1, [x29, #-20]
  4130ec:	ldur	x9, [x29, #-16]
  4130f0:	ldur	w10, [x29, #-20]
  4130f4:	cmp	w10, #0x0
  4130f8:	cset	w10, ge  // ge = tcont
  4130fc:	and	w0, w10, #0x1
  413100:	mov	w1, w8
  413104:	str	x9, [sp, #16]
  413108:	bl	4094ec <sqrt@plt+0x79ec>
  41310c:	ldur	w8, [x29, #-20]
  413110:	ldr	x9, [sp, #16]
  413114:	ldr	w10, [x9, #8]
  413118:	udiv	w11, w8, w10
  41311c:	mul	w10, w11, w10
  413120:	subs	w8, w8, w10
  413124:	str	w8, [sp, #24]
  413128:	ldr	x8, [sp, #16]
  41312c:	ldr	x9, [x8]
  413130:	ldr	w10, [sp, #24]
  413134:	mov	w11, w10
  413138:	mov	x12, #0x10                  	// #16
  41313c:	mul	x11, x12, x11
  413140:	ldr	w10, [x9, x11]
  413144:	cmp	w10, #0x0
  413148:	cset	w10, lt  // lt = tstop
  41314c:	tbnz	w10, #0, 4131d4 <sqrt@plt+0x116d4>
  413150:	ldr	x8, [sp, #16]
  413154:	ldr	x9, [x8]
  413158:	ldr	w10, [sp, #24]
  41315c:	mov	w11, w10
  413160:	mov	x12, #0x10                  	// #16
  413164:	mul	x11, x12, x11
  413168:	ldr	w10, [x9, x11]
  41316c:	ldur	w13, [x29, #-20]
  413170:	cmp	w10, w13
  413174:	b.ne	4131a0 <sqrt@plt+0x116a0>  // b.any
  413178:	ldr	x8, [sp, #16]
  41317c:	ldr	x9, [x8]
  413180:	ldr	w10, [sp, #24]
  413184:	mov	w11, w10
  413188:	mov	x12, #0x10                  	// #16
  41318c:	mul	x11, x12, x11
  413190:	add	x9, x9, x11
  413194:	ldr	x9, [x9, #8]
  413198:	stur	x9, [x29, #-8]
  41319c:	b	4131dc <sqrt@plt+0x116dc>
  4131a0:	ldr	w8, [sp, #24]
  4131a4:	cbnz	w8, 4131bc <sqrt@plt+0x116bc>
  4131a8:	ldr	x8, [sp, #16]
  4131ac:	ldr	w9, [x8, #8]
  4131b0:	subs	w9, w9, #0x1
  4131b4:	str	w9, [sp, #12]
  4131b8:	b	4131c8 <sqrt@plt+0x116c8>
  4131bc:	ldr	w8, [sp, #24]
  4131c0:	subs	w8, w8, #0x1
  4131c4:	str	w8, [sp, #12]
  4131c8:	ldr	w8, [sp, #12]
  4131cc:	str	w8, [sp, #24]
  4131d0:	b	413128 <sqrt@plt+0x11628>
  4131d4:	mov	x8, xzr
  4131d8:	stur	x8, [x29, #-8]
  4131dc:	ldur	x0, [x29, #-8]
  4131e0:	ldp	x29, x30, [sp, #48]
  4131e4:	add	sp, sp, #0x40
  4131e8:	ret
  4131ec:	sub	sp, sp, #0x10
  4131f0:	str	x0, [sp, #8]
  4131f4:	str	x1, [sp]
  4131f8:	ldr	x8, [sp, #8]
  4131fc:	ldr	x9, [sp]
  413200:	str	x9, [x8]
  413204:	str	wzr, [x8, #8]
  413208:	add	sp, sp, #0x10
  41320c:	ret
  413210:	sub	sp, sp, #0x40
  413214:	str	x0, [sp, #48]
  413218:	str	x1, [sp, #40]
  41321c:	str	x2, [sp, #32]
  413220:	ldr	x8, [sp, #48]
  413224:	ldr	x9, [x8]
  413228:	ldr	w10, [x9, #8]
  41322c:	str	w10, [sp, #28]
  413230:	ldr	x9, [x8]
  413234:	ldr	x9, [x9]
  413238:	str	x9, [sp, #16]
  41323c:	str	x8, [sp, #8]
  413240:	ldr	x8, [sp, #8]
  413244:	ldr	w9, [x8, #8]
  413248:	ldr	w10, [sp, #28]
  41324c:	cmp	w9, w10
  413250:	b.cs	4132ec <sqrt@plt+0x117ec>  // b.hs, b.nlast
  413254:	ldr	x8, [sp, #16]
  413258:	ldr	x9, [sp, #8]
  41325c:	ldr	w10, [x9, #8]
  413260:	mov	w11, w10
  413264:	mov	x12, #0x10                  	// #16
  413268:	mul	x11, x12, x11
  41326c:	ldr	w10, [x8, x11]
  413270:	cmp	w10, #0x0
  413274:	cset	w10, lt  // lt = tstop
  413278:	tbnz	w10, #0, 4132d8 <sqrt@plt+0x117d8>
  41327c:	ldr	x8, [sp, #16]
  413280:	ldr	x9, [sp, #8]
  413284:	ldr	w10, [x9, #8]
  413288:	mov	w11, w10
  41328c:	mov	x12, #0x10                  	// #16
  413290:	mul	x11, x12, x11
  413294:	ldr	w10, [x8, x11]
  413298:	ldr	x8, [sp, #40]
  41329c:	str	w10, [x8]
  4132a0:	ldr	x8, [sp, #16]
  4132a4:	ldr	w10, [x9, #8]
  4132a8:	mov	w11, w10
  4132ac:	mul	x11, x12, x11
  4132b0:	add	x8, x8, x11
  4132b4:	ldr	x8, [x8, #8]
  4132b8:	ldr	x11, [sp, #32]
  4132bc:	str	x8, [x11]
  4132c0:	ldr	w10, [x9, #8]
  4132c4:	mov	w13, #0x1                   	// #1
  4132c8:	add	w10, w10, #0x1
  4132cc:	str	w10, [x9, #8]
  4132d0:	str	w13, [sp, #60]
  4132d4:	b	4132f0 <sqrt@plt+0x117f0>
  4132d8:	ldr	x8, [sp, #8]
  4132dc:	ldr	w9, [x8, #8]
  4132e0:	add	w9, w9, #0x1
  4132e4:	str	w9, [x8, #8]
  4132e8:	b	413240 <sqrt@plt+0x11740>
  4132ec:	str	wzr, [sp, #60]
  4132f0:	ldr	w0, [sp, #60]
  4132f4:	add	sp, sp, #0x40
  4132f8:	ret
  4132fc:	sub	sp, sp, #0x40
  413300:	stp	x29, x30, [sp, #48]
  413304:	add	x29, sp, #0x30
  413308:	adrp	x8, 412000 <sqrt@plt+0x10500>
  41330c:	add	x8, x8, #0x15c
  413310:	adrp	x9, 412000 <sqrt@plt+0x10500>
  413314:	add	x9, x9, #0xb14
  413318:	stur	x0, [x29, #-8]
  41331c:	ldur	x10, [x29, #-8]
  413320:	str	wzr, [x10]
  413324:	add	x11, x10, #0x8
  413328:	mov	x0, x11
  41332c:	str	x9, [sp, #16]
  413330:	str	x10, [sp, #8]
  413334:	str	x11, [sp]
  413338:	blr	x8
  41333c:	ldr	x8, [sp, #8]
  413340:	add	x0, x8, #0x818
  413344:	ldr	x9, [sp, #16]
  413348:	blr	x9
  41334c:	b	413350 <sqrt@plt+0x11850>
  413350:	str	wzr, [sp, #24]
  413354:	ldr	w8, [sp, #24]
  413358:	cmp	w8, #0x100
  41335c:	b.ge	4133ac <sqrt@plt+0x118ac>  // b.tcont
  413360:	ldr	x8, [sp, #8]
  413364:	add	x9, x8, #0x18
  413368:	ldrsw	x10, [sp, #24]
  41336c:	mov	x11, #0x8                   	// #8
  413370:	mul	x10, x11, x10
  413374:	add	x9, x9, x10
  413378:	mov	x10, xzr
  41337c:	str	x10, [x9]
  413380:	ldr	w8, [sp, #24]
  413384:	add	w8, w8, #0x1
  413388:	str	w8, [sp, #24]
  41338c:	b	413354 <sqrt@plt+0x11854>
  413390:	stur	x0, [x29, #-16]
  413394:	stur	w1, [x29, #-20]
  413398:	ldr	x0, [sp]
  41339c:	adrp	x8, 412000 <sqrt@plt+0x10500>
  4133a0:	add	x8, x8, #0x204
  4133a4:	blr	x8
  4133a8:	b	4133f8 <sqrt@plt+0x118f8>
  4133ac:	str	wzr, [sp, #24]
  4133b0:	ldr	w8, [sp, #24]
  4133b4:	cmp	w8, #0x100
  4133b8:	b.ge	4133ec <sqrt@plt+0x118ec>  // b.tcont
  4133bc:	ldr	x8, [sp, #8]
  4133c0:	add	x9, x8, #0x828
  4133c4:	ldrsw	x10, [sp, #24]
  4133c8:	mov	x11, #0x8                   	// #8
  4133cc:	mul	x10, x11, x10
  4133d0:	add	x9, x9, x10
  4133d4:	mov	x10, xzr
  4133d8:	str	x10, [x9]
  4133dc:	ldr	w8, [sp, #24]
  4133e0:	add	w8, w8, #0x1
  4133e4:	str	w8, [sp, #24]
  4133e8:	b	4133b0 <sqrt@plt+0x118b0>
  4133ec:	ldp	x29, x30, [sp, #48]
  4133f0:	add	sp, sp, #0x40
  4133f4:	ret
  4133f8:	ldur	x0, [x29, #-16]
  4133fc:	bl	401a90 <_Unwind_Resume@plt>
  413400:	sub	sp, sp, #0x30
  413404:	stp	x29, x30, [sp, #32]
  413408:	add	x29, sp, #0x20
  41340c:	adrp	x8, 412000 <sqrt@plt+0x10500>
  413410:	add	x8, x8, #0xbbc
  413414:	adrp	x9, 412000 <sqrt@plt+0x10500>
  413418:	add	x9, x9, #0x204
  41341c:	stur	x0, [x29, #-8]
  413420:	ldur	x10, [x29, #-8]
  413424:	add	x0, x10, #0x818
  413428:	str	x9, [sp, #16]
  41342c:	str	x10, [sp, #8]
  413430:	blr	x8
  413434:	ldr	x8, [sp, #8]
  413438:	add	x0, x8, #0x8
  41343c:	ldr	x9, [sp, #16]
  413440:	blr	x9
  413444:	ldp	x29, x30, [sp, #32]
  413448:	add	sp, sp, #0x30
  41344c:	ret
  413450:	sub	sp, sp, #0x50
  413454:	stp	x29, x30, [sp, #64]
  413458:	add	x29, sp, #0x40
  41345c:	stur	x0, [x29, #-8]
  413460:	sturb	w1, [x29, #-9]
  413464:	ldur	x8, [x29, #-8]
  413468:	add	x9, x8, #0x18
  41346c:	ldurb	w10, [x29, #-9]
  413470:	mov	w11, w10
  413474:	mov	x12, #0x8                   	// #8
  413478:	mul	x11, x12, x11
  41347c:	add	x9, x9, x11
  413480:	ldr	x9, [x9]
  413484:	str	x8, [sp, #24]
  413488:	cbnz	x9, 413534 <sqrt@plt+0x11a34>
  41348c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3608>
  413490:	add	x8, x8, #0xdab
  413494:	ldr	w9, [x8]
  413498:	sub	x8, x29, #0x14
  41349c:	stur	w9, [x29, #-20]
  4134a0:	add	x0, x8, #0x4
  4134a4:	ldurb	w9, [x29, #-9]
  4134a8:	str	x0, [sp, #16]
  4134ac:	mov	w0, w9
  4134b0:	str	x8, [sp, #8]
  4134b4:	bl	411ff4 <sqrt@plt+0x104f4>
  4134b8:	ldr	x8, [sp, #16]
  4134bc:	str	x0, [sp]
  4134c0:	mov	x0, x8
  4134c4:	ldr	x1, [sp]
  4134c8:	bl	401850 <strcpy@plt>
  4134cc:	mov	x8, #0x10                  	// #16
  4134d0:	mov	x0, x8
  4134d4:	bl	4138f4 <_Znwm@@Base>
  4134d8:	str	x0, [sp, #32]
  4134dc:	ldr	x8, [sp, #24]
  4134e0:	ldr	w9, [x8]
  4134e4:	add	w10, w9, #0x1
  4134e8:	str	w10, [x8]
  4134ec:	ldr	x11, [sp, #32]
  4134f0:	str	w9, [x11]
  4134f4:	ldr	x11, [sp, #32]
  4134f8:	mov	w9, #0xffffffff            	// #-1
  4134fc:	str	w9, [x11, #4]
  413500:	ldr	x0, [sp, #8]
  413504:	bl	4148b0 <_ZdlPvm@@Base+0xeb8>
  413508:	ldr	x8, [sp, #32]
  41350c:	mov	x11, #0x8                   	// #8
  413510:	str	x0, [x8, #8]
  413514:	ldr	x8, [sp, #32]
  413518:	ldr	x12, [sp, #24]
  41351c:	add	x13, x12, #0x18
  413520:	ldurb	w9, [x29, #-9]
  413524:	mov	w14, w9
  413528:	mul	x11, x11, x14
  41352c:	add	x11, x13, x11
  413530:	str	x8, [x11]
  413534:	ldr	x8, [sp, #24]
  413538:	add	x9, x8, #0x18
  41353c:	ldurb	w10, [x29, #-9]
  413540:	mov	w11, w10
  413544:	mov	x12, #0x8                   	// #8
  413548:	mul	x11, x12, x11
  41354c:	add	x9, x9, x11
  413550:	ldr	x0, [x9]
  413554:	ldp	x29, x30, [sp, #64]
  413558:	add	sp, sp, #0x50
  41355c:	ret
  413560:	sub	sp, sp, #0x20
  413564:	stp	x29, x30, [sp, #16]
  413568:	add	x29, sp, #0x10
  41356c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  413570:	add	x8, x8, #0x108
  413574:	stur	w0, [x29, #-4]
  413578:	ldur	w1, [x29, #-4]
  41357c:	mov	x0, x8
  413580:	bl	41365c <sqrt@plt+0x11b5c>
  413584:	ldp	x29, x30, [sp, #16]
  413588:	add	sp, sp, #0x20
  41358c:	ret
  413590:	sub	sp, sp, #0x30
  413594:	stp	x29, x30, [sp, #32]
  413598:	add	x29, sp, #0x20
  41359c:	str	x0, [sp, #16]
  4135a0:	ldr	x8, [sp, #16]
  4135a4:	mov	w9, #0x0                   	// #0
  4135a8:	str	w9, [sp, #12]
  4135ac:	cbz	x8, 4135d8 <sqrt@plt+0x11ad8>
  4135b0:	ldr	x8, [sp, #16]
  4135b4:	ldrb	w9, [x8]
  4135b8:	mov	w10, #0x0                   	// #0
  4135bc:	str	w10, [sp, #12]
  4135c0:	cbz	w9, 4135d8 <sqrt@plt+0x11ad8>
  4135c4:	ldr	x8, [sp, #16]
  4135c8:	ldrb	w9, [x8]
  4135cc:	cmp	w9, #0x20
  4135d0:	cset	w9, ne  // ne = any
  4135d4:	str	w9, [sp, #12]
  4135d8:	ldr	w8, [sp, #12]
  4135dc:	and	w0, w8, #0x1
  4135e0:	mov	w1, #0x96                  	// #150
  4135e4:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3608>
  4135e8:	add	x2, x2, #0xd89
  4135ec:	bl	4094ec <sqrt@plt+0x79ec>
  4135f0:	ldr	x9, [sp, #16]
  4135f4:	ldrb	w8, [x9, #1]
  4135f8:	cbnz	w8, 413618 <sqrt@plt+0x11b18>
  4135fc:	ldr	x8, [sp, #16]
  413600:	ldrb	w1, [x8]
  413604:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  413608:	add	x0, x0, #0x108
  41360c:	bl	413450 <sqrt@plt+0x11950>
  413610:	stur	x0, [x29, #-8]
  413614:	b	41362c <sqrt@plt+0x11b2c>
  413618:	ldr	x1, [sp, #16]
  41361c:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  413620:	add	x0, x0, #0x108
  413624:	bl	4137b0 <sqrt@plt+0x11cb0>
  413628:	stur	x0, [x29, #-8]
  41362c:	ldur	x0, [x29, #-8]
  413630:	ldp	x29, x30, [sp, #32]
  413634:	add	sp, sp, #0x30
  413638:	ret
  41363c:	sub	sp, sp, #0x10
  413640:	str	x0, [sp, #8]
  413644:	ldr	x8, [sp, #8]
  413648:	str	x8, [sp]
  41364c:	ldr	x8, [sp]
  413650:	ldr	x0, [x8, #8]
  413654:	add	sp, sp, #0x10
  413658:	ret
  41365c:	sub	sp, sp, #0x40
  413660:	stp	x29, x30, [sp, #48]
  413664:	add	x29, sp, #0x30
  413668:	stur	x0, [x29, #-16]
  41366c:	stur	w1, [x29, #-20]
  413670:	ldur	x8, [x29, #-16]
  413674:	ldur	w9, [x29, #-20]
  413678:	cmp	w9, #0x0
  41367c:	cset	w9, lt  // lt = tstop
  413680:	str	x8, [sp]
  413684:	tbnz	w9, #0, 413730 <sqrt@plt+0x11c30>
  413688:	ldur	w8, [x29, #-20]
  41368c:	cmp	w8, #0x100
  413690:	b.ge	413730 <sqrt@plt+0x11c30>  // b.tcont
  413694:	ldr	x8, [sp]
  413698:	add	x9, x8, #0x828
  41369c:	ldursw	x10, [x29, #-20]
  4136a0:	mov	x11, #0x8                   	// #8
  4136a4:	mul	x10, x11, x10
  4136a8:	add	x9, x9, x10
  4136ac:	ldr	x9, [x9]
  4136b0:	cbnz	x9, 41370c <sqrt@plt+0x11c0c>
  4136b4:	mov	x0, #0x10                  	// #16
  4136b8:	bl	4138f4 <_Znwm@@Base>
  4136bc:	str	x0, [sp, #16]
  4136c0:	ldr	x8, [sp]
  4136c4:	ldr	w9, [x8]
  4136c8:	add	w10, w9, #0x1
  4136cc:	str	w10, [x8]
  4136d0:	ldr	x11, [sp, #16]
  4136d4:	str	w9, [x11]
  4136d8:	ldur	w9, [x29, #-20]
  4136dc:	ldr	x11, [sp, #16]
  4136e0:	str	w9, [x11, #4]
  4136e4:	ldr	x11, [sp, #16]
  4136e8:	mov	x12, #0x8                   	// #8
  4136ec:	mov	x13, xzr
  4136f0:	str	x13, [x11, #8]
  4136f4:	ldr	x11, [sp, #16]
  4136f8:	add	x13, x8, #0x828
  4136fc:	ldursw	x14, [x29, #-20]
  413700:	mul	x12, x12, x14
  413704:	add	x12, x13, x12
  413708:	str	x11, [x12]
  41370c:	ldr	x8, [sp]
  413710:	add	x9, x8, #0x828
  413714:	ldursw	x10, [x29, #-20]
  413718:	mov	x11, #0x8                   	// #8
  41371c:	mul	x10, x11, x10
  413720:	add	x9, x9, x10
  413724:	ldr	x9, [x9]
  413728:	stur	x9, [x29, #-8]
  41372c:	b	4137a0 <sqrt@plt+0x11ca0>
  413730:	ldr	x8, [sp]
  413734:	add	x0, x8, #0x818
  413738:	ldur	w1, [x29, #-20]
  41373c:	bl	4130cc <sqrt@plt+0x115cc>
  413740:	str	x0, [sp, #8]
  413744:	ldr	x8, [sp, #8]
  413748:	cbnz	x8, 413798 <sqrt@plt+0x11c98>
  41374c:	mov	x0, #0x10                  	// #16
  413750:	bl	401710 <_Znam@plt>
  413754:	str	x0, [sp, #8]
  413758:	ldr	x8, [sp]
  41375c:	ldr	w9, [x8]
  413760:	add	w10, w9, #0x1
  413764:	str	w10, [x8]
  413768:	ldr	x11, [sp, #8]
  41376c:	str	w9, [x11]
  413770:	ldur	w9, [x29, #-20]
  413774:	ldr	x11, [sp, #8]
  413778:	str	w9, [x11, #4]
  41377c:	ldr	x11, [sp, #8]
  413780:	mov	x12, xzr
  413784:	str	x12, [x11, #8]
  413788:	add	x0, x8, #0x818
  41378c:	ldur	w1, [x29, #-20]
  413790:	ldr	x2, [sp, #8]
  413794:	bl	412c50 <sqrt@plt+0x11150>
  413798:	ldr	x8, [sp, #8]
  41379c:	stur	x8, [x29, #-8]
  4137a0:	ldur	x0, [x29, #-8]
  4137a4:	ldp	x29, x30, [sp, #48]
  4137a8:	add	sp, sp, #0x40
  4137ac:	ret
  4137b0:	sub	sp, sp, #0x50
  4137b4:	stp	x29, x30, [sp, #64]
  4137b8:	add	x29, sp, #0x40
  4137bc:	stur	x0, [x29, #-16]
  4137c0:	stur	x1, [x29, #-24]
  4137c4:	ldur	x8, [x29, #-16]
  4137c8:	ldur	x9, [x29, #-24]
  4137cc:	ldrb	w10, [x9]
  4137d0:	cmp	w10, #0x63
  4137d4:	str	x8, [sp, #8]
  4137d8:	b.ne	413878 <sqrt@plt+0x11d78>  // b.any
  4137dc:	ldur	x8, [x29, #-24]
  4137e0:	ldrb	w9, [x8, #1]
  4137e4:	cmp	w9, #0x68
  4137e8:	b.ne	413878 <sqrt@plt+0x11d78>  // b.any
  4137ec:	ldur	x8, [x29, #-24]
  4137f0:	ldrb	w9, [x8, #2]
  4137f4:	cmp	w9, #0x61
  4137f8:	b.ne	413878 <sqrt@plt+0x11d78>  // b.any
  4137fc:	ldur	x8, [x29, #-24]
  413800:	ldrb	w9, [x8, #3]
  413804:	cmp	w9, #0x72
  413808:	b.ne	413878 <sqrt@plt+0x11d78>  // b.any
  41380c:	ldur	x8, [x29, #-24]
  413810:	add	x0, x8, #0x4
  413814:	add	x1, sp, #0x20
  413818:	mov	w2, #0xa                   	// #10
  41381c:	bl	401800 <strtol@plt>
  413820:	str	x0, [sp, #24]
  413824:	ldr	x8, [sp, #32]
  413828:	ldur	x9, [x29, #-24]
  41382c:	add	x9, x9, #0x4
  413830:	cmp	x8, x9
  413834:	b.eq	413878 <sqrt@plt+0x11d78>  // b.none
  413838:	ldr	x8, [sp, #32]
  41383c:	ldrb	w9, [x8]
  413840:	cbnz	w9, 413878 <sqrt@plt+0x11d78>
  413844:	ldr	x8, [sp, #24]
  413848:	cmp	x8, #0x0
  41384c:	cset	w9, lt  // lt = tstop
  413850:	tbnz	w9, #0, 413878 <sqrt@plt+0x11d78>
  413854:	ldr	x8, [sp, #24]
  413858:	cmp	x8, #0x100
  41385c:	b.ge	413878 <sqrt@plt+0x11d78>  // b.tcont
  413860:	ldr	x8, [sp, #24]
  413864:	ldr	x0, [sp, #8]
  413868:	mov	w1, w8
  41386c:	bl	413450 <sqrt@plt+0x11950>
  413870:	stur	x0, [x29, #-8]
  413874:	b	4138e4 <sqrt@plt+0x11de4>
  413878:	ldr	x8, [sp, #8]
  41387c:	add	x0, x8, #0x8
  413880:	sub	x1, x29, #0x18
  413884:	bl	41288c <sqrt@plt+0x10d8c>
  413888:	str	x0, [sp, #16]
  41388c:	ldr	x8, [sp, #16]
  413890:	cbnz	x8, 4138dc <sqrt@plt+0x11ddc>
  413894:	mov	x0, #0x10                  	// #16
  413898:	bl	401710 <_Znam@plt>
  41389c:	str	x0, [sp, #16]
  4138a0:	ldr	x8, [sp, #8]
  4138a4:	ldr	w9, [x8]
  4138a8:	add	w10, w9, #0x1
  4138ac:	str	w10, [x8]
  4138b0:	ldr	x11, [sp, #16]
  4138b4:	str	w9, [x11]
  4138b8:	ldr	x11, [sp, #16]
  4138bc:	mov	w9, #0xffffffff            	// #-1
  4138c0:	str	w9, [x11, #4]
  4138c4:	add	x0, x8, #0x8
  4138c8:	ldur	x1, [x29, #-24]
  4138cc:	ldr	x2, [sp, #16]
  4138d0:	bl	41228c <sqrt@plt+0x1078c>
  4138d4:	ldr	x8, [sp, #16]
  4138d8:	str	x0, [x8, #8]
  4138dc:	ldr	x8, [sp, #16]
  4138e0:	stur	x8, [x29, #-8]
  4138e4:	ldur	x0, [x29, #-8]
  4138e8:	ldp	x29, x30, [sp, #64]
  4138ec:	add	sp, sp, #0x50
  4138f0:	ret

00000000004138f4 <_Znwm@@Base>:
  4138f4:	sub	sp, sp, #0x20
  4138f8:	stp	x29, x30, [sp, #16]
  4138fc:	add	x29, sp, #0x10
  413900:	str	x0, [sp, #8]
  413904:	ldr	x8, [sp, #8]
  413908:	cbnz	x8, 413918 <_Znwm@@Base+0x24>
  41390c:	ldr	x8, [sp, #8]
  413910:	add	x8, x8, #0x1
  413914:	str	x8, [sp, #8]
  413918:	ldr	x8, [sp, #8]
  41391c:	and	x0, x8, #0xffffffff
  413920:	bl	4019f0 <malloc@plt>
  413924:	str	x0, [sp]
  413928:	ldr	x8, [sp]
  41392c:	cbnz	x8, 413970 <_Znwm@@Base+0x7c>
  413930:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  413934:	add	x8, x8, #0x518
  413938:	ldr	x8, [x8]
  41393c:	cbz	x8, 41395c <_Znwm@@Base+0x68>
  413940:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  413944:	add	x8, x8, #0x518
  413948:	ldr	x0, [x8]
  41394c:	bl	413980 <_Znwm@@Base+0x8c>
  413950:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2608>
  413954:	add	x0, x0, #0x688
  413958:	bl	413980 <_Znwm@@Base+0x8c>
  41395c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413960:	add	x0, x0, #0xdb0
  413964:	bl	413980 <_Znwm@@Base+0x8c>
  413968:	mov	w0, #0xffffffff            	// #-1
  41396c:	bl	401840 <_exit@plt>
  413970:	ldr	x0, [sp]
  413974:	ldp	x29, x30, [sp, #16]
  413978:	add	sp, sp, #0x20
  41397c:	ret
  413980:	sub	sp, sp, #0x30
  413984:	stp	x29, x30, [sp, #32]
  413988:	add	x29, sp, #0x20
  41398c:	mov	w8, #0x2                   	// #2
  413990:	stur	x0, [x29, #-8]
  413994:	ldur	x1, [x29, #-8]
  413998:	ldur	x0, [x29, #-8]
  41399c:	stur	w8, [x29, #-12]
  4139a0:	str	x1, [sp, #8]
  4139a4:	bl	401780 <strlen@plt>
  4139a8:	ldur	w8, [x29, #-12]
  4139ac:	str	x0, [sp]
  4139b0:	mov	w0, w8
  4139b4:	ldr	x1, [sp, #8]
  4139b8:	ldr	x2, [sp]
  4139bc:	bl	4019e0 <write@plt>
  4139c0:	ldp	x29, x30, [sp, #32]
  4139c4:	add	sp, sp, #0x30
  4139c8:	ret

00000000004139cc <_ZdlPv@@Base>:
  4139cc:	sub	sp, sp, #0x20
  4139d0:	stp	x29, x30, [sp, #16]
  4139d4:	add	x29, sp, #0x10
  4139d8:	str	x0, [sp, #8]
  4139dc:	ldr	x8, [sp, #8]
  4139e0:	cbz	x8, 4139ec <_ZdlPv@@Base+0x20>
  4139e4:	ldr	x0, [sp, #8]
  4139e8:	bl	401820 <free@plt>
  4139ec:	ldp	x29, x30, [sp, #16]
  4139f0:	add	sp, sp, #0x20
  4139f4:	ret

00000000004139f8 <_ZdlPvm@@Base>:
  4139f8:	sub	sp, sp, #0x20
  4139fc:	stp	x29, x30, [sp, #16]
  413a00:	add	x29, sp, #0x10
  413a04:	str	x0, [sp, #8]
  413a08:	str	x1, [sp]
  413a0c:	ldr	x8, [sp, #8]
  413a10:	cbz	x8, 413a1c <_ZdlPvm@@Base+0x24>
  413a14:	ldr	x0, [sp, #8]
  413a18:	bl	401820 <free@plt>
  413a1c:	ldp	x29, x30, [sp, #16]
  413a20:	add	sp, sp, #0x20
  413a24:	ret
  413a28:	sub	sp, sp, #0x40
  413a2c:	stp	x29, x30, [sp, #48]
  413a30:	add	x29, sp, #0x30
  413a34:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  413a38:	add	x8, x8, #0x510
  413a3c:	stur	x0, [x29, #-8]
  413a40:	ldr	w9, [x8]
  413a44:	cbz	w9, 413a4c <_ZdlPvm@@Base+0x54>
  413a48:	b	413bc0 <_ZdlPvm@@Base+0x1c8>
  413a4c:	mov	w8, #0x1                   	// #1
  413a50:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  413a54:	add	x9, x9, #0x510
  413a58:	str	w8, [x9]
  413a5c:	mov	w0, #0x61                  	// #97
  413a60:	mov	w8, wzr
  413a64:	mov	w1, w8
  413a68:	mov	w2, #0x4a5                 	// #1189
  413a6c:	mov	w3, #0x349                 	// #841
  413a70:	bl	413bcc <_ZdlPvm@@Base+0x1d4>
  413a74:	mov	w0, #0x62                  	// #98
  413a78:	mov	w1, #0x8                   	// #8
  413a7c:	mov	w2, #0x586                 	// #1414
  413a80:	mov	w3, #0x3e8                 	// #1000
  413a84:	bl	413bcc <_ZdlPvm@@Base+0x1d4>
  413a88:	mov	w0, #0x63                  	// #99
  413a8c:	mov	w1, #0x10                  	// #16
  413a90:	mov	w2, #0x511                 	// #1297
  413a94:	mov	w3, #0x395                 	// #917
  413a98:	bl	413bcc <_ZdlPvm@@Base+0x1d4>
  413a9c:	mov	w0, #0x64                  	// #100
  413aa0:	mov	w1, #0x18                  	// #24
  413aa4:	mov	w2, #0x442                 	// #1090
  413aa8:	mov	w3, #0x303                 	// #771
  413aac:	bl	413bcc <_ZdlPvm@@Base+0x1d4>
  413ab0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  413ab4:	add	x0, x0, #0x9e0
  413ab8:	mov	w1, #0x20                  	// #32
  413abc:	fmov	d0, #1.100000000000000000e+01
  413ac0:	stur	d0, [x29, #-16]
  413ac4:	fmov	d1, #8.500000000000000000e+00
  413ac8:	str	d1, [sp, #24]
  413acc:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413ad0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  413ad4:	add	x0, x0, #0x9e7
  413ad8:	mov	w1, #0x21                  	// #33
  413adc:	fmov	d0, #1.400000000000000000e+01
  413ae0:	ldr	d1, [sp, #24]
  413ae4:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413ae8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413aec:	add	x0, x0, #0xdbf
  413af0:	mov	w1, #0x22                  	// #34
  413af4:	fmov	d0, #1.700000000000000000e+01
  413af8:	str	d0, [sp, #16]
  413afc:	ldur	d1, [x29, #-16]
  413b00:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413b04:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413b08:	add	x0, x0, #0xdc7
  413b0c:	mov	w1, #0x23                  	// #35
  413b10:	ldur	d0, [x29, #-16]
  413b14:	ldr	d1, [sp, #16]
  413b18:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413b1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413b20:	add	x0, x0, #0xdce
  413b24:	mov	w1, #0x24                  	// #36
  413b28:	ldr	d0, [sp, #24]
  413b2c:	fmov	d1, #5.500000000000000000e+00
  413b30:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413b34:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1608>
  413b38:	add	x0, x0, #0x9ed
  413b3c:	mov	w1, #0x25                  	// #37
  413b40:	fmov	d0, #1.000000000000000000e+01
  413b44:	fmov	d1, #7.500000000000000000e+00
  413b48:	str	d1, [sp, #8]
  413b4c:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413b50:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413b54:	add	x0, x0, #0xdd8
  413b58:	mov	w1, #0x26                  	// #38
  413b5c:	fmov	d0, #9.500000000000000000e+00
  413b60:	mov	x9, #0x800000000000        	// #140737488355328
  413b64:	movk	x9, #0x4010, lsl #48
  413b68:	fmov	d1, x9
  413b6c:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413b70:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413b74:	add	x0, x0, #0xdde
  413b78:	mov	w1, #0x27                  	// #39
  413b7c:	ldr	d0, [sp, #8]
  413b80:	fmov	d1, #3.875000000000000000e+00
  413b84:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413b88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413b8c:	add	x0, x0, #0xde6
  413b90:	mov	w1, #0x28                  	// #40
  413b94:	mov	x9, #0x2a55                	// #10837
  413b98:	movk	x9, #0x4a95, lsl #16
  413b9c:	movk	x9, #0x52a5, lsl #32
  413ba0:	movk	x9, #0x4021, lsl #48
  413ba4:	fmov	d0, x9
  413ba8:	mov	x9, #0x2a55                	// #10837
  413bac:	movk	x9, #0x4a95, lsl #16
  413bb0:	movk	x9, #0x52a5, lsl #32
  413bb4:	movk	x9, #0x4011, lsl #48
  413bb8:	fmov	d1, x9
  413bbc:	bl	413d14 <_ZdlPvm@@Base+0x31c>
  413bc0:	ldp	x29, x30, [sp, #48]
  413bc4:	add	sp, sp, #0x40
  413bc8:	ret
  413bcc:	sub	sp, sp, #0x50
  413bd0:	stp	x29, x30, [sp, #64]
  413bd4:	add	x29, sp, #0x40
  413bd8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  413bdc:	add	x8, x8, #0x138
  413be0:	sturb	w0, [x29, #-1]
  413be4:	stur	w1, [x29, #-8]
  413be8:	stur	w2, [x29, #-12]
  413bec:	stur	w3, [x29, #-16]
  413bf0:	ldur	w9, [x29, #-12]
  413bf4:	stur	w9, [x29, #-20]
  413bf8:	ldur	w9, [x29, #-16]
  413bfc:	stur	w9, [x29, #-24]
  413c00:	stur	wzr, [x29, #-28]
  413c04:	str	x8, [sp, #8]
  413c08:	ldur	w8, [x29, #-28]
  413c0c:	cmp	w8, #0x8
  413c10:	b.ge	413d08 <_ZdlPvm@@Base+0x310>  // b.tcont
  413c14:	mov	x0, #0x3                   	// #3
  413c18:	bl	401710 <_Znam@plt>
  413c1c:	str	x0, [sp, #24]
  413c20:	ldurb	w8, [x29, #-1]
  413c24:	ldr	x9, [sp, #24]
  413c28:	strb	w8, [x9]
  413c2c:	ldur	w8, [x29, #-28]
  413c30:	add	w8, w8, #0x30
  413c34:	ldr	x9, [sp, #24]
  413c38:	strb	w8, [x9, #1]
  413c3c:	ldr	x9, [sp, #24]
  413c40:	mov	w8, #0x0                   	// #0
  413c44:	strb	w8, [x9, #2]
  413c48:	ldr	x9, [sp, #24]
  413c4c:	ldur	w8, [x29, #-8]
  413c50:	ldur	w10, [x29, #-28]
  413c54:	add	w8, w8, w10
  413c58:	mov	w0, w8
  413c5c:	sxtw	x11, w0
  413c60:	mov	x12, #0x18                  	// #24
  413c64:	mul	x11, x12, x11
  413c68:	ldr	x13, [sp, #8]
  413c6c:	add	x11, x13, x11
  413c70:	str	x9, [x11]
  413c74:	ldur	w8, [x29, #-20]
  413c78:	scvtf	d0, w8
  413c7c:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  413c80:	movk	x9, #0x4039, lsl #48
  413c84:	fmov	d1, x9
  413c88:	fdiv	d0, d0, d1
  413c8c:	ldur	w8, [x29, #-8]
  413c90:	ldur	w10, [x29, #-28]
  413c94:	add	w8, w8, w10
  413c98:	mov	w0, w8
  413c9c:	sxtw	x9, w0
  413ca0:	mul	x9, x12, x9
  413ca4:	add	x9, x13, x9
  413ca8:	str	d0, [x9, #8]
  413cac:	ldur	w8, [x29, #-24]
  413cb0:	scvtf	d0, w8
  413cb4:	fdiv	d0, d0, d1
  413cb8:	ldur	w8, [x29, #-8]
  413cbc:	ldur	w10, [x29, #-28]
  413cc0:	add	w8, w8, w10
  413cc4:	mov	w0, w8
  413cc8:	sxtw	x9, w0
  413ccc:	mul	x9, x12, x9
  413cd0:	add	x9, x13, x9
  413cd4:	str	d0, [x9, #16]
  413cd8:	ldur	w8, [x29, #-20]
  413cdc:	str	w8, [sp, #20]
  413ce0:	ldur	w8, [x29, #-24]
  413ce4:	stur	w8, [x29, #-20]
  413ce8:	ldr	w8, [sp, #20]
  413cec:	mov	w10, #0x2                   	// #2
  413cf0:	sdiv	w8, w8, w10
  413cf4:	stur	w8, [x29, #-24]
  413cf8:	ldur	w8, [x29, #-28]
  413cfc:	add	w8, w8, #0x1
  413d00:	stur	w8, [x29, #-28]
  413d04:	b	413c08 <_ZdlPvm@@Base+0x210>
  413d08:	ldp	x29, x30, [sp, #64]
  413d0c:	add	sp, sp, #0x50
  413d10:	ret
  413d14:	sub	sp, sp, #0x40
  413d18:	stp	x29, x30, [sp, #48]
  413d1c:	add	x29, sp, #0x30
  413d20:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  413d24:	add	x8, x8, #0x138
  413d28:	stur	x0, [x29, #-8]
  413d2c:	stur	w1, [x29, #-12]
  413d30:	str	d0, [sp, #24]
  413d34:	str	d1, [sp, #16]
  413d38:	ldur	x0, [x29, #-8]
  413d3c:	str	x8, [sp]
  413d40:	bl	401780 <strlen@plt>
  413d44:	add	x0, x0, #0x1
  413d48:	bl	401710 <_Znam@plt>
  413d4c:	str	x0, [sp, #8]
  413d50:	ldr	x0, [sp, #8]
  413d54:	ldur	x1, [x29, #-8]
  413d58:	bl	401850 <strcpy@plt>
  413d5c:	ldr	x8, [sp, #8]
  413d60:	ldursw	x9, [x29, #-12]
  413d64:	mov	x10, #0x18                  	// #24
  413d68:	mul	x9, x10, x9
  413d6c:	ldr	x11, [sp]
  413d70:	add	x9, x11, x9
  413d74:	str	x8, [x9]
  413d78:	ldr	x8, [sp, #24]
  413d7c:	ldursw	x9, [x29, #-12]
  413d80:	mul	x9, x10, x9
  413d84:	add	x9, x11, x9
  413d88:	str	x8, [x9, #8]
  413d8c:	ldr	x8, [sp, #16]
  413d90:	ldursw	x9, [x29, #-12]
  413d94:	mul	x9, x10, x9
  413d98:	add	x9, x11, x9
  413d9c:	str	x8, [x9, #16]
  413da0:	ldp	x29, x30, [sp, #48]
  413da4:	add	sp, sp, #0x40
  413da8:	ret
  413dac:	sub	sp, sp, #0x30
  413db0:	stp	x29, x30, [sp, #32]
  413db4:	add	x29, sp, #0x20
  413db8:	mov	w1, #0x1b                  	// #27
  413dbc:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3608>
  413dc0:	add	x2, x2, #0xde9
  413dc4:	stur	x0, [x29, #-8]
  413dc8:	ldur	x8, [x29, #-8]
  413dcc:	cmp	x8, #0x0
  413dd0:	cset	w9, ne  // ne = any
  413dd4:	and	w0, w9, #0x1
  413dd8:	bl	4094ec <sqrt@plt+0x79ec>
  413ddc:	str	xzr, [sp, #16]
  413de0:	ldur	x8, [x29, #-8]
  413de4:	ldrb	w9, [x8]
  413de8:	cbz	w9, 413e4c <_ZdlPvm@@Base+0x454>
  413dec:	ldr	x8, [sp, #16]
  413df0:	lsl	x8, x8, #4
  413df4:	str	x8, [sp, #16]
  413df8:	ldur	x8, [x29, #-8]
  413dfc:	add	x9, x8, #0x1
  413e00:	stur	x9, [x29, #-8]
  413e04:	ldrb	w10, [x8]
  413e08:	mov	w8, w10
  413e0c:	ldr	x9, [sp, #16]
  413e10:	add	x8, x9, x8
  413e14:	str	x8, [sp, #16]
  413e18:	ldr	x8, [sp, #16]
  413e1c:	and	x8, x8, #0xf0000000
  413e20:	str	x8, [sp, #8]
  413e24:	cbz	x8, 413e48 <_ZdlPvm@@Base+0x450>
  413e28:	ldr	x8, [sp, #8]
  413e2c:	ldr	x9, [sp, #16]
  413e30:	eor	x8, x9, x8, lsr #24
  413e34:	str	x8, [sp, #16]
  413e38:	ldr	x8, [sp, #8]
  413e3c:	ldr	x9, [sp, #16]
  413e40:	eor	x8, x9, x8
  413e44:	str	x8, [sp, #16]
  413e48:	b	413de0 <_ZdlPvm@@Base+0x3e8>
  413e4c:	ldr	x0, [sp, #16]
  413e50:	ldp	x29, x30, [sp, #32]
  413e54:	add	sp, sp, #0x30
  413e58:	ret
  413e5c:	sub	sp, sp, #0x30
  413e60:	stp	x29, x30, [sp, #32]
  413e64:	add	x29, sp, #0x20
  413e68:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3608>
  413e6c:	add	x8, x8, #0xe1c
  413e70:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  413e74:	add	x9, x9, #0x0
  413e78:	stur	w0, [x29, #-4]
  413e7c:	str	x8, [sp, #16]
  413e80:	str	x9, [sp, #8]
  413e84:	ldr	x8, [sp, #16]
  413e88:	ldr	w9, [x8]
  413e8c:	ldur	w10, [x29, #-4]
  413e90:	cmp	w9, w10
  413e94:	b.hi	413ecc <_ZdlPvm@@Base+0x4d4>  // b.pmore
  413e98:	ldr	x8, [sp, #16]
  413e9c:	ldr	w9, [x8]
  413ea0:	cbnz	w9, 413ebc <_ZdlPvm@@Base+0x4c4>
  413ea4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413ea8:	add	x0, x0, #0xe06
  413eac:	ldr	x1, [sp, #8]
  413eb0:	ldr	x2, [sp, #8]
  413eb4:	ldr	x3, [sp, #8]
  413eb8:	bl	40b1a8 <sqrt@plt+0x96a8>
  413ebc:	ldr	x8, [sp, #16]
  413ec0:	add	x8, x8, #0x4
  413ec4:	str	x8, [sp, #16]
  413ec8:	b	413e84 <_ZdlPvm@@Base+0x48c>
  413ecc:	ldr	x8, [sp, #16]
  413ed0:	ldr	w0, [x8]
  413ed4:	ldp	x29, x30, [sp, #32]
  413ed8:	add	sp, sp, #0x30
  413edc:	ret
  413ee0:	sub	sp, sp, #0x80
  413ee4:	stp	x29, x30, [sp, #112]
  413ee8:	add	x29, sp, #0x70
  413eec:	mov	x8, xzr
  413ef0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2608>
  413ef4:	add	x9, x9, #0x81d
  413ef8:	stur	x0, [x29, #-8]
  413efc:	stur	x1, [x29, #-16]
  413f00:	stur	x2, [x29, #-24]
  413f04:	stur	w3, [x29, #-28]
  413f08:	stur	w4, [x29, #-32]
  413f0c:	ldur	x10, [x29, #-8]
  413f10:	stur	x8, [x29, #-40]
  413f14:	ldur	w11, [x29, #-28]
  413f18:	str	x9, [sp, #56]
  413f1c:	str	x10, [sp, #48]
  413f20:	cbz	w11, 413f34 <_ZdlPvm@@Base+0x53c>
  413f24:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  413f28:	add	x0, x0, #0xe74
  413f2c:	bl	401a30 <getenv@plt>
  413f30:	stur	x0, [x29, #-40]
  413f34:	mov	x8, xzr
  413f38:	stur	x8, [x29, #-48]
  413f3c:	ldur	x8, [x29, #-16]
  413f40:	cbz	x8, 413f50 <_ZdlPvm@@Base+0x558>
  413f44:	ldur	x0, [x29, #-16]
  413f48:	bl	401a30 <getenv@plt>
  413f4c:	stur	x0, [x29, #-48]
  413f50:	ldur	x8, [x29, #-48]
  413f54:	cbz	x8, 413f78 <_ZdlPvm@@Base+0x580>
  413f58:	ldur	x8, [x29, #-48]
  413f5c:	ldrb	w9, [x8]
  413f60:	cbz	w9, 413f78 <_ZdlPvm@@Base+0x580>
  413f64:	ldur	x0, [x29, #-48]
  413f68:	bl	401780 <strlen@plt>
  413f6c:	add	x8, x0, #0x1
  413f70:	str	x8, [sp, #40]
  413f74:	b	413f80 <_ZdlPvm@@Base+0x588>
  413f78:	mov	x8, xzr
  413f7c:	str	x8, [sp, #40]
  413f80:	ldr	x8, [sp, #40]
  413f84:	ldur	w9, [x29, #-32]
  413f88:	mov	w10, wzr
  413f8c:	mov	w11, #0x2                   	// #2
  413f90:	cmp	w9, #0x0
  413f94:	csel	w9, w11, w10, ne  // ne = any
  413f98:	add	x8, x8, w9, sxtw
  413f9c:	ldur	x12, [x29, #-40]
  413fa0:	str	x8, [sp, #32]
  413fa4:	cbz	x12, 413fc8 <_ZdlPvm@@Base+0x5d0>
  413fa8:	ldur	x8, [x29, #-40]
  413fac:	ldrb	w9, [x8]
  413fb0:	cbz	w9, 413fc8 <_ZdlPvm@@Base+0x5d0>
  413fb4:	ldur	x0, [x29, #-40]
  413fb8:	bl	401780 <strlen@plt>
  413fbc:	add	x8, x0, #0x1
  413fc0:	str	x8, [sp, #24]
  413fc4:	b	413fd0 <_ZdlPvm@@Base+0x5d8>
  413fc8:	mov	x8, xzr
  413fcc:	str	x8, [sp, #24]
  413fd0:	ldr	x8, [sp, #24]
  413fd4:	ldr	x9, [sp, #32]
  413fd8:	add	x8, x9, x8
  413fdc:	ldur	x10, [x29, #-24]
  413fe0:	str	x8, [sp, #16]
  413fe4:	cbz	x10, 414004 <_ZdlPvm@@Base+0x60c>
  413fe8:	ldur	x8, [x29, #-24]
  413fec:	ldrb	w9, [x8]
  413ff0:	cbz	w9, 414004 <_ZdlPvm@@Base+0x60c>
  413ff4:	ldur	x0, [x29, #-24]
  413ff8:	bl	401780 <strlen@plt>
  413ffc:	str	x0, [sp, #8]
  414000:	b	41400c <_ZdlPvm@@Base+0x614>
  414004:	mov	x8, xzr
  414008:	str	x8, [sp, #8]
  41400c:	ldr	x8, [sp, #8]
  414010:	ldr	x9, [sp, #16]
  414014:	add	x8, x9, x8
  414018:	add	x0, x8, #0x1
  41401c:	bl	401710 <_Znam@plt>
  414020:	ldr	x8, [sp, #48]
  414024:	str	x0, [x8]
  414028:	ldr	x9, [x8]
  41402c:	mov	w10, #0x0                   	// #0
  414030:	strb	w10, [x9]
  414034:	ldur	x9, [x29, #-48]
  414038:	cbz	x9, 41406c <_ZdlPvm@@Base+0x674>
  41403c:	ldur	x8, [x29, #-48]
  414040:	ldrb	w9, [x8]
  414044:	cbz	w9, 41406c <_ZdlPvm@@Base+0x674>
  414048:	ldr	x8, [sp, #48]
  41404c:	ldr	x0, [x8]
  414050:	ldur	x1, [x29, #-48]
  414054:	bl	401ad0 <strcat@plt>
  414058:	ldr	x8, [sp, #48]
  41405c:	ldr	x9, [x8]
  414060:	mov	x0, x9
  414064:	ldr	x1, [sp, #56]
  414068:	bl	401ad0 <strcat@plt>
  41406c:	ldur	w8, [x29, #-32]
  414070:	cbz	w8, 41409c <_ZdlPvm@@Base+0x6a4>
  414074:	ldr	x8, [sp, #48]
  414078:	ldr	x0, [x8]
  41407c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  414080:	add	x1, x1, #0x6ec
  414084:	bl	401ad0 <strcat@plt>
  414088:	ldr	x8, [sp, #48]
  41408c:	ldr	x9, [x8]
  414090:	mov	x0, x9
  414094:	ldr	x1, [sp, #56]
  414098:	bl	401ad0 <strcat@plt>
  41409c:	ldur	x8, [x29, #-40]
  4140a0:	cbz	x8, 4140d4 <_ZdlPvm@@Base+0x6dc>
  4140a4:	ldur	x8, [x29, #-40]
  4140a8:	ldrb	w9, [x8]
  4140ac:	cbz	w9, 4140d4 <_ZdlPvm@@Base+0x6dc>
  4140b0:	ldr	x8, [sp, #48]
  4140b4:	ldr	x0, [x8]
  4140b8:	ldur	x1, [x29, #-40]
  4140bc:	bl	401ad0 <strcat@plt>
  4140c0:	ldr	x8, [sp, #48]
  4140c4:	ldr	x9, [x8]
  4140c8:	mov	x0, x9
  4140cc:	ldr	x1, [sp, #56]
  4140d0:	bl	401ad0 <strcat@plt>
  4140d4:	ldur	x8, [x29, #-24]
  4140d8:	cbz	x8, 4140f8 <_ZdlPvm@@Base+0x700>
  4140dc:	ldur	x8, [x29, #-24]
  4140e0:	ldrb	w9, [x8]
  4140e4:	cbz	w9, 4140f8 <_ZdlPvm@@Base+0x700>
  4140e8:	ldr	x8, [sp, #48]
  4140ec:	ldr	x0, [x8]
  4140f0:	ldur	x1, [x29, #-24]
  4140f4:	bl	401ad0 <strcat@plt>
  4140f8:	ldr	x8, [sp, #48]
  4140fc:	ldr	x0, [x8]
  414100:	bl	401780 <strlen@plt>
  414104:	ldr	x8, [sp, #48]
  414108:	str	w0, [x8, #8]
  41410c:	ldp	x29, x30, [sp, #112]
  414110:	add	sp, sp, #0x80
  414114:	ret
  414118:	sub	sp, sp, #0x20
  41411c:	stp	x29, x30, [sp, #16]
  414120:	add	x29, sp, #0x10
  414124:	str	x0, [sp, #8]
  414128:	ldr	x8, [sp, #8]
  41412c:	ldr	x8, [x8]
  414130:	str	x8, [sp]
  414134:	cbz	x8, 414140 <_ZdlPvm@@Base+0x748>
  414138:	ldr	x0, [sp]
  41413c:	bl	401970 <_ZdaPv@plt>
  414140:	ldp	x29, x30, [sp, #16]
  414144:	add	sp, sp, #0x20
  414148:	ret
  41414c:	sub	sp, sp, #0x50
  414150:	stp	x29, x30, [sp, #64]
  414154:	add	x29, sp, #0x40
  414158:	stur	x0, [x29, #-8]
  41415c:	stur	x1, [x29, #-16]
  414160:	ldur	x8, [x29, #-8]
  414164:	ldr	x9, [x8]
  414168:	stur	x9, [x29, #-24]
  41416c:	ldur	x0, [x29, #-24]
  414170:	str	x8, [sp, #16]
  414174:	bl	401780 <strlen@plt>
  414178:	stur	w0, [x29, #-28]
  41417c:	ldur	x0, [x29, #-16]
  414180:	bl	401780 <strlen@plt>
  414184:	str	w0, [sp, #32]
  414188:	ldur	w10, [x29, #-28]
  41418c:	add	w10, w10, #0x1
  414190:	ldr	w11, [sp, #32]
  414194:	add	w10, w10, w11
  414198:	add	w10, w10, #0x1
  41419c:	mov	w8, w10
  4141a0:	ubfx	x0, x8, #0, #32
  4141a4:	bl	401710 <_Znam@plt>
  4141a8:	ldr	x8, [sp, #16]
  4141ac:	str	x0, [x8]
  4141b0:	ldr	x0, [x8]
  4141b4:	ldur	x1, [x29, #-24]
  4141b8:	ldur	w10, [x29, #-28]
  4141bc:	ldr	w11, [x8, #8]
  4141c0:	subs	w10, w10, w11
  4141c4:	mov	w9, w10
  4141c8:	ubfx	x2, x9, #0, #32
  4141cc:	bl	401730 <memcpy@plt>
  4141d0:	ldr	x8, [sp, #16]
  4141d4:	ldr	x9, [x8]
  4141d8:	str	x9, [sp, #24]
  4141dc:	ldur	w10, [x29, #-28]
  4141e0:	ldr	w11, [x8, #8]
  4141e4:	subs	w10, w10, w11
  4141e8:	ldr	x9, [sp, #24]
  4141ec:	mov	w12, w10
  4141f0:	ubfx	x12, x12, #0, #32
  4141f4:	add	x9, x9, x12
  4141f8:	str	x9, [sp, #24]
  4141fc:	ldr	w10, [x8, #8]
  414200:	cbnz	w10, 414218 <_ZdlPvm@@Base+0x820>
  414204:	ldr	x8, [sp, #24]
  414208:	add	x9, x8, #0x1
  41420c:	str	x9, [sp, #24]
  414210:	mov	w10, #0x3a                  	// #58
  414214:	strb	w10, [x8]
  414218:	ldr	x0, [sp, #24]
  41421c:	ldur	x1, [x29, #-16]
  414220:	ldr	w8, [sp, #32]
  414224:	mov	w2, w8
  414228:	bl	401730 <memcpy@plt>
  41422c:	ldr	w8, [sp, #32]
  414230:	mov	w9, w8
  414234:	ldr	x10, [sp, #24]
  414238:	add	x9, x10, x9
  41423c:	str	x9, [sp, #24]
  414240:	ldr	x9, [sp, #16]
  414244:	ldr	w8, [x9, #8]
  414248:	cmp	w8, #0x0
  41424c:	cset	w8, ls  // ls = plast
  414250:	tbnz	w8, #0, 4142b8 <_ZdlPvm@@Base+0x8c0>
  414254:	ldr	x8, [sp, #24]
  414258:	add	x9, x8, #0x1
  41425c:	str	x9, [sp, #24]
  414260:	mov	w10, #0x3a                  	// #58
  414264:	strb	w10, [x8]
  414268:	ldr	x0, [sp, #24]
  41426c:	ldur	x8, [x29, #-24]
  414270:	ldur	w10, [x29, #-28]
  414274:	mov	w9, w10
  414278:	add	x8, x8, x9
  41427c:	ldr	x9, [sp, #16]
  414280:	ldr	w10, [x9, #8]
  414284:	mov	w11, w10
  414288:	mov	x12, xzr
  41428c:	subs	x11, x12, x11
  414290:	add	x1, x8, x11
  414294:	ldr	w10, [x9, #8]
  414298:	mov	w2, w10
  41429c:	bl	401730 <memcpy@plt>
  4142a0:	ldr	x8, [sp, #16]
  4142a4:	ldr	w10, [x8, #8]
  4142a8:	mov	w9, w10
  4142ac:	ldr	x11, [sp, #24]
  4142b0:	add	x9, x11, x9
  4142b4:	str	x9, [sp, #24]
  4142b8:	ldr	x8, [sp, #24]
  4142bc:	add	x9, x8, #0x1
  4142c0:	str	x9, [sp, #24]
  4142c4:	mov	w10, #0x0                   	// #0
  4142c8:	strb	w10, [x8]
  4142cc:	ldur	x8, [x29, #-24]
  4142d0:	str	x8, [sp, #8]
  4142d4:	cbz	x8, 4142e0 <_ZdlPvm@@Base+0x8e8>
  4142d8:	ldr	x0, [sp, #8]
  4142dc:	bl	401970 <_ZdaPv@plt>
  4142e0:	ldp	x29, x30, [sp, #64]
  4142e4:	add	sp, sp, #0x50
  4142e8:	ret
  4142ec:	sub	sp, sp, #0x90
  4142f0:	stp	x29, x30, [sp, #128]
  4142f4:	add	x29, sp, #0x80
  4142f8:	mov	w8, #0x61                  	// #97
  4142fc:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3608>
  414300:	add	x9, x9, #0xe79
  414304:	stur	x0, [x29, #-16]
  414308:	stur	x1, [x29, #-24]
  41430c:	stur	x2, [x29, #-32]
  414310:	ldur	x10, [x29, #-16]
  414314:	ldur	x11, [x29, #-24]
  414318:	cmp	x11, #0x0
  41431c:	cset	w12, ne  // ne = any
  414320:	and	w0, w12, #0x1
  414324:	mov	w1, w8
  414328:	mov	x2, x9
  41432c:	str	x10, [sp, #24]
  414330:	bl	4094ec <sqrt@plt+0x79ec>
  414334:	ldur	x9, [x29, #-24]
  414338:	ldrb	w8, [x9]
  41433c:	cmp	w8, #0x2f
  414340:	b.eq	414354 <_ZdlPvm@@Base+0x95c>  // b.none
  414344:	ldr	x8, [sp, #24]
  414348:	ldr	x9, [x8]
  41434c:	ldrb	w10, [x9]
  414350:	cbnz	w10, 4143a0 <_ZdlPvm@@Base+0x9a8>
  414354:	ldur	x0, [x29, #-24]
  414358:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  41435c:	add	x1, x1, #0x84c
  414360:	bl	4019a0 <fopen@plt>
  414364:	stur	x0, [x29, #-40]
  414368:	ldur	x8, [x29, #-40]
  41436c:	cbz	x8, 414394 <_ZdlPvm@@Base+0x99c>
  414370:	ldur	x8, [x29, #-32]
  414374:	cbz	x8, 414388 <_ZdlPvm@@Base+0x990>
  414378:	ldur	x0, [x29, #-24]
  41437c:	bl	4148b0 <_ZdlPvm@@Base+0xeb8>
  414380:	ldur	x8, [x29, #-32]
  414384:	str	x0, [x8]
  414388:	ldur	x8, [x29, #-40]
  41438c:	stur	x8, [x29, #-8]
  414390:	b	414550 <_ZdlPvm@@Base+0xb58>
  414394:	mov	x8, xzr
  414398:	stur	x8, [x29, #-8]
  41439c:	b	414550 <_ZdlPvm@@Base+0xb58>
  4143a0:	ldur	x0, [x29, #-24]
  4143a4:	bl	401780 <strlen@plt>
  4143a8:	stur	w0, [x29, #-44]
  4143ac:	ldr	x8, [sp, #24]
  4143b0:	ldr	x9, [x8]
  4143b4:	stur	x9, [x29, #-56]
  4143b8:	ldur	x0, [x29, #-56]
  4143bc:	mov	w1, #0x3a                  	// #58
  4143c0:	bl	401830 <strchr@plt>
  4143c4:	str	x0, [sp, #64]
  4143c8:	ldr	x8, [sp, #64]
  4143cc:	cbnz	x8, 4143e4 <_ZdlPvm@@Base+0x9ec>
  4143d0:	ldur	x0, [x29, #-56]
  4143d4:	mov	w8, wzr
  4143d8:	mov	w1, w8
  4143dc:	bl	401830 <strchr@plt>
  4143e0:	str	x0, [sp, #64]
  4143e4:	ldr	x8, [sp, #64]
  4143e8:	ldur	x9, [x29, #-56]
  4143ec:	mov	w10, #0x0                   	// #0
  4143f0:	cmp	x8, x9
  4143f4:	str	w10, [sp, #20]
  4143f8:	b.ls	41441c <_ZdlPvm@@Base+0xa24>  // b.plast
  4143fc:	ldr	x8, [sp, #64]
  414400:	ldurb	w1, [x8, #-1]
  414404:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  414408:	add	x0, x0, #0x943
  41440c:	bl	401830 <strchr@plt>
  414410:	cmp	x0, #0x0
  414414:	cset	w9, eq  // eq = none
  414418:	str	w9, [sp, #20]
  41441c:	ldr	w8, [sp, #20]
  414420:	and	w8, w8, #0x1
  414424:	str	w8, [sp, #60]
  414428:	ldr	x9, [sp, #64]
  41442c:	ldur	x10, [x29, #-56]
  414430:	subs	x9, x9, x10
  414434:	ldrsw	x10, [sp, #60]
  414438:	add	x9, x9, x10
  41443c:	ldur	w8, [x29, #-44]
  414440:	mov	w10, w8
  414444:	add	x9, x9, x10
  414448:	add	x0, x9, #0x1
  41444c:	bl	401710 <_Znam@plt>
  414450:	str	x0, [sp, #48]
  414454:	ldr	x0, [sp, #48]
  414458:	ldur	x1, [x29, #-56]
  41445c:	ldr	x9, [sp, #64]
  414460:	ldur	x10, [x29, #-56]
  414464:	subs	x2, x9, x10
  414468:	bl	401730 <memcpy@plt>
  41446c:	ldr	w8, [sp, #60]
  414470:	cbz	w8, 414490 <_ZdlPvm@@Base+0xa98>
  414474:	ldr	x8, [sp, #48]
  414478:	ldr	x9, [sp, #64]
  41447c:	ldur	x10, [x29, #-56]
  414480:	subs	x9, x9, x10
  414484:	add	x8, x8, x9
  414488:	mov	w11, #0x2f                  	// #47
  41448c:	strb	w11, [x8]
  414490:	ldr	x8, [sp, #48]
  414494:	ldr	x9, [sp, #64]
  414498:	ldur	x10, [x29, #-56]
  41449c:	subs	x9, x9, x10
  4144a0:	add	x8, x8, x9
  4144a4:	ldrsw	x9, [sp, #60]
  4144a8:	add	x0, x8, x9
  4144ac:	ldur	x1, [x29, #-24]
  4144b0:	bl	401850 <strcpy@plt>
  4144b4:	ldr	x8, [sp, #48]
  4144b8:	mov	x0, x8
  4144bc:	bl	4148b0 <_ZdlPvm@@Base+0xeb8>
  4144c0:	str	x0, [sp, #40]
  4144c4:	ldr	x8, [sp, #48]
  4144c8:	str	x8, [sp, #8]
  4144cc:	cbz	x8, 4144d8 <_ZdlPvm@@Base+0xae0>
  4144d0:	ldr	x0, [sp, #8]
  4144d4:	bl	401970 <_ZdaPv@plt>
  4144d8:	ldr	x0, [sp, #40]
  4144dc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  4144e0:	add	x1, x1, #0x84c
  4144e4:	bl	4019a0 <fopen@plt>
  4144e8:	str	x0, [sp, #32]
  4144ec:	ldr	x8, [sp, #32]
  4144f0:	cbz	x8, 414520 <_ZdlPvm@@Base+0xb28>
  4144f4:	ldur	x8, [x29, #-32]
  4144f8:	cbz	x8, 41450c <_ZdlPvm@@Base+0xb14>
  4144fc:	ldr	x8, [sp, #40]
  414500:	ldur	x9, [x29, #-32]
  414504:	str	x8, [x9]
  414508:	b	414514 <_ZdlPvm@@Base+0xb1c>
  41450c:	ldr	x0, [sp, #40]
  414510:	bl	401820 <free@plt>
  414514:	ldr	x8, [sp, #32]
  414518:	stur	x8, [x29, #-8]
  41451c:	b	414550 <_ZdlPvm@@Base+0xb58>
  414520:	ldr	x0, [sp, #40]
  414524:	bl	401820 <free@plt>
  414528:	ldr	x8, [sp, #64]
  41452c:	ldrb	w9, [x8]
  414530:	cbnz	w9, 414538 <_ZdlPvm@@Base+0xb40>
  414534:	b	414548 <_ZdlPvm@@Base+0xb50>
  414538:	ldr	x8, [sp, #64]
  41453c:	add	x8, x8, #0x1
  414540:	stur	x8, [x29, #-56]
  414544:	b	4143b8 <_ZdlPvm@@Base+0x9c0>
  414548:	mov	x8, xzr
  41454c:	stur	x8, [x29, #-8]
  414550:	ldur	x0, [x29, #-8]
  414554:	ldp	x29, x30, [sp, #128]
  414558:	add	sp, sp, #0x90
  41455c:	ret
  414560:	sub	sp, sp, #0xb0
  414564:	stp	x29, x30, [sp, #160]
  414568:	add	x29, sp, #0xa0
  41456c:	stur	x0, [x29, #-16]
  414570:	stur	x1, [x29, #-24]
  414574:	stur	x2, [x29, #-32]
  414578:	stur	x3, [x29, #-40]
  41457c:	ldur	x8, [x29, #-16]
  414580:	ldur	x9, [x29, #-40]
  414584:	str	x8, [sp, #32]
  414588:	cbnz	x9, 414598 <_ZdlPvm@@Base+0xba0>
  41458c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3608>
  414590:	add	x8, x8, #0x84c
  414594:	stur	x8, [x29, #-40]
  414598:	ldur	x0, [x29, #-40]
  41459c:	mov	w1, #0x72                  	// #114
  4145a0:	bl	401830 <strchr@plt>
  4145a4:	cmp	x0, #0x0
  4145a8:	cset	w8, ne  // ne = any
  4145ac:	and	w8, w8, #0x1
  4145b0:	sturb	w8, [x29, #-41]
  4145b4:	ldur	x9, [x29, #-24]
  4145b8:	cbz	x9, 4145d0 <_ZdlPvm@@Base+0xbd8>
  4145bc:	ldur	x0, [x29, #-24]
  4145c0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3608>
  4145c4:	add	x1, x1, #0x3f6
  4145c8:	bl	4019b0 <strcmp@plt>
  4145cc:	cbnz	w0, 41463c <_ZdlPvm@@Base+0xc44>
  4145d0:	ldur	x8, [x29, #-32]
  4145d4:	cbz	x8, 414600 <_ZdlPvm@@Base+0xc08>
  4145d8:	ldurb	w8, [x29, #-41]
  4145dc:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3608>
  4145e0:	add	x9, x9, #0xea0
  4145e4:	adrp	x10, 417000 <_ZdlPvm@@Base+0x3608>
  4145e8:	add	x10, x10, #0xe9a
  4145ec:	tst	w8, #0x1
  4145f0:	csel	x0, x10, x9, ne  // ne = any
  4145f4:	bl	4148b0 <_ZdlPvm@@Base+0xeb8>
  4145f8:	ldur	x9, [x29, #-32]
  4145fc:	str	x0, [x9]
  414600:	ldurb	w8, [x29, #-41]
  414604:	tbnz	w8, #0, 41460c <_ZdlPvm@@Base+0xc14>
  414608:	b	414620 <_ZdlPvm@@Base+0xc28>
  41460c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414610:	add	x8, x8, #0x320
  414614:	ldr	x8, [x8]
  414618:	str	x8, [sp, #24]
  41461c:	b	414630 <_ZdlPvm@@Base+0xc38>
  414620:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414624:	add	x8, x8, #0x328
  414628:	ldr	x8, [x8]
  41462c:	str	x8, [sp, #24]
  414630:	ldr	x8, [sp, #24]
  414634:	stur	x8, [x29, #-8]
  414638:	b	4148a0 <_ZdlPvm@@Base+0xea8>
  41463c:	ldurb	w8, [x29, #-41]
  414640:	tbnz	w8, #0, 414648 <_ZdlPvm@@Base+0xc50>
  414644:	b	414668 <_ZdlPvm@@Base+0xc70>
  414648:	ldur	x8, [x29, #-24]
  41464c:	ldrb	w9, [x8]
  414650:	cmp	w9, #0x2f
  414654:	b.eq	414668 <_ZdlPvm@@Base+0xc70>  // b.none
  414658:	ldr	x8, [sp, #32]
  41465c:	ldr	x9, [x8]
  414660:	ldrb	w10, [x9]
  414664:	cbnz	w10, 4146b0 <_ZdlPvm@@Base+0xcb8>
  414668:	ldur	x0, [x29, #-24]
  41466c:	ldur	x1, [x29, #-40]
  414670:	bl	4019a0 <fopen@plt>
  414674:	stur	x0, [x29, #-56]
  414678:	ldur	x8, [x29, #-56]
  41467c:	cbz	x8, 4146a4 <_ZdlPvm@@Base+0xcac>
  414680:	ldur	x8, [x29, #-32]
  414684:	cbz	x8, 414698 <_ZdlPvm@@Base+0xca0>
  414688:	ldur	x0, [x29, #-24]
  41468c:	bl	4148b0 <_ZdlPvm@@Base+0xeb8>
  414690:	ldur	x8, [x29, #-32]
  414694:	str	x0, [x8]
  414698:	ldur	x8, [x29, #-56]
  41469c:	stur	x8, [x29, #-8]
  4146a0:	b	4148a0 <_ZdlPvm@@Base+0xea8>
  4146a4:	mov	x8, xzr
  4146a8:	stur	x8, [x29, #-8]
  4146ac:	b	4148a0 <_ZdlPvm@@Base+0xea8>
  4146b0:	ldur	x0, [x29, #-24]
  4146b4:	bl	401780 <strlen@plt>
  4146b8:	stur	w0, [x29, #-60]
  4146bc:	ldr	x8, [sp, #32]
  4146c0:	ldr	x9, [x8]
  4146c4:	stur	x9, [x29, #-72]
  4146c8:	ldur	x0, [x29, #-72]
  4146cc:	mov	w1, #0x3a                  	// #58
  4146d0:	bl	401830 <strchr@plt>
  4146d4:	str	x0, [sp, #80]
  4146d8:	ldr	x8, [sp, #80]
  4146dc:	cbnz	x8, 4146f4 <_ZdlPvm@@Base+0xcfc>
  4146e0:	ldur	x0, [x29, #-72]
  4146e4:	mov	w8, wzr
  4146e8:	mov	w1, w8
  4146ec:	bl	401830 <strchr@plt>
  4146f0:	str	x0, [sp, #80]
  4146f4:	ldr	x8, [sp, #80]
  4146f8:	ldur	x9, [x29, #-72]
  4146fc:	mov	w10, #0x0                   	// #0
  414700:	cmp	x8, x9
  414704:	str	w10, [sp, #20]
  414708:	b.ls	41472c <_ZdlPvm@@Base+0xd34>  // b.plast
  41470c:	ldr	x8, [sp, #80]
  414710:	ldurb	w1, [x8, #-1]
  414714:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  414718:	add	x0, x0, #0x943
  41471c:	bl	401830 <strchr@plt>
  414720:	cmp	x0, #0x0
  414724:	cset	w9, eq  // eq = none
  414728:	str	w9, [sp, #20]
  41472c:	ldr	w8, [sp, #20]
  414730:	and	w8, w8, #0x1
  414734:	str	w8, [sp, #76]
  414738:	ldr	x9, [sp, #80]
  41473c:	ldur	x10, [x29, #-72]
  414740:	subs	x9, x9, x10
  414744:	ldrsw	x10, [sp, #76]
  414748:	add	x9, x9, x10
  41474c:	ldur	w8, [x29, #-60]
  414750:	mov	w10, w8
  414754:	add	x9, x9, x10
  414758:	add	x0, x9, #0x1
  41475c:	bl	401710 <_Znam@plt>
  414760:	str	x0, [sp, #64]
  414764:	ldr	x0, [sp, #64]
  414768:	ldur	x1, [x29, #-72]
  41476c:	ldr	x9, [sp, #80]
  414770:	ldur	x10, [x29, #-72]
  414774:	subs	x2, x9, x10
  414778:	bl	401730 <memcpy@plt>
  41477c:	ldr	w8, [sp, #76]
  414780:	cbz	w8, 4147a0 <_ZdlPvm@@Base+0xda8>
  414784:	ldr	x8, [sp, #64]
  414788:	ldr	x9, [sp, #80]
  41478c:	ldur	x10, [x29, #-72]
  414790:	subs	x9, x9, x10
  414794:	add	x8, x8, x9
  414798:	mov	w11, #0x2f                  	// #47
  41479c:	strb	w11, [x8]
  4147a0:	ldr	x8, [sp, #64]
  4147a4:	ldr	x9, [sp, #80]
  4147a8:	ldur	x10, [x29, #-72]
  4147ac:	subs	x9, x9, x10
  4147b0:	add	x8, x8, x9
  4147b4:	ldrsw	x9, [sp, #76]
  4147b8:	add	x0, x8, x9
  4147bc:	ldur	x1, [x29, #-24]
  4147c0:	bl	401850 <strcpy@plt>
  4147c4:	ldr	x8, [sp, #64]
  4147c8:	mov	x0, x8
  4147cc:	bl	4148b0 <_ZdlPvm@@Base+0xeb8>
  4147d0:	str	x0, [sp, #56]
  4147d4:	ldr	x8, [sp, #64]
  4147d8:	str	x8, [sp, #8]
  4147dc:	cbz	x8, 4147e8 <_ZdlPvm@@Base+0xdf0>
  4147e0:	ldr	x0, [sp, #8]
  4147e4:	bl	401970 <_ZdaPv@plt>
  4147e8:	ldr	x0, [sp, #56]
  4147ec:	ldur	x1, [x29, #-40]
  4147f0:	bl	4019a0 <fopen@plt>
  4147f4:	str	x0, [sp, #48]
  4147f8:	ldr	x8, [sp, #48]
  4147fc:	cbz	x8, 41482c <_ZdlPvm@@Base+0xe34>
  414800:	ldur	x8, [x29, #-32]
  414804:	cbz	x8, 414818 <_ZdlPvm@@Base+0xe20>
  414808:	ldr	x8, [sp, #56]
  41480c:	ldur	x9, [x29, #-32]
  414810:	str	x8, [x9]
  414814:	b	414820 <_ZdlPvm@@Base+0xe28>
  414818:	ldr	x0, [sp, #56]
  41481c:	bl	401820 <free@plt>
  414820:	ldr	x8, [sp, #48]
  414824:	stur	x8, [x29, #-8]
  414828:	b	4148a0 <_ZdlPvm@@Base+0xea8>
  41482c:	bl	401980 <__errno_location@plt>
  414830:	ldr	w8, [x0]
  414834:	str	w8, [sp, #44]
  414838:	ldr	x0, [sp, #56]
  41483c:	bl	401820 <free@plt>
  414840:	ldr	w8, [sp, #44]
  414844:	cmp	w8, #0x2
  414848:	b.eq	41486c <_ZdlPvm@@Base+0xe74>  // b.none
  41484c:	ldr	w8, [sp, #44]
  414850:	str	w8, [sp, #4]
  414854:	bl	401980 <__errno_location@plt>
  414858:	ldr	w8, [sp, #4]
  41485c:	str	w8, [x0]
  414860:	mov	x9, xzr
  414864:	stur	x9, [x29, #-8]
  414868:	b	4148a0 <_ZdlPvm@@Base+0xea8>
  41486c:	ldr	x8, [sp, #80]
  414870:	ldrb	w9, [x8]
  414874:	cbnz	w9, 41487c <_ZdlPvm@@Base+0xe84>
  414878:	b	41488c <_ZdlPvm@@Base+0xe94>
  41487c:	ldr	x8, [sp, #80]
  414880:	add	x8, x8, #0x1
  414884:	stur	x8, [x29, #-72]
  414888:	b	4146c8 <_ZdlPvm@@Base+0xcd0>
  41488c:	bl	401980 <__errno_location@plt>
  414890:	mov	w8, #0x2                   	// #2
  414894:	str	w8, [x0]
  414898:	mov	x9, xzr
  41489c:	stur	x9, [x29, #-8]
  4148a0:	ldur	x0, [x29, #-8]
  4148a4:	ldp	x29, x30, [sp, #160]
  4148a8:	add	sp, sp, #0xb0
  4148ac:	ret
  4148b0:	sub	sp, sp, #0x30
  4148b4:	stp	x29, x30, [sp, #32]
  4148b8:	add	x29, sp, #0x20
  4148bc:	str	x0, [sp, #16]
  4148c0:	ldr	x8, [sp, #16]
  4148c4:	cbnz	x8, 4148d4 <_ZdlPvm@@Base+0xedc>
  4148c8:	mov	x8, xzr
  4148cc:	stur	x8, [x29, #-8]
  4148d0:	b	4148fc <_ZdlPvm@@Base+0xf04>
  4148d4:	ldr	x0, [sp, #16]
  4148d8:	bl	401780 <strlen@plt>
  4148dc:	add	x0, x0, #0x1
  4148e0:	bl	4019f0 <malloc@plt>
  4148e4:	str	x0, [sp, #8]
  4148e8:	ldr	x0, [sp, #8]
  4148ec:	ldr	x1, [sp, #16]
  4148f0:	bl	401850 <strcpy@plt>
  4148f4:	ldr	x8, [sp, #8]
  4148f8:	stur	x8, [x29, #-8]
  4148fc:	ldur	x0, [x29, #-8]
  414900:	ldp	x29, x30, [sp, #32]
  414904:	add	sp, sp, #0x30
  414908:	ret
  41490c:	sub	sp, sp, #0xb0
  414910:	stp	x29, x30, [sp, #160]
  414914:	add	x29, sp, #0xa0
  414918:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  41491c:	add	x8, x8, #0x520
  414920:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3608>
  414924:	add	x9, x9, #0xeb8
  414928:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  41492c:	add	x10, x10, #0x52c
  414930:	adrp	x11, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  414934:	add	x11, x11, #0x528
  414938:	adrp	x12, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  41493c:	add	x12, x12, #0x530
  414940:	adrp	x13, 42f000 <stderr@@GLIBC_2.17+0x1cd0>
  414944:	add	x13, x13, #0x538
  414948:	adrp	x14, 42e000 <stderr@@GLIBC_2.17+0xcd0>
  41494c:	add	x14, x14, #0x0
  414950:	stur	x0, [x29, #-8]
  414954:	stur	x1, [x29, #-16]
  414958:	stur	w2, [x29, #-20]
  41495c:	ldur	x15, [x29, #-8]
  414960:	ldur	x16, [x29, #-16]
  414964:	str	x8, [sp, #80]
  414968:	str	x9, [sp, #72]
  41496c:	str	x10, [sp, #64]
  414970:	str	x11, [sp, #56]
  414974:	str	x12, [sp, #48]
  414978:	str	x13, [sp, #40]
  41497c:	str	x14, [sp, #32]
  414980:	str	x15, [sp, #24]
  414984:	cbnz	x16, 414998 <_ZdlPvm@@Base+0xfa0>
  414988:	mov	x8, xzr
  41498c:	ldr	x9, [sp, #24]
  414990:	str	x8, [x9]
  414994:	b	414e90 <_ZdlPvm@@Base+0x1498>
  414998:	ldur	x8, [x29, #-16]
  41499c:	ldrb	w9, [x8]
  4149a0:	cbnz	w9, 4149b8 <_ZdlPvm@@Base+0xfc0>
  4149a4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1608>
  4149a8:	add	x8, x8, #0x99b
  4149ac:	ldr	x9, [sp, #24]
  4149b0:	str	x8, [x9]
  4149b4:	b	414e90 <_ZdlPvm@@Base+0x1498>
  4149b8:	ldr	x8, [sp, #80]
  4149bc:	ldr	x9, [x8]
  4149c0:	cbnz	x9, 414a4c <_ZdlPvm@@Base+0x1054>
  4149c4:	ldr	x8, [sp, #72]
  4149c8:	ldr	w9, [x8]
  4149cc:	ldr	x10, [sp, #64]
  4149d0:	str	w9, [x10]
  4149d4:	ldrsw	x11, [x10]
  4149d8:	mov	x12, #0x8                   	// #8
  4149dc:	mul	x13, x11, x12
  4149e0:	umulh	x11, x11, x12
  4149e4:	mov	x12, #0xffffffffffffffff    	// #-1
  4149e8:	cmp	x11, #0x0
  4149ec:	csel	x0, x12, x13, ne  // ne = any
  4149f0:	bl	401710 <_Znam@plt>
  4149f4:	ldr	x8, [sp, #80]
  4149f8:	str	x0, [x8]
  4149fc:	stur	wzr, [x29, #-24]
  414a00:	ldur	w8, [x29, #-24]
  414a04:	ldr	x9, [sp, #64]
  414a08:	ldr	w10, [x9]
  414a0c:	cmp	w8, w10
  414a10:	b.ge	414a44 <_ZdlPvm@@Base+0x104c>  // b.tcont
  414a14:	ldr	x8, [sp, #80]
  414a18:	ldr	x9, [x8]
  414a1c:	ldursw	x10, [x29, #-24]
  414a20:	mov	x11, #0x8                   	// #8
  414a24:	mul	x10, x11, x10
  414a28:	add	x9, x9, x10
  414a2c:	mov	x10, xzr
  414a30:	str	x10, [x9]
  414a34:	ldur	w8, [x29, #-24]
  414a38:	add	w8, w8, #0x1
  414a3c:	stur	w8, [x29, #-24]
  414a40:	b	414a00 <_ZdlPvm@@Base+0x1008>
  414a44:	ldr	x8, [sp, #56]
  414a48:	str	wzr, [x8]
  414a4c:	ldur	x0, [x29, #-16]
  414a50:	bl	414e9c <_ZdlPvm@@Base+0x14a4>
  414a54:	stur	w0, [x29, #-28]
  414a58:	ldr	x8, [sp, #80]
  414a5c:	ldr	x9, [x8]
  414a60:	ldur	w10, [x29, #-28]
  414a64:	ldr	x11, [sp, #64]
  414a68:	ldr	w12, [x11]
  414a6c:	udiv	w13, w10, w12
  414a70:	mul	w12, w13, w12
  414a74:	subs	w10, w10, w12
  414a78:	mov	w14, w10
  414a7c:	ubfx	x14, x14, #0, #32
  414a80:	mov	x15, #0x8                   	// #8
  414a84:	mul	x14, x15, x14
  414a88:	add	x9, x9, x14
  414a8c:	stur	x9, [x29, #-40]
  414a90:	ldur	x8, [x29, #-40]
  414a94:	ldr	x8, [x8]
  414a98:	cbz	x8, 414b18 <_ZdlPvm@@Base+0x1120>
  414a9c:	ldur	x0, [x29, #-16]
  414aa0:	ldur	x8, [x29, #-40]
  414aa4:	ldr	x1, [x8]
  414aa8:	bl	4019b0 <strcmp@plt>
  414aac:	cbnz	w0, 414ac4 <_ZdlPvm@@Base+0x10cc>
  414ab0:	ldur	x8, [x29, #-40]
  414ab4:	ldr	x8, [x8]
  414ab8:	ldr	x9, [sp, #24]
  414abc:	str	x8, [x9]
  414ac0:	b	414e90 <_ZdlPvm@@Base+0x1498>
  414ac4:	ldur	x8, [x29, #-40]
  414ac8:	ldr	x9, [sp, #80]
  414acc:	ldr	x10, [x9]
  414ad0:	cmp	x8, x10
  414ad4:	b.ne	414b04 <_ZdlPvm@@Base+0x110c>  // b.any
  414ad8:	ldr	x8, [sp, #80]
  414adc:	ldr	x9, [x8]
  414ae0:	ldr	x10, [sp, #64]
  414ae4:	ldrsw	x11, [x10]
  414ae8:	mov	x12, #0x8                   	// #8
  414aec:	mul	x11, x12, x11
  414af0:	add	x9, x9, x11
  414af4:	mov	x11, #0xfffffffffffffff8    	// #-8
  414af8:	add	x9, x9, x11
  414afc:	stur	x9, [x29, #-40]
  414b00:	b	414b14 <_ZdlPvm@@Base+0x111c>
  414b04:	ldur	x8, [x29, #-40]
  414b08:	mov	x9, #0xfffffffffffffff8    	// #-8
  414b0c:	add	x8, x8, x9
  414b10:	stur	x8, [x29, #-40]
  414b14:	b	414a90 <_ZdlPvm@@Base+0x1098>
  414b18:	ldur	w8, [x29, #-20]
  414b1c:	cmp	w8, #0x2
  414b20:	b.ne	414b34 <_ZdlPvm@@Base+0x113c>  // b.any
  414b24:	mov	x8, xzr
  414b28:	ldr	x9, [sp, #24]
  414b2c:	str	x8, [x9]
  414b30:	b	414e90 <_ZdlPvm@@Base+0x1498>
  414b34:	ldr	x8, [sp, #56]
  414b38:	ldr	w9, [x8]
  414b3c:	ldr	x10, [sp, #64]
  414b40:	ldr	w11, [x10]
  414b44:	subs	w11, w11, #0x1
  414b48:	cmp	w9, w11
  414b4c:	b.ge	414b88 <_ZdlPvm@@Base+0x1190>  // b.tcont
  414b50:	ldr	x8, [sp, #56]
  414b54:	ldr	w9, [x8]
  414b58:	scvtf	d0, w9
  414b5c:	ldr	x10, [sp, #64]
  414b60:	ldr	w9, [x10]
  414b64:	scvtf	d1, w9
  414b68:	mov	x11, #0x3333333333333333    	// #3689348814741910323
  414b6c:	movk	x11, #0x3fd3, lsl #48
  414b70:	fmov	d2, x11
  414b74:	fmul	d1, d1, d2
  414b78:	fcmp	d0, d1
  414b7c:	cset	w9, ge  // ge = tcont
  414b80:	tbnz	w9, #0, 414b88 <_ZdlPvm@@Base+0x1190>
  414b84:	b	414da4 <_ZdlPvm@@Base+0x13ac>
  414b88:	ldr	x8, [sp, #80]
  414b8c:	ldr	x9, [x8]
  414b90:	stur	x9, [x29, #-48]
  414b94:	ldr	x9, [sp, #64]
  414b98:	ldr	w10, [x9]
  414b9c:	stur	w10, [x29, #-52]
  414ba0:	mov	w10, #0x1                   	// #1
  414ba4:	stur	w10, [x29, #-56]
  414ba8:	ldursw	x8, [x29, #-56]
  414bac:	ldr	x9, [sp, #72]
  414bb0:	ldr	w10, [x9, x8, lsl #2]
  414bb4:	ldur	w11, [x29, #-52]
  414bb8:	cmp	w10, w11
  414bbc:	b.hi	414bf8 <_ZdlPvm@@Base+0x1200>  // b.pmore
  414bc0:	ldursw	x8, [x29, #-56]
  414bc4:	ldr	x9, [sp, #72]
  414bc8:	ldr	w10, [x9, x8, lsl #2]
  414bcc:	cbnz	w10, 414be8 <_ZdlPvm@@Base+0x11f0>
  414bd0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3608>
  414bd4:	add	x0, x0, #0xea7
  414bd8:	ldr	x1, [sp, #32]
  414bdc:	ldr	x2, [sp, #32]
  414be0:	ldr	x3, [sp, #32]
  414be4:	bl	40b1a8 <sqrt@plt+0x96a8>
  414be8:	ldur	w8, [x29, #-56]
  414bec:	add	w8, w8, #0x1
  414bf0:	stur	w8, [x29, #-56]
  414bf4:	b	414ba8 <_ZdlPvm@@Base+0x11b0>
  414bf8:	ldursw	x8, [x29, #-56]
  414bfc:	ldr	x9, [sp, #72]
  414c00:	ldr	w10, [x9, x8, lsl #2]
  414c04:	ldr	x8, [sp, #64]
  414c08:	str	w10, [x8]
  414c0c:	ldr	x11, [sp, #56]
  414c10:	str	wzr, [x11]
  414c14:	ldrsw	x12, [x8]
  414c18:	mov	x13, #0x8                   	// #8
  414c1c:	mul	x14, x12, x13
  414c20:	umulh	x12, x12, x13
  414c24:	mov	x13, #0xffffffffffffffff    	// #-1
  414c28:	cmp	x12, #0x0
  414c2c:	csel	x0, x13, x14, ne  // ne = any
  414c30:	bl	401710 <_Znam@plt>
  414c34:	ldr	x8, [sp, #80]
  414c38:	str	x0, [x8]
  414c3c:	stur	wzr, [x29, #-56]
  414c40:	ldur	w8, [x29, #-56]
  414c44:	ldr	x9, [sp, #64]
  414c48:	ldr	w10, [x9]
  414c4c:	cmp	w8, w10
  414c50:	b.ge	414c84 <_ZdlPvm@@Base+0x128c>  // b.tcont
  414c54:	ldr	x8, [sp, #80]
  414c58:	ldr	x9, [x8]
  414c5c:	ldursw	x10, [x29, #-56]
  414c60:	mov	x11, #0x8                   	// #8
  414c64:	mul	x10, x11, x10
  414c68:	add	x9, x9, x10
  414c6c:	mov	x10, xzr
  414c70:	str	x10, [x9]
  414c74:	ldur	w8, [x29, #-56]
  414c78:	add	w8, w8, #0x1
  414c7c:	stur	w8, [x29, #-56]
  414c80:	b	414c40 <_ZdlPvm@@Base+0x1248>
  414c84:	ldur	x8, [x29, #-48]
  414c88:	ldur	w9, [x29, #-52]
  414c8c:	mov	w10, w9
  414c90:	mov	x11, #0x8                   	// #8
  414c94:	mul	x10, x11, x10
  414c98:	add	x8, x8, x10
  414c9c:	mov	x10, #0xfffffffffffffff8    	// #-8
  414ca0:	add	x8, x8, x10
  414ca4:	stur	x8, [x29, #-40]
  414ca8:	ldur	x8, [x29, #-40]
  414cac:	ldur	x9, [x29, #-48]
  414cb0:	cmp	x8, x9
  414cb4:	b.cc	414cf8 <_ZdlPvm@@Base+0x1300>  // b.lo, b.ul, b.last
  414cb8:	ldur	x8, [x29, #-40]
  414cbc:	ldr	x1, [x8]
  414cc0:	sub	x8, x29, #0x40
  414cc4:	mov	x0, x8
  414cc8:	mov	w2, #0x1                   	// #1
  414ccc:	adrp	x9, 414000 <_ZdlPvm@@Base+0x608>
  414cd0:	add	x9, x9, #0x90c
  414cd4:	str	x8, [sp, #16]
  414cd8:	blr	x9
  414cdc:	ldr	x0, [sp, #16]
  414ce0:	bl	415074 <_ZdlPvm@@Base+0x167c>
  414ce4:	ldur	x8, [x29, #-40]
  414ce8:	mov	x9, #0xfffffffffffffff8    	// #-8
  414cec:	add	x8, x8, x9
  414cf0:	stur	x8, [x29, #-40]
  414cf4:	b	414ca8 <_ZdlPvm@@Base+0x12b0>
  414cf8:	ldur	x8, [x29, #-48]
  414cfc:	str	x8, [sp, #8]
  414d00:	cbz	x8, 414d0c <_ZdlPvm@@Base+0x1314>
  414d04:	ldr	x0, [sp, #8]
  414d08:	bl	401970 <_ZdaPv@plt>
  414d0c:	ldr	x8, [sp, #80]
  414d10:	ldr	x9, [x8]
  414d14:	ldur	w10, [x29, #-28]
  414d18:	ldr	x11, [sp, #64]
  414d1c:	ldr	w12, [x11]
  414d20:	udiv	w13, w10, w12
  414d24:	mul	w12, w13, w12
  414d28:	subs	w10, w10, w12
  414d2c:	mov	w14, w10
  414d30:	ubfx	x14, x14, #0, #32
  414d34:	mov	x15, #0x8                   	// #8
  414d38:	mul	x14, x15, x14
  414d3c:	add	x9, x9, x14
  414d40:	stur	x9, [x29, #-40]
  414d44:	ldur	x8, [x29, #-40]
  414d48:	ldr	x8, [x8]
  414d4c:	cbz	x8, 414da4 <_ZdlPvm@@Base+0x13ac>
  414d50:	ldur	x8, [x29, #-40]
  414d54:	ldr	x9, [sp, #80]
  414d58:	ldr	x10, [x9]
  414d5c:	cmp	x8, x10
  414d60:	b.ne	414d90 <_ZdlPvm@@Base+0x1398>  // b.any
  414d64:	ldr	x8, [sp, #80]
  414d68:	ldr	x9, [x8]
  414d6c:	ldr	x10, [sp, #64]
  414d70:	ldrsw	x11, [x10]
  414d74:	mov	x12, #0x8                   	// #8
  414d78:	mul	x11, x12, x11
  414d7c:	add	x9, x9, x11
  414d80:	mov	x11, #0xfffffffffffffff8    	// #-8
  414d84:	add	x9, x9, x11
  414d88:	stur	x9, [x29, #-40]
  414d8c:	b	414da0 <_ZdlPvm@@Base+0x13a8>
  414d90:	ldur	x8, [x29, #-40]
  414d94:	mov	x9, #0xfffffffffffffff8    	// #-8
  414d98:	add	x8, x8, x9
  414d9c:	stur	x8, [x29, #-40]
  414da0:	b	414d44 <_ZdlPvm@@Base+0x134c>
  414da4:	ldr	x8, [sp, #56]
  414da8:	ldr	w9, [x8]
  414dac:	add	w9, w9, #0x1
  414db0:	str	w9, [x8]
  414db4:	ldur	w9, [x29, #-20]
  414db8:	cmp	w9, #0x1
  414dbc:	b.ne	414dd8 <_ZdlPvm@@Base+0x13e0>  // b.any
  414dc0:	ldur	x8, [x29, #-16]
  414dc4:	ldur	x9, [x29, #-40]
  414dc8:	str	x8, [x9]
  414dcc:	ldr	x9, [sp, #24]
  414dd0:	str	x8, [x9]
  414dd4:	b	414e90 <_ZdlPvm@@Base+0x1498>
  414dd8:	ldur	x0, [x29, #-16]
  414ddc:	bl	401780 <strlen@plt>
  414de0:	add	x8, x0, #0x1
  414de4:	stur	w8, [x29, #-68]
  414de8:	ldr	x9, [sp, #48]
  414dec:	ldr	x10, [x9]
  414df0:	cbz	x10, 414e08 <_ZdlPvm@@Base+0x1410>
  414df4:	ldr	x8, [sp, #40]
  414df8:	ldr	w9, [x8]
  414dfc:	ldur	w10, [x29, #-68]
  414e00:	cmp	w9, w10
  414e04:	b.ge	414e44 <_ZdlPvm@@Base+0x144c>  // b.tcont
  414e08:	ldur	w8, [x29, #-68]
  414e0c:	cmp	w8, #0x400
  414e10:	b.le	414e20 <_ZdlPvm@@Base+0x1428>
  414e14:	ldur	w8, [x29, #-68]
  414e18:	str	w8, [sp, #4]
  414e1c:	b	414e28 <_ZdlPvm@@Base+0x1430>
  414e20:	mov	w8, #0x400                 	// #1024
  414e24:	str	w8, [sp, #4]
  414e28:	ldr	w8, [sp, #4]
  414e2c:	ldr	x9, [sp, #40]
  414e30:	str	w8, [x9]
  414e34:	ldrsw	x0, [x9]
  414e38:	bl	401710 <_Znam@plt>
  414e3c:	ldr	x9, [sp, #48]
  414e40:	str	x0, [x9]
  414e44:	ldr	x8, [sp, #48]
  414e48:	ldr	x0, [x8]
  414e4c:	ldur	x1, [x29, #-16]
  414e50:	bl	401850 <strcpy@plt>
  414e54:	ldr	x8, [sp, #48]
  414e58:	ldr	x9, [x8]
  414e5c:	ldur	x10, [x29, #-40]
  414e60:	str	x9, [x10]
  414e64:	ldr	x10, [sp, #24]
  414e68:	str	x9, [x10]
  414e6c:	ldursw	x9, [x29, #-68]
  414e70:	ldr	x11, [x8]
  414e74:	add	x9, x11, x9
  414e78:	str	x9, [x8]
  414e7c:	ldur	w12, [x29, #-68]
  414e80:	ldr	x9, [sp, #40]
  414e84:	ldr	w13, [x9]
  414e88:	subs	w12, w13, w12
  414e8c:	str	w12, [x9]
  414e90:	ldp	x29, x30, [sp, #160]
  414e94:	add	sp, sp, #0xb0
  414e98:	ret
  414e9c:	sub	sp, sp, #0x10
  414ea0:	str	x0, [sp, #8]
  414ea4:	str	wzr, [sp, #4]
  414ea8:	ldr	x8, [sp, #8]
  414eac:	ldrb	w9, [x8]
  414eb0:	cbz	w9, 414f68 <_ZdlPvm@@Base+0x1570>
  414eb4:	ldr	x8, [sp, #8]
  414eb8:	add	x9, x8, #0x1
  414ebc:	str	x9, [sp, #8]
  414ec0:	ldrb	w10, [x8]
  414ec4:	str	w10, [sp, #4]
  414ec8:	ldr	x8, [sp, #8]
  414ecc:	ldrb	w10, [x8]
  414ed0:	cbz	w10, 414f68 <_ZdlPvm@@Base+0x1570>
  414ed4:	ldr	w8, [sp, #4]
  414ed8:	lsl	w8, w8, #7
  414edc:	str	w8, [sp, #4]
  414ee0:	ldr	x9, [sp, #8]
  414ee4:	add	x10, x9, #0x1
  414ee8:	str	x10, [sp, #8]
  414eec:	ldrb	w8, [x9]
  414ef0:	ldr	w11, [sp, #4]
  414ef4:	add	w8, w11, w8
  414ef8:	str	w8, [sp, #4]
  414efc:	ldr	x8, [sp, #8]
  414f00:	ldrb	w9, [x8]
  414f04:	cbz	w9, 414f68 <_ZdlPvm@@Base+0x1570>
  414f08:	ldr	w8, [sp, #4]
  414f0c:	lsl	w8, w8, #4
  414f10:	str	w8, [sp, #4]
  414f14:	ldr	x9, [sp, #8]
  414f18:	ldrb	w8, [x9]
  414f1c:	ldr	w10, [sp, #4]
  414f20:	add	w8, w10, w8
  414f24:	str	w8, [sp, #4]
  414f28:	ldr	w8, [sp, #4]
  414f2c:	and	w8, w8, #0xf0000000
  414f30:	str	w8, [sp]
  414f34:	cbnz	w8, 414f58 <_ZdlPvm@@Base+0x1560>
  414f38:	ldr	w8, [sp]
  414f3c:	ldr	w9, [sp, #4]
  414f40:	eor	w8, w9, w8, lsr #24
  414f44:	str	w8, [sp, #4]
  414f48:	ldr	w8, [sp]
  414f4c:	ldr	w9, [sp, #4]
  414f50:	eor	w8, w9, w8
  414f54:	str	w8, [sp, #4]
  414f58:	ldr	x8, [sp, #8]
  414f5c:	add	x8, x8, #0x1
  414f60:	str	x8, [sp, #8]
  414f64:	b	414efc <_ZdlPvm@@Base+0x1504>
  414f68:	ldr	w0, [sp, #4]
  414f6c:	add	sp, sp, #0x10
  414f70:	ret
  414f74:	sub	sp, sp, #0x90
  414f78:	stp	x29, x30, [sp, #128]
  414f7c:	add	x29, sp, #0x80
  414f80:	mov	w8, wzr
  414f84:	adrp	x9, 414000 <_ZdlPvm@@Base+0x608>
  414f88:	add	x9, x9, #0x90c
  414f8c:	sub	x10, x29, #0x8
  414f90:	sub	x11, x29, #0x10
  414f94:	sub	x12, x29, #0x18
  414f98:	stur	x0, [x29, #-16]
  414f9c:	stur	x1, [x29, #-24]
  414fa0:	mov	x0, x11
  414fa4:	stur	w8, [x29, #-36]
  414fa8:	stur	x9, [x29, #-48]
  414fac:	stur	x10, [x29, #-56]
  414fb0:	str	x11, [sp, #64]
  414fb4:	str	x12, [sp, #56]
  414fb8:	bl	415084 <_ZdlPvm@@Base+0x168c>
  414fbc:	bl	401780 <strlen@plt>
  414fc0:	ldr	x9, [sp, #56]
  414fc4:	str	x0, [sp, #48]
  414fc8:	mov	x0, x9
  414fcc:	bl	415084 <_ZdlPvm@@Base+0x168c>
  414fd0:	bl	401780 <strlen@plt>
  414fd4:	ldr	x9, [sp, #48]
  414fd8:	add	x10, x9, x0
  414fdc:	add	x0, x10, #0x1
  414fe0:	bl	401710 <_Znam@plt>
  414fe4:	stur	x0, [x29, #-32]
  414fe8:	ldur	x0, [x29, #-32]
  414fec:	ldr	x9, [sp, #64]
  414ff0:	str	x0, [sp, #40]
  414ff4:	mov	x0, x9
  414ff8:	bl	415084 <_ZdlPvm@@Base+0x168c>
  414ffc:	ldr	x9, [sp, #40]
  415000:	str	x0, [sp, #32]
  415004:	mov	x0, x9
  415008:	ldr	x1, [sp, #32]
  41500c:	bl	401850 <strcpy@plt>
  415010:	ldur	x9, [x29, #-32]
  415014:	ldr	x10, [sp, #56]
  415018:	mov	x0, x10
  41501c:	str	x9, [sp, #24]
  415020:	bl	415084 <_ZdlPvm@@Base+0x168c>
  415024:	ldr	x9, [sp, #24]
  415028:	str	x0, [sp, #16]
  41502c:	mov	x0, x9
  415030:	ldr	x1, [sp, #16]
  415034:	bl	401ad0 <strcat@plt>
  415038:	ldur	x1, [x29, #-32]
  41503c:	ldur	x9, [x29, #-56]
  415040:	mov	x0, x9
  415044:	ldur	w2, [x29, #-36]
  415048:	ldur	x10, [x29, #-48]
  41504c:	blr	x10
  415050:	ldur	x9, [x29, #-32]
  415054:	str	x9, [sp, #8]
  415058:	cbz	x9, 415064 <_ZdlPvm@@Base+0x166c>
  41505c:	ldr	x0, [sp, #8]
  415060:	bl	401970 <_ZdaPv@plt>
  415064:	ldur	x0, [x29, #-8]
  415068:	ldp	x29, x30, [sp, #128]
  41506c:	add	sp, sp, #0x90
  415070:	ret
  415074:	sub	sp, sp, #0x10
  415078:	str	x0, [sp, #8]
  41507c:	add	sp, sp, #0x10
  415080:	ret
  415084:	sub	sp, sp, #0x10
  415088:	str	x0, [sp, #8]
  41508c:	ldr	x8, [sp, #8]
  415090:	ldr	x0, [x8]
  415094:	add	sp, sp, #0x10
  415098:	ret
  41509c:	sub	sp, sp, #0x40
  4150a0:	stp	x29, x30, [sp, #48]
  4150a4:	add	x29, sp, #0x30
  4150a8:	stur	x0, [x29, #-16]
  4150ac:	ldur	x8, [x29, #-16]
  4150b0:	ldrb	w9, [x8]
  4150b4:	cmp	w9, #0x75
  4150b8:	b.eq	4150c8 <_ZdlPvm@@Base+0x16d0>  // b.none
  4150bc:	mov	x8, xzr
  4150c0:	stur	x8, [x29, #-8]
  4150c4:	b	4152a0 <_ZdlPvm@@Base+0x18a8>
  4150c8:	ldur	x8, [x29, #-16]
  4150cc:	add	x8, x8, #0x1
  4150d0:	stur	x8, [x29, #-16]
  4150d4:	str	x8, [sp, #24]
  4150d8:	str	wzr, [sp, #20]
  4150dc:	ldr	x8, [sp, #24]
  4150e0:	str	x8, [sp, #8]
  4150e4:	ldr	x8, [sp, #24]
  4150e8:	ldrb	w1, [x8]
  4150ec:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4150f0:	add	x0, x0, #0x8f9
  4150f4:	bl	40a7bc <sqrt@plt+0x8cbc>
  4150f8:	cbnz	w0, 415108 <_ZdlPvm@@Base+0x1710>
  4150fc:	mov	x8, xzr
  415100:	stur	x8, [x29, #-8]
  415104:	b	4152a0 <_ZdlPvm@@Base+0x18a8>
  415108:	ldr	x8, [sp, #24]
  41510c:	ldrb	w1, [x8]
  415110:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  415114:	add	x0, x0, #0x7f9
  415118:	bl	40a7bc <sqrt@plt+0x8cbc>
  41511c:	cbz	w0, 415144 <_ZdlPvm@@Base+0x174c>
  415120:	ldr	w8, [sp, #20]
  415124:	mov	w9, #0x10                  	// #16
  415128:	mul	w8, w8, w9
  41512c:	ldr	x10, [sp, #24]
  415130:	ldrb	w9, [x10]
  415134:	subs	w9, w9, #0x30
  415138:	add	w8, w8, w9
  41513c:	str	w8, [sp, #20]
  415140:	b	415190 <_ZdlPvm@@Base+0x1798>
  415144:	ldr	x8, [sp, #24]
  415148:	ldrb	w1, [x8]
  41514c:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  415150:	add	x0, x0, #0x5f9
  415154:	bl	40a7bc <sqrt@plt+0x8cbc>
  415158:	cbz	w0, 415184 <_ZdlPvm@@Base+0x178c>
  41515c:	ldr	w8, [sp, #20]
  415160:	mov	w9, #0x10                  	// #16
  415164:	mul	w8, w8, w9
  415168:	ldr	x10, [sp, #24]
  41516c:	ldrb	w9, [x10]
  415170:	subs	w9, w9, #0x41
  415174:	add	w9, w9, #0xa
  415178:	add	w8, w8, w9
  41517c:	str	w8, [sp, #20]
  415180:	b	415190 <_ZdlPvm@@Base+0x1798>
  415184:	mov	x8, xzr
  415188:	stur	x8, [x29, #-8]
  41518c:	b	4152a0 <_ZdlPvm@@Base+0x18a8>
  415190:	ldr	w8, [sp, #20]
  415194:	mov	w9, #0x10ffff              	// #1114111
  415198:	cmp	w8, w9
  41519c:	b.le	4151ac <_ZdlPvm@@Base+0x17b4>
  4151a0:	mov	x8, xzr
  4151a4:	stur	x8, [x29, #-8]
  4151a8:	b	4152a0 <_ZdlPvm@@Base+0x18a8>
  4151ac:	ldr	x8, [sp, #24]
  4151b0:	add	x8, x8, #0x1
  4151b4:	str	x8, [sp, #24]
  4151b8:	ldr	x8, [sp, #24]
  4151bc:	ldrb	w9, [x8]
  4151c0:	cbz	w9, 4151d4 <_ZdlPvm@@Base+0x17dc>
  4151c4:	ldr	x8, [sp, #24]
  4151c8:	ldrb	w9, [x8]
  4151cc:	cmp	w9, #0x5f
  4151d0:	b.ne	4151d8 <_ZdlPvm@@Base+0x17e0>  // b.any
  4151d4:	b	4151dc <_ZdlPvm@@Base+0x17e4>
  4151d8:	b	4150e4 <_ZdlPvm@@Base+0x16ec>
  4151dc:	ldr	w8, [sp, #20]
  4151e0:	mov	w9, #0xd800                	// #55296
  4151e4:	cmp	w8, w9
  4151e8:	b.lt	4151fc <_ZdlPvm@@Base+0x1804>  // b.tstop
  4151ec:	ldr	w8, [sp, #20]
  4151f0:	mov	w9, #0xdbff                	// #56319
  4151f4:	cmp	w8, w9
  4151f8:	b.le	41521c <_ZdlPvm@@Base+0x1824>
  4151fc:	ldr	w8, [sp, #20]
  415200:	mov	w9, #0xdc00                	// #56320
  415204:	cmp	w8, w9
  415208:	b.lt	415228 <_ZdlPvm@@Base+0x1830>  // b.tstop
  41520c:	ldr	w8, [sp, #20]
  415210:	mov	w9, #0xdfff                	// #57343
  415214:	cmp	w8, w9
  415218:	b.gt	415228 <_ZdlPvm@@Base+0x1830>
  41521c:	mov	x8, xzr
  415220:	stur	x8, [x29, #-8]
  415224:	b	4152a0 <_ZdlPvm@@Base+0x18a8>
  415228:	ldr	w8, [sp, #20]
  41522c:	mov	w9, #0xffff                	// #65535
  415230:	cmp	w8, w9
  415234:	b.le	415258 <_ZdlPvm@@Base+0x1860>
  415238:	ldr	x8, [sp, #8]
  41523c:	ldrb	w9, [x8]
  415240:	cmp	w9, #0x30
  415244:	b.ne	415254 <_ZdlPvm@@Base+0x185c>  // b.any
  415248:	mov	x8, xzr
  41524c:	stur	x8, [x29, #-8]
  415250:	b	4152a0 <_ZdlPvm@@Base+0x18a8>
  415254:	b	415278 <_ZdlPvm@@Base+0x1880>
  415258:	ldr	x8, [sp, #24]
  41525c:	ldr	x9, [sp, #8]
  415260:	subs	x8, x8, x9
  415264:	cmp	x8, #0x4
  415268:	b.eq	415278 <_ZdlPvm@@Base+0x1880>  // b.none
  41526c:	mov	x8, xzr
  415270:	stur	x8, [x29, #-8]
  415274:	b	4152a0 <_ZdlPvm@@Base+0x18a8>
  415278:	ldr	x8, [sp, #24]
  41527c:	ldrb	w9, [x8]
  415280:	cbnz	w9, 415288 <_ZdlPvm@@Base+0x1890>
  415284:	b	415298 <_ZdlPvm@@Base+0x18a0>
  415288:	ldr	x8, [sp, #24]
  41528c:	add	x8, x8, #0x1
  415290:	str	x8, [sp, #24]
  415294:	b	4150d8 <_ZdlPvm@@Base+0x16e0>
  415298:	ldur	x8, [x29, #-16]
  41529c:	stur	x8, [x29, #-8]
  4152a0:	ldur	x0, [x29, #-8]
  4152a4:	ldp	x29, x30, [sp, #48]
  4152a8:	add	sp, sp, #0x40
  4152ac:	ret
  4152b0:	stp	x29, x30, [sp, #-64]!
  4152b4:	mov	x29, sp
  4152b8:	stp	x19, x20, [sp, #16]
  4152bc:	adrp	x20, 42a000 <_ZdlPvm@@Base+0x16608>
  4152c0:	add	x20, x20, #0xd10
  4152c4:	stp	x21, x22, [sp, #32]
  4152c8:	adrp	x21, 42a000 <_ZdlPvm@@Base+0x16608>
  4152cc:	add	x21, x21, #0xcb0
  4152d0:	sub	x20, x20, x21
  4152d4:	mov	w22, w0
  4152d8:	stp	x23, x24, [sp, #48]
  4152dc:	mov	x23, x1
  4152e0:	mov	x24, x2
  4152e4:	bl	4016d0 <_Znam@plt-0x40>
  4152e8:	cmp	xzr, x20, asr #3
  4152ec:	b.eq	415318 <_ZdlPvm@@Base+0x1920>  // b.none
  4152f0:	asr	x20, x20, #3
  4152f4:	mov	x19, #0x0                   	// #0
  4152f8:	ldr	x3, [x21, x19, lsl #3]
  4152fc:	mov	x2, x24
  415300:	add	x19, x19, #0x1
  415304:	mov	x1, x23
  415308:	mov	w0, w22
  41530c:	blr	x3
  415310:	cmp	x20, x19
  415314:	b.ne	4152f8 <_ZdlPvm@@Base+0x1900>  // b.any
  415318:	ldp	x19, x20, [sp, #16]
  41531c:	ldp	x21, x22, [sp, #32]
  415320:	ldp	x23, x24, [sp, #48]
  415324:	ldp	x29, x30, [sp], #64
  415328:	ret
  41532c:	nop
  415330:	ret

Disassembly of section .fini:

0000000000415334 <.fini>:
  415334:	stp	x29, x30, [sp, #-16]!
  415338:	mov	x29, sp
  41533c:	ldp	x29, x30, [sp], #16
  415340:	ret
