

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 16:20:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  1.700 us|  1.700 us|  171|  171|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mm_Pipeline_1_fu_438    |mm_Pipeline_1    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_mm_Pipeline_2_fu_453    |mm_Pipeline_2    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_mm_Pipeline_row_fu_524  |mm_Pipeline_row  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_mm_Pipeline_4_fu_608    |mm_Pipeline_4    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|   192|    4815|    7844|    0|
|Memory           |        0|     -|     512|      64|    0|
|Multiplexer      |        -|     -|       -|     896|    -|
|Register         |        -|     -|     209|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   192|    5536|    8808|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    11|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------+---------+-----+------+------+-----+
    |          Instance          |       Module      | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +----------------------------+-------------------+---------+-----+------+------+-----+
    |AB_port_m_axi_U             |AB_port_m_axi      |        0|    0|   710|  1274|    0|
    |A_port_m_axi_U              |A_port_m_axi       |        0|    0|   710|  1274|    0|
    |B_port_m_axi_U              |B_port_m_axi       |        0|    0|   710|  1274|    0|
    |CONTROL_BUS_s_axi_U         |CONTROL_BUS_s_axi  |        0|    0|   246|   424|    0|
    |grp_mm_Pipeline_1_fu_438    |mm_Pipeline_1      |        0|    0|    57|    76|    0|
    |grp_mm_Pipeline_2_fu_453    |mm_Pipeline_2      |        0|    0|  2064|    74|    0|
    |grp_mm_Pipeline_4_fu_608    |mm_Pipeline_4      |        0|    0|    48|   117|    0|
    |grp_mm_Pipeline_row_fu_524  |mm_Pipeline_row    |        0|  192|   270|  3331|    0|
    +----------------------------+-------------------+---------+-----+------+------+-----+
    |Total                       |                   |        0|  192|  4815|  7844|    0|
    +----------------------------+-------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_buff_U     |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_buff_1_U   |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_buff_2_U   |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_buff_3_U   |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_buff_4_U   |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_buff_5_U   |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_buff_6_U   |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_buff_7_U   |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |AB_buff_U    |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |AB_buff_1_U  |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |AB_buff_2_U  |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |AB_buff_3_U  |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |AB_buff_4_U  |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |AB_buff_5_U  |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |AB_buff_6_U  |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |AB_buff_7_U  |A_buff_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                      |        0| 512|  64|    0|   128|  512|    16|         4096|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   4|           2|           2|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |AB_buff_1_address0  |   14|          3|    3|          9|
    |AB_buff_1_ce0       |   14|          3|    1|          3|
    |AB_buff_1_we0       |    9|          2|    1|          2|
    |AB_buff_2_address0  |   14|          3|    3|          9|
    |AB_buff_2_ce0       |   14|          3|    1|          3|
    |AB_buff_2_we0       |    9|          2|    1|          2|
    |AB_buff_3_address0  |   14|          3|    3|          9|
    |AB_buff_3_ce0       |   14|          3|    1|          3|
    |AB_buff_3_we0       |    9|          2|    1|          2|
    |AB_buff_4_address0  |   14|          3|    3|          9|
    |AB_buff_4_ce0       |   14|          3|    1|          3|
    |AB_buff_4_we0       |    9|          2|    1|          2|
    |AB_buff_5_address0  |   14|          3|    3|          9|
    |AB_buff_5_ce0       |   14|          3|    1|          3|
    |AB_buff_5_we0       |    9|          2|    1|          2|
    |AB_buff_6_address0  |   14|          3|    3|          9|
    |AB_buff_6_ce0       |   14|          3|    1|          3|
    |AB_buff_6_we0       |    9|          2|    1|          2|
    |AB_buff_7_address0  |   14|          3|    3|          9|
    |AB_buff_7_ce0       |   14|          3|    1|          3|
    |AB_buff_7_we0       |    9|          2|    1|          2|
    |AB_buff_address0    |   14|          3|    3|          9|
    |AB_buff_ce0         |   14|          3|    1|          3|
    |AB_buff_we0         |    9|          2|    1|          2|
    |AB_port_AWADDR      |   14|          3|   64|        192|
    |AB_port_AWLEN       |   14|          3|   32|         96|
    |AB_port_AWVALID     |   14|          3|    1|          3|
    |AB_port_BREADY      |   14|          3|    1|          3|
    |AB_port_WVALID      |    9|          2|    1|          2|
    |AB_port_blk_n_AW    |    9|          2|    1|          2|
    |AB_port_blk_n_B     |    9|          2|    1|          2|
    |A_buff_1_address0   |   14|          3|    3|          9|
    |A_buff_1_ce0        |   14|          3|    1|          3|
    |A_buff_1_we0        |    9|          2|    1|          2|
    |A_buff_2_address0   |   14|          3|    3|          9|
    |A_buff_2_ce0        |   14|          3|    1|          3|
    |A_buff_2_we0        |    9|          2|    1|          2|
    |A_buff_3_address0   |   14|          3|    3|          9|
    |A_buff_3_ce0        |   14|          3|    1|          3|
    |A_buff_3_we0        |    9|          2|    1|          2|
    |A_buff_4_address0   |   14|          3|    3|          9|
    |A_buff_4_ce0        |   14|          3|    1|          3|
    |A_buff_4_we0        |    9|          2|    1|          2|
    |A_buff_5_address0   |   14|          3|    3|          9|
    |A_buff_5_ce0        |   14|          3|    1|          3|
    |A_buff_5_we0        |    9|          2|    1|          2|
    |A_buff_6_address0   |   14|          3|    3|          9|
    |A_buff_6_ce0        |   14|          3|    1|          3|
    |A_buff_6_we0        |    9|          2|    1|          2|
    |A_buff_7_address0   |   14|          3|    3|          9|
    |A_buff_7_ce0        |   14|          3|    1|          3|
    |A_buff_7_we0        |    9|          2|    1|          2|
    |A_buff_address0     |   14|          3|    3|          9|
    |A_buff_ce0          |   14|          3|    1|          3|
    |A_buff_we0          |    9|          2|    1|          2|
    |A_port_ARADDR       |   14|          3|   64|        192|
    |A_port_ARLEN        |   14|          3|   32|         96|
    |A_port_ARVALID      |   14|          3|    1|          3|
    |A_port_RREADY       |    9|          2|    1|          2|
    |A_port_blk_n_AR     |    9|          2|    1|          2|
    |B_port_ARADDR       |   14|          3|   64|        192|
    |B_port_ARLEN        |   14|          3|   32|         96|
    |B_port_ARVALID      |   14|          3|    1|          3|
    |B_port_RREADY       |    9|          2|    1|          2|
    |B_port_blk_n_AR     |    9|          2|    1|          2|
    |ap_NS_fsm           |  101|         20|    1|         20|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  896|        192|  380|       1134|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  19|   0|   19|          0|
    |grp_mm_Pipeline_1_fu_438_ap_start_reg    |   1|   0|    1|          0|
    |grp_mm_Pipeline_2_fu_453_ap_start_reg    |   1|   0|    1|          0|
    |grp_mm_Pipeline_4_fu_608_ap_start_reg    |   1|   0|    1|          0|
    |grp_mm_Pipeline_row_fu_524_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln1_reg_1329                       |  62|   0|   62|          0|
    |trunc_ln2_reg_1335                       |  62|   0|   62|          0|
    |trunc_ln_reg_1323                        |  62|   0|   62|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 209|   0|  209|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_AWADDR   |   in|    6|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARADDR   |   in|    6|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|        scalar|
|ap_clk                     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|            mm|  return value|
|m_axi_A_port_AWVALID       |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWREADY       |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWADDR        |  out|   64|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWID          |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWLEN         |  out|    8|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWSIZE        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWBURST       |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWLOCK        |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWCACHE       |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWPROT        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWQOS         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWREGION      |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWUSER        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WVALID        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WREADY        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WDATA         |  out|   32|       m_axi|        A_port|       pointer|
|m_axi_A_port_WSTRB         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_WLAST         |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WID           |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WUSER         |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARVALID       |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARREADY       |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARADDR        |  out|   64|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARID          |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARLEN         |  out|    8|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARSIZE        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARBURST       |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARLOCK        |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARCACHE       |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARPROT        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARQOS         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARREGION      |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARUSER        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RVALID        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RREADY        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RDATA         |   in|   32|       m_axi|        A_port|       pointer|
|m_axi_A_port_RLAST         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RID           |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RUSER         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RRESP         |   in|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_BVALID        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BREADY        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BRESP         |   in|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_BID           |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BUSER         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_B_port_AWVALID       |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWREADY       |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWADDR        |  out|   64|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWID          |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWLEN         |  out|    8|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWSIZE        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWBURST       |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWLOCK        |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWCACHE       |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWPROT        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWQOS         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWREGION      |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWUSER        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WVALID        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WREADY        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WDATA         |  out|   32|       m_axi|        B_port|       pointer|
|m_axi_B_port_WSTRB         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_WLAST         |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WID           |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WUSER         |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARVALID       |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARREADY       |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARADDR        |  out|   64|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARID          |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARLEN         |  out|    8|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARSIZE        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARBURST       |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARLOCK        |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARCACHE       |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARPROT        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARQOS         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARREGION      |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARUSER        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RVALID        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RREADY        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RDATA         |   in|   32|       m_axi|        B_port|       pointer|
|m_axi_B_port_RLAST         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RID           |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RUSER         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RRESP         |   in|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_BVALID        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BREADY        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BRESP         |   in|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_BID           |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BUSER         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_AB_port_AWVALID      |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWREADY      |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWADDR       |  out|   64|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWID         |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWLEN        |  out|    8|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWSIZE       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWBURST      |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWLOCK       |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWCACHE      |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWPROT       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWQOS        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWREGION     |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWUSER       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WVALID       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WREADY       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WDATA        |  out|   32|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WSTRB        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WLAST        |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WID          |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WUSER        |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARVALID      |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARREADY      |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARADDR       |  out|   64|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARID         |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARLEN        |  out|    8|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARSIZE       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARBURST      |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARLOCK       |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARCACHE      |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARPROT       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARQOS        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARREGION     |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARUSER       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RVALID       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RREADY       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RDATA        |   in|   32|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RLAST        |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RID          |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RUSER        |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RRESP        |   in|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BVALID       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BREADY       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BRESP        |   in|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BID          |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BUSER        |   in|    1|       m_axi|       AB_port|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

