{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695063555050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695063555051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 13:59:14 2023 " "Processing started: Mon Sep 18 13:59:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695063555051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063555051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ieee754mult -c ieee754mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off ieee754mult -c ieee754mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063555051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695063555461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695063555461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripheral_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_pulse " "Found entity 1: peripheral_pulse" {  } { { "peripheral_pulse.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/peripheral_pulse.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral_deco7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripheral_deco7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_deco7seg " "Found entity 1: peripheral_deco7seg" {  } { { "peripheral_deco7seg.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/peripheral_deco7seg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 2 2 " "Found 2 design units, including 2 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563178 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_topunit " "Found entity 2: tb_topunit" {  } { { "top.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/top.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/controlunit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563179 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_controlunit " "Found entity 2: tb_controlunit" {  } { { "controlunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/controlunit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapathunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapathunit " "Found entity 1: datapathunit" {  } { { "datapathunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/datapathunit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563181 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_datapathunit " "Found entity 2: tb_datapathunit" {  } { { "datapathunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/datapathunit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 peripherals " "Found entity 1: peripherals" {  } { { "peripherals.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/peripherals.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral_getoperands.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripheral_getoperands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_getoperands " "Found entity 1: peripheral_getoperands" {  } { { "peripheral_getoperands.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/peripheral_getoperands.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695063563184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563184 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" multiplierunit.sv(36) " "Verilog HDL syntax error at multiplierunit.sv(36) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplierunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/multiplierunit.sv" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695063563187 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier multiplierunit.sv(39) " "Verilog HDL syntax error at multiplierunit.sv(39) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplierunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/multiplierunit.sv" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695063563187 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplierunit multiplierunit.sv(4) " "Ignored design unit \"multiplierunit\" at multiplierunit.sv(4) due to previous errors" {  } { { "multiplierunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/multiplierunit.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1695063563187 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tb_multiplierunit multiplierunit.sv(51) " "Ignored design unit \"tb_multiplierunit\" at multiplierunit.sv(51) due to previous errors" {  } { { "multiplierunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/multiplierunit.sv" 51 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1695063563188 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" multiplierunit.sv(158) " "Verilog HDL syntax error at multiplierunit.sv(158) near text: \"endmodule\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplierunit.sv" "" { Text "C:/Users/Camilo Anacona/Documents/SEMESTRE 2023-2/DIGITALES2/Ejemplos para practicas/Tecer Ejemplo/ieee754mult_template/ieee754mult_template/multiplierunit.sv" 158 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695063563188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplierunit.sv 0 0 " "Found 0 design units, including 0 entities, in source file multiplierunit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695063563277 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 18 13:59:23 2023 " "Processing ended: Mon Sep 18 13:59:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695063563277 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695063563277 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695063563277 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695063563277 ""}
