

================================================================
== Vivado HLS Report for 'montMult'
================================================================
* Date:           Thu Jul 13 08:01:29 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        ws_rsa
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     21.94|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16388|  16388|  16388|  16388|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16384|  16384|         8|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	10  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: M0_V_read (4)  [1/1] 0.00ns
:0  %M0_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %M0_V)

ST_1: Y0_V_read (5)  [1/1] 0.00ns
:1  %Y0_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %Y0_V)

ST_1: X0_V_read (6)  [1/1] 0.00ns
:2  %X0_V_read = call i2048 @_ssdm_op_Read.ap_auto.i2048(i2048 %X0_V)

ST_1: X_V (7)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:11
:3  %X_V = zext i2048 %X0_V_read to i2050

ST_1: Y_V (8)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:11
:4  %Y_V = zext i2048 %Y0_V_read to i2050

ST_1: M_V (9)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:11
:5  %M_V = zext i2048 %M0_V_read to i2050

ST_1: M_V_cast (10)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:11
:6  %M_V_cast = zext i2048 %M0_V_read to i2049

ST_1: StgValue_20 (11)  [1/1] 1.57ns  loc: ws_rsa/solution1/montMult.cpp:14
:7  br label %1


 <State 2>: 21.94ns
ST_2: p_s (13)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:19
:0  %p_s = phi i2049 [ 0, %0 ], [ %tmp_5, %_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: i_assign (14)  [1/1] 0.00ns
:1  %i_assign = phi i12 [ 0, %0 ], [ %i, %_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: p_cast (15)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:14
:2  %p_cast = zext i2049 %p_s to i2050

ST_2: i_assign_cast1 (16)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:14
:3  %i_assign_cast1 = zext i12 %i_assign to i32

ST_2: exitcond (17)  [1/1] 2.14ns  loc: ws_rsa/solution1/montMult.cpp:14
:4  %exitcond = icmp eq i12 %i_assign, -2048

ST_2: empty (18)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_2: i (19)  [1/1] 1.84ns  loc: ws_rsa/solution1/montMult.cpp:14
:6  %i = add i12 %i_assign, 1

ST_2: StgValue_28 (20)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:14
:7  br i1 %exitcond, label %2, label %_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_2: tmp_8 (22)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:16
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i2050.i32(i2050 %X_V, i32 %i_assign_cast1)

ST_2: S_V (23)  [4/4] 17.01ns  loc: ws_rsa/solution1/montMult.cpp:17
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i2050 %Y_V, %p_cast

ST_2: tmp (32)  [1/1] 21.94ns  loc: ws_rsa/solution1/montMult.cpp:25
:0  %tmp = icmp ult i2049 %p_s, %M_V_cast

ST_2: tmp_2 (33)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:27
:1  %tmp_2 = trunc i2049 %p_s to i2048

ST_2: tmp_6 (34)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:29
:2  %tmp_6 = trunc i2049 %p_s to i2048

ST_2: tmp_7 (35)  [4/4] 16.89ns  loc: ws_rsa/solution1/montMult.cpp:29
:3  %tmp_7 = sub i2048 %tmp_2, %M0_V_read


 <State 3>: 17.01ns
ST_3: S_V (23)  [3/4] 17.01ns  loc: ws_rsa/solution1/montMult.cpp:17
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i2050 %Y_V, %p_cast


 <State 4>: 17.01ns
ST_4: S_V (23)  [2/4] 17.01ns  loc: ws_rsa/solution1/montMult.cpp:17
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i2050 %Y_V, %p_cast


 <State 5>: 18.38ns
ST_5: S_V (23)  [1/4] 17.01ns  loc: ws_rsa/solution1/montMult.cpp:17
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i2050 %Y_V, %p_cast

ST_5: p_Val2_1 (24)  [1/1] 1.37ns  loc: ws_rsa/solution1/montMult.cpp:16
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %p_Val2_1 = select i1 %tmp_8, i2050 %S_V, i2050 %p_cast

ST_5: tmp_9 (25)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:19
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tmp_9 = trunc i2050 %p_Val2_1 to i1

ST_5: tmp_4 (28)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:22
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_4 = call i2049 @_ssdm_op_PartSelect.i2049.i2050.i32.i32(i2050 %p_Val2_1, i32 1, i32 2049)


 <State 6>: 17.01ns
ST_6: S_V_1 (26)  [4/4] 17.01ns  loc: ws_rsa/solution1/montMult.cpp:20
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i2050 %M_V, %p_Val2_1


 <State 7>: 17.01ns
ST_7: S_V_1 (26)  [3/4] 17.01ns  loc: ws_rsa/solution1/montMult.cpp:20
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i2050 %M_V, %p_Val2_1


 <State 8>: 17.01ns
ST_8: S_V_1 (26)  [2/4] 17.01ns  loc: ws_rsa/solution1/montMult.cpp:20
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i2050 %M_V, %p_Val2_1


 <State 9>: 18.38ns
ST_9: S_V_1 (26)  [1/4] 17.01ns  loc: ws_rsa/solution1/montMult.cpp:20
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i2050 %M_V, %p_Val2_1

ST_9: tmp_3 (27)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:22
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp_3 = call i2049 @_ssdm_op_PartSelect.i2049.i2050.i32.i32(i2050 %S_V_1, i32 1, i32 2049)

ST_9: tmp_5 (29)  [1/1] 1.37ns  loc: ws_rsa/solution1/montMult.cpp:19
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_5 = select i1 %tmp_9, i2049 %tmp_3, i2049 %tmp_4

ST_9: StgValue_47 (30)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:14
_ZrsILi2050ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  br label %1


 <State 10>: 16.89ns
ST_10: tmp_7 (35)  [3/4] 16.89ns  loc: ws_rsa/solution1/montMult.cpp:29
:3  %tmp_7 = sub i2048 %tmp_2, %M0_V_read


 <State 11>: 16.89ns
ST_11: tmp_7 (35)  [2/4] 16.89ns  loc: ws_rsa/solution1/montMult.cpp:29
:3  %tmp_7 = sub i2048 %tmp_2, %M0_V_read


 <State 12>: 18.26ns
ST_12: tmp_7 (35)  [1/4] 16.89ns  loc: ws_rsa/solution1/montMult.cpp:29
:3  %tmp_7 = sub i2048 %tmp_2, %M0_V_read

ST_12: ssdm_int_V_write_ass (36)  [1/1] 1.37ns  loc: ws_rsa/solution1/montMult.cpp:25
:4  %ssdm_int_V_write_ass = select i1 %tmp, i2048 %tmp_6, i2048 %tmp_7

ST_12: StgValue_52 (37)  [1/1] 0.00ns  loc: ws_rsa/solution1/montMult.cpp:30
:5  ret i2048 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
M0_V_read            (read             ) [ 0011111111111]
Y0_V_read            (read             ) [ 0000000000000]
X0_V_read            (read             ) [ 0000000000000]
X_V                  (zext             ) [ 0011111111000]
Y_V                  (zext             ) [ 0011111111000]
M_V                  (zext             ) [ 0011111111000]
M_V_cast             (zext             ) [ 0011111111000]
StgValue_20          (br               ) [ 0111111111000]
p_s                  (phi              ) [ 0010000000000]
i_assign             (phi              ) [ 0010000000000]
p_cast               (zext             ) [ 0001110000000]
i_assign_cast1       (zext             ) [ 0000000000000]
exitcond             (icmp             ) [ 0011111111000]
empty                (speclooptripcount) [ 0000000000000]
i                    (add              ) [ 0111111111000]
StgValue_28          (br               ) [ 0000000000000]
tmp_8                (bitselect        ) [ 0001110000000]
tmp                  (icmp             ) [ 0000000000111]
tmp_2                (trunc            ) [ 0000000000111]
tmp_6                (trunc            ) [ 0000000000111]
S_V                  (add              ) [ 0000000000000]
p_Val2_1             (select           ) [ 0000001111000]
tmp_9                (trunc            ) [ 0000001111000]
tmp_4                (partselect       ) [ 0000001111000]
S_V_1                (add              ) [ 0000000000000]
tmp_3                (partselect       ) [ 0000000000000]
tmp_5                (select           ) [ 0111111111000]
StgValue_47          (br               ) [ 0111111111000]
tmp_7                (sub              ) [ 0000000000000]
ssdm_int_V_write_ass (select           ) [ 0000000000000]
StgValue_52          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2048"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2050.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2049.i2050.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="M0_V_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="2048" slack="0"/>
<pin id="30" dir="0" index="1" bw="2048" slack="0"/>
<pin id="31" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M0_V_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="Y0_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="2048" slack="0"/>
<pin id="36" dir="0" index="1" bw="2048" slack="0"/>
<pin id="37" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y0_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="X0_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="2048" slack="0"/>
<pin id="42" dir="0" index="1" bw="2048" slack="0"/>
<pin id="43" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X0_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="p_s_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="2049" slack="1"/>
<pin id="48" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_s_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="2049" slack="1"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="2049" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="57" class="1005" name="i_assign_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="12" slack="1"/>
<pin id="59" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="i_assign_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="12" slack="0"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="X_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2048" slack="0"/>
<pin id="70" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="X_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="Y_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2048" slack="0"/>
<pin id="74" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Y_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="M_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2048" slack="0"/>
<pin id="78" dir="1" index="1" bw="2050" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="M_V_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2048" slack="0"/>
<pin id="82" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M_V_cast/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2049" slack="0"/>
<pin id="86" dir="1" index="1" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_assign_cast1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_cast1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="exitcond_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="2048" slack="1"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2048" slack="1"/>
<pin id="113" dir="0" index="1" bw="2049" slack="0"/>
<pin id="114" dir="1" index="2" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S_V/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2049" slack="0"/>
<pin id="118" dir="0" index="1" bw="2048" slack="1"/>
<pin id="119" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2049" slack="0"/>
<pin id="123" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_6_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2049" slack="0"/>
<pin id="127" dir="1" index="1" bw="2048" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2048" slack="0"/>
<pin id="131" dir="0" index="1" bw="2048" slack="1"/>
<pin id="132" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Val2_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="3"/>
<pin id="136" dir="0" index="1" bw="2050" slack="0"/>
<pin id="137" dir="0" index="2" bw="2049" slack="3"/>
<pin id="138" dir="1" index="3" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_9_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2050" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2049" slack="0"/>
<pin id="146" dir="0" index="1" bw="2050" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="13" slack="0"/>
<pin id="149" dir="1" index="4" bw="2049" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2048" slack="5"/>
<pin id="156" dir="0" index="1" bw="2050" slack="1"/>
<pin id="157" dir="1" index="2" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S_V_1/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2049" slack="0"/>
<pin id="160" dir="0" index="1" bw="2050" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="13" slack="0"/>
<pin id="163" dir="1" index="4" bw="2049" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_5_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="4"/>
<pin id="170" dir="0" index="1" bw="2049" slack="0"/>
<pin id="171" dir="0" index="2" bw="2049" slack="4"/>
<pin id="172" dir="1" index="3" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ssdm_int_V_write_ass_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="3"/>
<pin id="176" dir="0" index="1" bw="2048" slack="3"/>
<pin id="177" dir="0" index="2" bw="2048" slack="0"/>
<pin id="178" dir="1" index="3" bw="2048" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/12 "/>
</bind>
</comp>

<comp id="180" class="1005" name="M0_V_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2048" slack="1"/>
<pin id="182" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="M0_V_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="X_V_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2050" slack="1"/>
<pin id="187" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="X_V "/>
</bind>
</comp>

<comp id="190" class="1005" name="Y_V_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2050" slack="1"/>
<pin id="192" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="Y_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="M_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2050" slack="5"/>
<pin id="197" dir="1" index="1" bw="2050" slack="5"/>
</pin_list>
<bind>
<opset="M_V "/>
</bind>
</comp>

<comp id="200" class="1005" name="M_V_cast_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2049" slack="1"/>
<pin id="202" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="M_V_cast "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_cast_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2050" slack="1"/>
<pin id="207" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_8_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="3"/>
<pin id="221" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="3"/>
<pin id="226" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2048" slack="1"/>
<pin id="231" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_6_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2048" slack="3"/>
<pin id="236" dir="1" index="1" bw="2048" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="p_Val2_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2050" slack="1"/>
<pin id="241" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_9_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_4_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2049" slack="4"/>
<pin id="251" dir="1" index="1" bw="2049" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_5_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2049" slack="1"/>
<pin id="256" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="40" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="34" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="28" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="50" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="61" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="61" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="61" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="88" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="84" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="50" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="50" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="50" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="121" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="111" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="134" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="173"><net_src comp="158" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="129" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="28" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="188"><net_src comp="68" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="193"><net_src comp="72" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="198"><net_src comp="76" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="203"><net_src comp="80" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="208"><net_src comp="84" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="217"><net_src comp="98" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="222"><net_src comp="104" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="227"><net_src comp="116" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="232"><net_src comp="121" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="237"><net_src comp="125" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="242"><net_src comp="134" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="247"><net_src comp="140" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="252"><net_src comp="144" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="257"><net_src comp="168" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: montMult : X0_V | {1 }
	Port: montMult : Y0_V | {1 }
	Port: montMult : M0_V | {1 }
  - Chain level:
	State 1
	State 2
		p_cast : 1
		i_assign_cast1 : 1
		exitcond : 1
		i : 1
		StgValue_28 : 2
		tmp_8 : 2
		S_V : 2
		tmp : 1
		tmp_2 : 1
		tmp_6 : 1
		tmp_7 : 2
	State 3
	State 4
	State 5
		p_Val2_1 : 1
		tmp_9 : 2
		tmp_4 : 2
	State 6
	State 7
	State 8
	State 9
		tmp_3 : 1
		tmp_5 : 2
	State 10
	State 11
	State 12
		ssdm_int_V_write_ass : 1
		StgValue_52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |           i_fu_98           |    0    |    12   |
|    add   |          grp_fu_111         |  12294  |   2049  |
|          |          grp_fu_154         |  12298  |   2050  |
|----------|-----------------------------|---------|---------|
|    sub   |          grp_fu_129         |  12287  |   2048  |
|----------|-----------------------------|---------|---------|
|          |       p_Val2_1_fu_134       |    0    |   2050  |
|  select  |         tmp_5_fu_168        |    0    |   2049  |
|          | ssdm_int_V_write_ass_fu_174 |    0    |   2048  |
|----------|-----------------------------|---------|---------|
|   icmp   |        exitcond_fu_92       |    0    |    5    |
|          |          tmp_fu_116         |    0    |   673   |
|----------|-----------------------------|---------|---------|
|          |     M0_V_read_read_fu_28    |    0    |    0    |
|   read   |     Y0_V_read_read_fu_34    |    0    |    0    |
|          |     X0_V_read_read_fu_40    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          X_V_fu_68          |    0    |    0    |
|          |          Y_V_fu_72          |    0    |    0    |
|   zext   |          M_V_fu_76          |    0    |    0    |
|          |        M_V_cast_fu_80       |    0    |    0    |
|          |         p_cast_fu_84        |    0    |    0    |
|          |     i_assign_cast1_fu_88    |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_8_fu_104        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_2_fu_121        |    0    |    0    |
|   trunc  |         tmp_6_fu_125        |    0    |    0    |
|          |         tmp_9_fu_140        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_4_fu_144        |    0    |    0    |
|          |         tmp_3_fu_158        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |  36879  |  12984  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|M0_V_read_reg_180|  2048  |
| M_V_cast_reg_200|  2049  |
|   M_V_reg_195   |  2050  |
|   X_V_reg_185   |  2050  |
|   Y_V_reg_190   |  2050  |
| i_assign_reg_57 |   12   |
|    i_reg_214    |   12   |
| p_Val2_1_reg_239|  2050  |
|  p_cast_reg_205 |  2050  |
|    p_s_reg_46   |  2049  |
|  tmp_2_reg_229  |  2048  |
|  tmp_4_reg_249  |  2049  |
|  tmp_5_reg_254  |  2049  |
|  tmp_6_reg_234  |  2048  |
|  tmp_8_reg_219  |    1   |
|  tmp_9_reg_244  |    1   |
|   tmp_reg_224   |    1   |
+-----------------+--------+
|      Total      |  24617 |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_111 |  p1  |   2  | 2049 |  4098  ||   2049  |
| grp_fu_129 |  p0  |   2  | 2048 |  4096  ||   2048  |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  8194  ||  3.142  ||   4097  |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  36879 |  12984 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |  4097  |
|  Register |    -   |  24617 |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  61496 |  17081 |
+-----------+--------+--------+--------+
