# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/p10/p10_mc_regs.rule $
#
# OpenPOWER HostBoot Project
#
# Contributors Listed Below - COPYRIGHT 2020,2021
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG

################################################################################
# Additional registers for the MC target
################################################################################

    ############################################################################
    # MC_FIR FFDC Regs
    ############################################################################

    register MC_ERR_RPT0
    {
        name        "MC Error Report 0";
        scomaddr    0x0C010C1E;
        capture     group mc_fir_ffdc;
    };

    register MC_ERR_RPT1
    {
        name        "MC Error Report 1";
        scomaddr    0x0C010C1F;
        capture     group mc_fir_ffdc;
    };

    register MC_ERR_RPT2
    {
        name        "MC Error Report 2";
        scomaddr    0x0C010C1A;
        capture     group mc_fir_ffdc;
    };

    ############################################################################
    # PLL FFDC Regs
    ############################################################################

    register MC_PCBSLV_CONFIG
    {
        name        "MC PCBSLV config register";
        scomaddr    0x0C0F001E;
        capture     group pll_ffdc;
    };

    register MC_PCBSLV_ERROR
    {
        name        "MC PCBSLV error register";
        scomaddr    0x0C0F001F;
        capture     group pll_ffdc;
    };


    ############################################################################
    # Memory Configuration Registers
    ############################################################################

    register MCFGP0
    {
        name        "Memory Configuration Register Channel 0";
        scomaddr    0x0C010C0A;
        capture     group default;
    };

    register MCFGP1
    {
        name        "Memory Configuration Register Channel 1";
        scomaddr    0x0C010C0B;
        capture     group default;
    };


    register MCFGPM0
    {
        name        "MC Mirrored Memory Configuration Register Channel 0";
        scomaddr    0x0C010C20;
        capture     group default;
    };

    register MCFGPM1
    {
        name        "MC Mirrored Memory Configuration Register Channel 1";
        scomaddr    0x0C010C30;
        capture     group default;
    };

    ############################################################################
    # Additional FFDC Registers
    ############################################################################

    register MISC_ERR_RPT
    {
        name        "MISC Error Report Register";
        scomaddr    0x0C010FE7;
        capture     group default;
    };

