#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 16 17:37:44 2020
# Process ID: 6112
# Current directory: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.runs/synth_1
# Command line: vivado.exe -log shiftreg_4bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shiftreg_4bit.tcl
# Log file: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.runs/synth_1/shiftreg_4bit.vds
# Journal file: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source shiftreg_4bit.tcl -notrace
