`timescale 1ns / 1ps


module pc(clk, rst, en, clr, newpc, pc);
    input clk;              // æ—¶é’Ÿ
    input rst;              // å¤ä½ä¿¡å·
    input en;              // ä½¿èƒ½ä¿¡å·
    input clr;
    input [31:0] newpc;    // æ›´æ–°çš„pcå€?
    output reg [31:0]pc;    // pc

    initial pc = 32'h0;
    
    always @(posedge clk or posedge rst) begin
        if(rst) begin
            pc <= 32'b0;
        end
        else if(clr) begin
        pc<=32'b0;
        end
        else if(en) begin
            pc <= newpc;
        end
    end



    
endmodule
