
---------- Begin Simulation Statistics ----------
final_tick                                10122972500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    764                       # Simulator instruction rate (inst/s)
host_mem_usage                                7609536                       # Number of bytes of host memory used
host_op_rate                                      782                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9574.84                       # Real time elapsed on the host
host_tick_rate                                 708815                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7317340                       # Number of instructions simulated
sim_ops                                       7490283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006787                       # Number of seconds simulated
sim_ticks                                  6786788125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.763874                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  259213                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               267882                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                420                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3335                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269478                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2653                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3109                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              456                       # Number of indirect misses.
system.cpu.branchPred.lookups                  300461                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10709                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          434                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1782306                       # Number of instructions committed
system.cpu.committedOps                       1806698                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.069936                       # CPI: cycles per instruction
system.cpu.discardedOps                          8569                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             987958                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             69878                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           486892                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1616696                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325740                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      340                       # number of quiesce instructions executed
system.cpu.numCycles                          5471565                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       340                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1237945     68.52%     68.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1403      0.08%     68.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                  70415      3.90%     72.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                496935     27.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1806698                       # Class of committed instruction
system.cpu.quiesceCycles                      5387296                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3854869                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        451243                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150868                       # Transaction distribution
system.membus.trans_dist::ReadResp             151225                       # Transaction distribution
system.membus.trans_dist::WriteReq              77832                       # Transaction distribution
system.membus.trans_dist::WriteResp             77832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          175                       # Transaction distribution
system.membus.trans_dist::WriteClean               91                       # Transaction distribution
system.membus.trans_dist::CleanEvict               64                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               81                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           133                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       225280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        225280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       451259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       458134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 909166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14473176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679814                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004851                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  679798    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              679814                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1138635286                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6948875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              416609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1299125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4983230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          915110525                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1123750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       303796                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       303796                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       906600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14425400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1553782125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1257430573                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    752308000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        74752                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        74752                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       274287                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       274287    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       274287                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    625508250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    827392000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18939904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9633792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       149504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3688448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       301056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2267136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2085784283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    704917836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2790702119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1158769046                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1419492081                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2578261127                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3244553328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2124409917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5368963246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          224                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          240                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2112339                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       150881                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2263221                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2112339                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2112339                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2112339                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       150881                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2263221                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9633792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9646464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4801152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       150528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        74752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75018                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1419492081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1867157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1421359238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2508403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    704917836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            707426239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2508403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2124409917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1867157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2128785478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    225133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000439042250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              271372                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79834                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150726                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75018                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150726                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75018                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4850318790                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  752890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8802991290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32211.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58461.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       110                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140459                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69838                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150726                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75018                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  133383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    220                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.554568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.611170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.621041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          343      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          383      2.50%      4.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          214      1.40%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          235      1.54%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          212      1.39%      9.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          244      1.59%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          169      1.10%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          326      2.13%     13.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13176     86.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15302                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1930.487179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1289.587669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.13%      5.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.28%      6.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31     39.74%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26     33.33%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.26%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.28%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      8.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     961.769231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    801.085815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    247.510458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.13%      5.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.28%      6.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10     12.82%     19.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           63     80.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9636992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4801152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9646464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4801152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1419.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       707.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1421.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    707.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6786684375                       # Total gap between requests
system.mem_ctrls.avgGap                      30063.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9624384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4783168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1418105858.432113647461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1857727.067323175026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2649854.344760467764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 704776384.926559090614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       150528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        74752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8794252020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8739270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10921094250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 118541025625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58422.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44137.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41056745.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1585790.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3681184800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    367080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2739841700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 680                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9903505.514706                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2296188.410488                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5642875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11960375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6755780625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3367191875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       886329                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           886329                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       886329                       # number of overall hits
system.cpu.icache.overall_hits::total          886329                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          224                       # number of overall misses
system.cpu.icache.overall_misses::total           224                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9733750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9733750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9733750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9733750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       886553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       886553                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       886553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       886553                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43454.241071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43454.241071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43454.241071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43454.241071                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          224                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9377500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9377500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9377500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9377500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41863.839286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41863.839286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41863.839286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41863.839286                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       886329                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          886329                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           224                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9733750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9733750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       886553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       886553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43454.241071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43454.241071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9377500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9377500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41863.839286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41863.839286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           345.964420                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              459427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                24                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19142.791667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   345.964420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.675712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.675712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1773330                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1773330                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       113271                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           113271                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       113271                       # number of overall hits
system.cpu.dcache.overall_hits::total          113271                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          285                       # number of overall misses
system.cpu.dcache.overall_misses::total           285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22244625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22244625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22244625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22244625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       113556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       113556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       113556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       113556                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78051.315789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78051.315789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78051.315789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78051.315789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          175                       # number of writebacks
system.cpu.dcache.writebacks::total               175                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           71                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           71                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15962500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15962500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15962500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15962500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7384375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7384375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001885                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001885                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74591.121495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74591.121495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74591.121495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74591.121495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2159.173977                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2159.173977                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    215                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9363375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9363375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69875.932836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69875.932836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9092875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9092875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7384375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7384375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68367.481203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68367.481203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.750000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.750000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12881250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12881250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85306.291391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85306.291391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6869625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6869625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84810.185185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84810.185185                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       225280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       225280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2340447000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2340447000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10389.058061                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10389.058061                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60706                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60706                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       164574                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       164574                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2275498161                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2275498161                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13826.595702                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13826.595702                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.968181                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5011                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.375817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.968181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2256679                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2256679                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10122972500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10123143125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    764                       # Simulator instruction rate (inst/s)
host_mem_usage                                7609536                       # Number of bytes of host memory used
host_op_rate                                      782                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9574.93                       # Real time elapsed on the host
host_tick_rate                                 708826                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7317349                       # Number of instructions simulated
sim_ops                                       7490298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006787                       # Number of seconds simulated
sim_ticks                                  6786958750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.761718                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  259214                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               267889                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                421                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3337                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269478                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2653                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3109                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              456                       # Number of indirect misses.
system.cpu.branchPred.lookups                  300470                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10711                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          434                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1782315                       # Number of instructions committed
system.cpu.committedOps                       1806713                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.070073                       # CPI: cycles per instruction
system.cpu.discardedOps                          8576                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             987980                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             69878                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           486892                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1616920                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325725                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      340                       # number of quiesce instructions executed
system.cpu.numCycles                          5471838                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       340                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1237953     68.52%     68.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1403      0.08%     68.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                  70421      3.90%     72.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                496935     27.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1806713                       # Class of committed instruction
system.cpu.quiesceCycles                      5387296                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3854918                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        451249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150868                       # Transaction distribution
system.membus.trans_dist::ReadResp             151228                       # Transaction distribution
system.membus.trans_dist::WriteReq              77832                       # Transaction distribution
system.membus.trans_dist::WriteResp             77832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          176                       # Transaction distribution
system.membus.trans_dist::WriteClean               91                       # Transaction distribution
system.membus.trans_dist::CleanEvict               66                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               81                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           134                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       225280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        225280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       451262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       458137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 909175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        41048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14473432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679817                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004851                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  679801    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              679817                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1138642036                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6948875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              423109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1299125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4988980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          915110525                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1133750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       303796                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       303796                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       906600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14425400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1553782125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1257430573                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    752308000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        74752                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        74752                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       274287                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       274287    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       274287                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    625508250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    827392000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18939904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9633792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       149504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3688448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       301056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2267136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2085731846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    704900115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2790631960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1158739914                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1419456395                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2578196309                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3244471760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2124356509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5368828269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          226                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          242                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2131146                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       150878                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2282024                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2131146                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2131146                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2131146                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       150878                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2282024                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9633792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9646528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4801216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       150528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          267                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        74752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1419456395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1876540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1421332935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2517770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    704900115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            707417884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2517770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2124356509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1876540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2128750819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    225133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000439042250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              271375                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79834                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150727                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75019                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150727                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4850318790                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  752895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8803017540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32211.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58461.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       110                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69838                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150727                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  133383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    220                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.554568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.611170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.621041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          343      2.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          383      2.50%      4.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          214      1.40%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          235      1.54%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          212      1.39%      9.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          244      1.59%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          169      1.10%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          326      2.13%     13.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13176     86.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15302                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1930.487179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1289.587669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.13%      5.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.28%      6.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31     39.74%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26     33.33%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.26%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.28%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      8.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     961.769231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    801.085815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    247.510458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.13%      5.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.28%      6.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10     12.82%     19.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           63     80.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9637056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4801152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9646528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4801216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1419.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       707.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1421.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    707.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6786946250                       # Total gap between requests
system.mem_ctrls.avgGap                      30064.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9624384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4783168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1418070207.071761131287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1867110.213392707054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2649787.727087629959                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 704758666.759246230125                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       150528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          267                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        74752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8794252020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8765520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10921094250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 118541025625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58422.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44047.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40902974.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1585790.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3681184800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    367080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2740012325                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 680                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9903505.514706                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2296188.410488                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5642875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11960375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6755951250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3367191875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       886337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           886337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       886337                       # number of overall hits
system.cpu.icache.overall_hits::total          886337                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          226                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          226                       # number of overall misses
system.cpu.icache.overall_misses::total           226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9821250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9821250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9821250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9821250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       886563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       886563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       886563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       886563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000255                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000255                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43456.858407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43456.858407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43456.858407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43456.858407                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          226                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9461750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9461750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9461750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9461750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000255                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000255                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41866.150442                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41866.150442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41866.150442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41866.150442                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       886337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          886337                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          226                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9821250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9821250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       886563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       886563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43456.858407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43456.858407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9461750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9461750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41866.150442                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41866.150442                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           345.964522                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2348849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               376                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6246.938830                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   345.964522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.675712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.675712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1773352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1773352                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       113276                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           113276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       113276                       # number of overall hits
system.cpu.dcache.overall_hits::total          113276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            286                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          286                       # number of overall misses
system.cpu.dcache.overall_misses::total           286                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22304625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22304625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22304625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22304625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       113562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       113562                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       113562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       113562                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002518                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002518                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77988.199301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77988.199301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77988.199301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77988.199301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          176                       # number of writebacks
system.cpu.dcache.writebacks::total               176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           71                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           71                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16021000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16021000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7384375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7384375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74516.279070                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74516.279070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74516.279070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74516.279070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2159.173977                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2159.173977                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    216                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9423375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9423375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69802.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69802.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9151375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9151375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7384375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7384375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68293.843284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68293.843284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.750000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.750000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12881250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12881250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85306.291391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85306.291391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6869625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6869625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84810.185185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84810.185185                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       225280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       225280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2340447000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2340447000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10389.058061                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10389.058061                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60706                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60706                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       164574                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       164574                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2275498161                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2275498161                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13826.595702                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13826.595702                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.966171                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              118211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               728                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.377747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.966171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2256704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2256704                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10123143125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
