# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 41
attribute \top 1
attribute \src "dut.sv:1.1-38.10"
module \gen_test1
  attribute \src "dut.sv:32.3-33.18"
  wire $0\y[0:0]
  attribute \src "dut.sv:32.3-33.18"
  wire $0\y[1:1]
  attribute \src "dut.sv:32.3-33.18"
  wire $0\y[2:2]
  attribute \src "dut.sv:32.3-33.18"
  wire $0\y[3:3]
  attribute \src "dut.sv:32.3-33.18"
  wire $0\y[4:4]
  attribute \src "dut.sv:32.3-33.18"
  wire $0\y[5:5]
  attribute \src "dut.sv:32.3-33.18"
  wire $0\y[6:6]
  attribute \src "dut.sv:32.3-33.18"
  wire $0\y[7:7]
  attribute \src "dut.sv:4.13-4.14"
  wire width 8 input 2 \a
  attribute \src "dut.sv:4.16-4.17"
  wire width 8 input 3 \b
  attribute \src "dut.sv:3.7-3.10"
  wire input 1 \clk
  attribute \src "dut.sv:13.8-13.16"
  wire \gen1[0].and_wire
  attribute \src "dut.sv:13.18-13.25"
  wire \gen1[0].or_wire
  attribute \src "dut.sv:13.8-13.16"
  wire \gen1[1].and_wire
  attribute \src "dut.sv:13.18-13.25"
  wire \gen1[1].or_wire
  attribute \src "dut.sv:13.8-13.16"
  wire \gen1[2].and_wire
  attribute \src "dut.sv:13.18-13.25"
  wire \gen1[2].or_wire
  attribute \src "dut.sv:13.8-13.16"
  wire \gen1[3].and_wire
  attribute \src "dut.sv:13.18-13.25"
  wire \gen1[3].or_wire
  attribute \src "dut.sv:13.8-13.16"
  wire \gen1[4].and_wire
  attribute \src "dut.sv:13.18-13.25"
  wire \gen1[4].or_wire
  attribute \src "dut.sv:13.8-13.16"
  wire \gen1[5].and_wire
  attribute \src "dut.sv:13.18-13.25"
  wire \gen1[5].or_wire
  attribute \src "dut.sv:13.8-13.16"
  wire \gen1[6].and_wire
  attribute \src "dut.sv:13.18-13.25"
  wire \gen1[6].or_wire
  attribute \src "dut.sv:13.8-13.16"
  wire \gen1[7].and_wire
  attribute \src "dut.sv:13.18-13.25"
  wire \gen1[7].or_wire
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[0].gen4[0].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[0].gen4[1].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[0].gen4[2].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[0].gen4[3].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[0].gen4[4].tmpbuf
  attribute \src "dut.sv:26.14-26.18"
  wire width 5 \gen3[0].tmp2
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[1].gen4[0].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[1].gen4[1].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[1].gen4[2].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[1].gen4[3].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[1].gen4[4].tmpbuf
  attribute \src "dut.sv:26.14-26.18"
  wire width 5 \gen3[1].tmp2
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[2].gen4[0].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[2].gen4[1].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[2].gen4[2].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[2].gen4[3].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[2].gen4[4].tmpbuf
  attribute \src "dut.sv:26.14-26.18"
  wire width 5 \gen3[2].tmp2
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[3].gen4[0].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[3].gen4[1].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[3].gen4[2].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[3].gen4[3].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[3].gen4[4].tmpbuf
  attribute \src "dut.sv:26.14-26.18"
  wire width 5 \gen3[3].tmp2
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[4].gen4[0].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[4].gen4[1].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[4].gen4[2].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[4].gen4[3].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[4].gen4[4].tmpbuf
  attribute \src "dut.sv:26.14-26.18"
  wire width 5 \gen3[4].tmp2
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[5].gen4[0].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[5].gen4[1].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[5].gen4[2].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[5].gen4[3].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[5].gen4[4].tmpbuf
  attribute \src "dut.sv:26.14-26.18"
  wire width 5 \gen3[5].tmp2
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[6].gen4[0].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[6].gen4[1].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[6].gen4[2].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[6].gen4[3].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[6].gen4[4].tmpbuf
  attribute \src "dut.sv:26.14-26.18"
  wire width 5 \gen3[6].tmp2
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[7].gen4[0].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[7].gen4[1].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[7].gen4[2].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[7].gen4[3].tmpbuf
  attribute \src "dut.sv:28.9-28.15"
  wire \gen3[7].gen4[4].tmpbuf
  attribute \src "dut.sv:26.14-26.18"
  wire width 5 \gen3[7].tmp2
  attribute \src "dut.sv:8.13-8.17"
  wire width 16 \tmp1
  attribute \src "dut.sv:5.18-5.19"
  wire width 8 output 4 \y
  attribute \src "dut.sv:14.21-14.32"
  cell $and $and$dut.sv:14$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y \gen1[0].and_wire
  end
  attribute \src "dut.sv:14.21-14.32"
  cell $and $and$dut.sv:14$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y \gen1[5].and_wire
  end
  attribute \src "dut.sv:14.21-14.32"
  cell $and $and$dut.sv:14$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y \gen1[6].and_wire
  end
  attribute \src "dut.sv:14.21-14.32"
  cell $and $and$dut.sv:14$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y \gen1[7].and_wire
  end
  attribute \src "dut.sv:14.21-14.32"
  cell $and $and$dut.sv:14$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y \gen1[1].and_wire
  end
  attribute \src "dut.sv:14.21-14.32"
  cell $and $and$dut.sv:14$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y \gen1[2].and_wire
  end
  attribute \src "dut.sv:14.21-14.32"
  cell $and $and$dut.sv:14$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y \gen1[3].and_wire
  end
  attribute \src "dut.sv:14.21-14.32"
  cell $and $and$dut.sv:14$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y \gen1[4].and_wire
  end
  attribute \src "dut.sv:15.20-15.31"
  cell $or $or$dut.sv:15$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y \gen1[4].or_wire
  end
  attribute \src "dut.sv:15.20-15.31"
  cell $or $or$dut.sv:15$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y \gen1[5].or_wire
  end
  attribute \src "dut.sv:15.20-15.31"
  cell $or $or$dut.sv:15$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y \gen1[6].or_wire
  end
  attribute \src "dut.sv:15.20-15.31"
  cell $or $or$dut.sv:15$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y \gen1[7].or_wire
  end
  attribute \src "dut.sv:15.20-15.31"
  cell $or $or$dut.sv:15$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y \gen1[0].or_wire
  end
  attribute \src "dut.sv:15.20-15.31"
  cell $or $or$dut.sv:15$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y \gen1[1].or_wire
  end
  attribute \src "dut.sv:15.20-15.31"
  cell $or $or$dut.sv:15$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y \gen1[2].or_wire
  end
  attribute \src "dut.sv:15.20-15.31"
  cell $or $or$dut.sv:15$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y \gen1[3].or_wire
  end
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$33
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\y[0:0]
    connect \Q \y [0]
  end
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$34
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\y[1:1]
    connect \Q \y [1]
  end
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$35
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\y[2:2]
    connect \Q \y [2]
  end
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$36
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\y[3:3]
    connect \Q \y [3]
  end
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$37
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\y[4:4]
    connect \Q \y [4]
  end
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$38
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\y[5:5]
    connect \Q \y [5]
  end
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$39
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\y[6:6]
    connect \Q \y [6]
  end
  attribute \src "dut.sv:32.3-33.18"
  cell $dff $procdff$40
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\y[7:7]
    connect \Q \y [7]
  end
  attribute \src "dut.sv:33.12-33.17"
  cell $reduce_xor $reduce_xor$dut.sv:33$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire \gen1[0].and_wire }
    connect \Y $0\y[0:0]
  end
  attribute \src "dut.sv:33.12-33.17"
  cell $reduce_xor $reduce_xor$dut.sv:33$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire \gen1[1].or_wire }
    connect \Y $0\y[1:1]
  end
  attribute \src "dut.sv:33.12-33.17"
  cell $reduce_xor $reduce_xor$dut.sv:33$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire }
    connect \Y $0\y[2:2]
  end
  attribute \src "dut.sv:33.12-33.17"
  cell $reduce_xor $reduce_xor$dut.sv:33$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire }
    connect \Y $0\y[3:3]
  end
  attribute \src "dut.sv:33.12-33.17"
  cell $reduce_xor $reduce_xor$dut.sv:33$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire }
    connect \Y $0\y[4:4]
  end
  attribute \src "dut.sv:33.12-33.17"
  cell $reduce_xor $reduce_xor$dut.sv:33$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire }
    connect \Y $0\y[5:5]
  end
  attribute \src "dut.sv:33.12-33.17"
  cell $reduce_xor $reduce_xor$dut.sv:33$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[6].or_wire \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire }
    connect \Y $0\y[6:6]
  end
  attribute \src "dut.sv:33.12-33.17"
  cell $reduce_xor $reduce_xor$dut.sv:33$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[7].and_wire \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire }
    connect \Y $0\y[7:7]
  end
  connect \gen3[0].gen4[0].tmpbuf \gen1[0].and_wire
  connect \gen3[0].gen4[1].tmpbuf \gen1[2].and_wire
  connect \gen3[0].gen4[2].tmpbuf \gen1[4].and_wire
  connect \gen3[0].gen4[3].tmpbuf \gen1[6].and_wire
  connect \gen3[0].gen4[4].tmpbuf \gen1[0].or_wire
  connect \gen3[0].tmp2 { \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire \gen1[0].and_wire }
  connect \gen3[1].gen4[0].tmpbuf \gen1[1].or_wire
  connect \gen3[1].gen4[1].tmpbuf \gen1[3].or_wire
  connect \gen3[1].gen4[2].tmpbuf \gen1[5].or_wire
  connect \gen3[1].gen4[3].tmpbuf \gen1[7].or_wire
  connect \gen3[1].gen4[4].tmpbuf \gen1[1].and_wire
  connect \gen3[1].tmp2 { \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire \gen1[1].or_wire }
  connect \gen3[2].gen4[0].tmpbuf \gen1[2].and_wire
  connect \gen3[2].gen4[1].tmpbuf \gen1[4].and_wire
  connect \gen3[2].gen4[2].tmpbuf \gen1[6].and_wire
  connect \gen3[2].gen4[3].tmpbuf \gen1[0].or_wire
  connect \gen3[2].gen4[4].tmpbuf \gen1[2].or_wire
  connect \gen3[2].tmp2 { \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire }
  connect \gen3[3].gen4[0].tmpbuf \gen1[3].or_wire
  connect \gen3[3].gen4[1].tmpbuf \gen1[5].or_wire
  connect \gen3[3].gen4[2].tmpbuf \gen1[7].or_wire
  connect \gen3[3].gen4[3].tmpbuf \gen1[1].and_wire
  connect \gen3[3].gen4[4].tmpbuf \gen1[3].and_wire
  connect \gen3[3].tmp2 { \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire }
  connect \gen3[4].gen4[0].tmpbuf \gen1[4].and_wire
  connect \gen3[4].gen4[1].tmpbuf \gen1[6].and_wire
  connect \gen3[4].gen4[2].tmpbuf \gen1[0].or_wire
  connect \gen3[4].gen4[3].tmpbuf \gen1[2].or_wire
  connect \gen3[4].gen4[4].tmpbuf \gen1[4].or_wire
  connect \gen3[4].tmp2 { \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire }
  connect \gen3[5].gen4[0].tmpbuf \gen1[5].or_wire
  connect \gen3[5].gen4[1].tmpbuf \gen1[7].or_wire
  connect \gen3[5].gen4[2].tmpbuf \gen1[1].and_wire
  connect \gen3[5].gen4[3].tmpbuf \gen1[3].and_wire
  connect \gen3[5].gen4[4].tmpbuf \gen1[5].and_wire
  connect \gen3[5].tmp2 { \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire }
  connect \gen3[6].gen4[0].tmpbuf \gen1[6].and_wire
  connect \gen3[6].gen4[1].tmpbuf \gen1[0].or_wire
  connect \gen3[6].gen4[2].tmpbuf \gen1[2].or_wire
  connect \gen3[6].gen4[3].tmpbuf \gen1[4].or_wire
  connect \gen3[6].gen4[4].tmpbuf \gen1[6].or_wire
  connect \gen3[6].tmp2 { \gen1[6].or_wire \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire }
  connect \gen3[7].gen4[0].tmpbuf \gen1[7].or_wire
  connect \gen3[7].gen4[1].tmpbuf \gen1[1].and_wire
  connect \gen3[7].gen4[2].tmpbuf \gen1[3].and_wire
  connect \gen3[7].gen4[3].tmpbuf \gen1[5].and_wire
  connect \gen3[7].gen4[4].tmpbuf \gen1[7].and_wire
  connect \gen3[7].tmp2 { \gen1[7].and_wire \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire }
  connect \tmp1 { \gen1[7].and_wire \gen1[6].or_wire \gen1[5].and_wire \gen1[4].or_wire \gen1[3].and_wire \gen1[2].or_wire \gen1[1].and_wire \gen1[0].or_wire \gen1[7].or_wire \gen1[6].and_wire \gen1[5].or_wire \gen1[4].and_wire \gen1[3].or_wire \gen1[2].and_wire \gen1[1].or_wire \gen1[0].and_wire }
end
