Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/server_022.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3625163 heartbeat IPC: 2.7585 cumulative IPC: 2.7585 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7256454 heartbeat IPC: 2.75384 cumulative IPC: 2.75617 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10881437 heartbeat IPC: 2.75863 cumulative IPC: 2.75699 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14514291 heartbeat IPC: 2.75266 cumulative IPC: 2.7559 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 18137874 heartbeat IPC: 2.7597 cumulative IPC: 2.75666 (Simulation time: 0 hr 1 min 40 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 18137874 (Simulation time: 0 hr 1 min 40 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 35575108 heartbeat IPC: 0.573485 cumulative IPC: 0.573485 (Simulation time: 0 hr 2 min 6 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 53185991 heartbeat IPC: 0.567831 cumulative IPC: 0.570644 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 70570835 heartbeat IPC: 0.575214 cumulative IPC: 0.572159 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 88177591 heartbeat IPC: 0.567964 cumulative IPC: 0.571105 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 105550271 heartbeat IPC: 0.575616 cumulative IPC: 0.572001 (Simulation time: 0 hr 3 min 50 sec) 
Finished CPU 0 instructions: 50000001 cycles: 87412397 cumulative IPC: 0.572001 (Simulation time: 0 hr 3 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.572001 instructions: 50000001 cycles: 87412397
L1D TOTAL     ACCESS:   18724888  HIT:   16514177  MISS:    2210711
L1D LOAD      ACCESS:    7054208  HIT:    6334530  MISS:     719678
L1D RFO       ACCESS:    5928927  HIT:    4949184  MISS:     979743
L1D PREFETCH  ACCESS:    5741753  HIT:    5230463  MISS:     511290
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7097376  ISSUED:    6889594  USEFUL:     190115  USELESS:     321180
L1D AVERAGE MISS LATENCY: 179.043 cycles
L1I TOTAL     ACCESS:   13503559  HIT:   10719020  MISS:    2784539
L1I LOAD      ACCESS:   10102791  HIT:    9924305  MISS:     178486
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    3400768  HIT:     794715  MISS:    2606053
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    3898268  ISSUED:    3898268  USEFUL:    2363061  USELESS:     242987
L1I AVERAGE MISS LATENCY: 16.491 cycles
L2C TOTAL     ACCESS:    7409519  HIT:    5555431  MISS:    1854088
L2C LOAD      ACCESS:     513137  HIT:     265192  MISS:     247945
L2C RFO       ACCESS:     978975  HIT:      21266  MISS:     957709
L2C PREFETCH  ACCESS:    4732268  HIT:    4085367  MISS:     646901
L2C WRITEBACK ACCESS:    1185139  HIT:    1183606  MISS:       1533
L2C PREFETCH  REQUESTED:    3631752  ISSUED:    3628452  USEFUL:      20375  USELESS:     626603
L2C AVERAGE MISS LATENCY: 221.047 cycles
LLC TOTAL     ACCESS:    3928663  HIT:    2539043  MISS:    1389620
LLC LOAD      ACCESS:     247917  HIT:     171240  MISS:      76677
LLC RFO       ACCESS:     957705  HIT:     139875  MISS:     817830
LLC PREFETCH  ACCESS:    1607347  HIT:    1113952  MISS:     493395
LLC WRITEBACK ACCESS:    1115694  HIT:    1113976  MISS:       1718
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      25147  USELESS:     468877
LLC AVERAGE MISS LATENCY: 287.903 cycles
Major fault: 0 Minor fault: 23505
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     393851  ROW_BUFFER_MISS:     993834
 DBUS_CONGESTED:    1403848
 WQ ROW_BUFFER_HIT:     288765  ROW_BUFFER_MISS:     612898  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8317% MPKI: 0.27564 Average ROB Occupancy at Mispredict: 219.742

Branch types
NOT_BRANCH: 41811143 83.6223%
BRANCH_DIRECT_JUMP: 445742 0.891484%
BRANCH_INDIRECT: 48876 0.097752%
BRANCH_CONDITIONAL: 5859406 11.7188%
BRANCH_DIRECT_CALL: 758267 1.51653%
BRANCH_INDIRECT_CALL: 159103 0.318206%
BRANCH_RETURN: 917372 1.83474%
BRANCH_OTHER: 0 0%

