// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_top_module2_coarse_cfo (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m1_to_m2_data_dout,
        m1_to_m2_data_empty_n,
        m1_to_m2_data_read,
        m1_to_m2_data_num_data_valid,
        m1_to_m2_data_fifo_cap,
        m1_startOffset_dout,
        m1_startOffset_empty_n,
        m1_startOffset_read,
        m1_startOffset_num_data_valid,
        m1_startOffset_fifo_cap,
        m2_search_buffer_din,
        m2_search_buffer_full_n,
        m2_search_buffer_write,
        m2_search_buffer_num_data_valid,
        m2_search_buffer_fifo_cap,
        m2_coarseFreqOff_din,
        m2_coarseFreqOff_full_n,
        m2_coarseFreqOff_write,
        m2_coarseFreqOff_num_data_valid,
        m2_coarseFreqOff_fifo_cap,
        m2_searchBufferLen_din,
        m2_searchBufferLen_full_n,
        m2_searchBufferLen_write,
        m2_searchBufferLen_num_data_valid,
        m2_searchBufferLen_fifo_cap,
        m2_to_m4_data_din,
        m2_to_m4_data_full_n,
        m2_to_m4_data_write,
        m2_to_m4_data_num_data_valid,
        m2_to_m4_data_fifo_cap,
        m2_to_m4_startOffset_din,
        m2_to_m4_startOffset_full_n,
        m2_to_m4_startOffset_write,
        m2_to_m4_startOffset_num_data_valid,
        m2_to_m4_startOffset_fifo_cap,
        add_loc_dout,
        add_loc_empty_n,
        add_loc_read,
        add_loc_num_data_valid,
        add_loc_fifo_cap,
        add_loc_c_din,
        add_loc_c_full_n,
        add_loc_c_write,
        add_loc_c_num_data_valid,
        add_loc_c_fifo_cap
);

parameter    ap_ST_fsm_state1 = 77'd1;
parameter    ap_ST_fsm_state2 = 77'd2;
parameter    ap_ST_fsm_state3 = 77'd4;
parameter    ap_ST_fsm_state4 = 77'd8;
parameter    ap_ST_fsm_state5 = 77'd16;
parameter    ap_ST_fsm_state6 = 77'd32;
parameter    ap_ST_fsm_state7 = 77'd64;
parameter    ap_ST_fsm_state8 = 77'd128;
parameter    ap_ST_fsm_state9 = 77'd256;
parameter    ap_ST_fsm_state10 = 77'd512;
parameter    ap_ST_fsm_state11 = 77'd1024;
parameter    ap_ST_fsm_state12 = 77'd2048;
parameter    ap_ST_fsm_state13 = 77'd4096;
parameter    ap_ST_fsm_state14 = 77'd8192;
parameter    ap_ST_fsm_state15 = 77'd16384;
parameter    ap_ST_fsm_state16 = 77'd32768;
parameter    ap_ST_fsm_state17 = 77'd65536;
parameter    ap_ST_fsm_state18 = 77'd131072;
parameter    ap_ST_fsm_state19 = 77'd262144;
parameter    ap_ST_fsm_state20 = 77'd524288;
parameter    ap_ST_fsm_state21 = 77'd1048576;
parameter    ap_ST_fsm_state22 = 77'd2097152;
parameter    ap_ST_fsm_state23 = 77'd4194304;
parameter    ap_ST_fsm_state24 = 77'd8388608;
parameter    ap_ST_fsm_state25 = 77'd16777216;
parameter    ap_ST_fsm_state26 = 77'd33554432;
parameter    ap_ST_fsm_state27 = 77'd67108864;
parameter    ap_ST_fsm_state28 = 77'd134217728;
parameter    ap_ST_fsm_state29 = 77'd268435456;
parameter    ap_ST_fsm_state30 = 77'd536870912;
parameter    ap_ST_fsm_state31 = 77'd1073741824;
parameter    ap_ST_fsm_state32 = 77'd2147483648;
parameter    ap_ST_fsm_state33 = 77'd4294967296;
parameter    ap_ST_fsm_state34 = 77'd8589934592;
parameter    ap_ST_fsm_state35 = 77'd17179869184;
parameter    ap_ST_fsm_state36 = 77'd34359738368;
parameter    ap_ST_fsm_state37 = 77'd68719476736;
parameter    ap_ST_fsm_state38 = 77'd137438953472;
parameter    ap_ST_fsm_state39 = 77'd274877906944;
parameter    ap_ST_fsm_state40 = 77'd549755813888;
parameter    ap_ST_fsm_state41 = 77'd1099511627776;
parameter    ap_ST_fsm_state42 = 77'd2199023255552;
parameter    ap_ST_fsm_state43 = 77'd4398046511104;
parameter    ap_ST_fsm_state44 = 77'd8796093022208;
parameter    ap_ST_fsm_state45 = 77'd17592186044416;
parameter    ap_ST_fsm_state46 = 77'd35184372088832;
parameter    ap_ST_fsm_state47 = 77'd70368744177664;
parameter    ap_ST_fsm_state48 = 77'd140737488355328;
parameter    ap_ST_fsm_state49 = 77'd281474976710656;
parameter    ap_ST_fsm_state50 = 77'd562949953421312;
parameter    ap_ST_fsm_state51 = 77'd1125899906842624;
parameter    ap_ST_fsm_state52 = 77'd2251799813685248;
parameter    ap_ST_fsm_state53 = 77'd4503599627370496;
parameter    ap_ST_fsm_state54 = 77'd9007199254740992;
parameter    ap_ST_fsm_state55 = 77'd18014398509481984;
parameter    ap_ST_fsm_state56 = 77'd36028797018963968;
parameter    ap_ST_fsm_state57 = 77'd72057594037927936;
parameter    ap_ST_fsm_state58 = 77'd144115188075855872;
parameter    ap_ST_fsm_state59 = 77'd288230376151711744;
parameter    ap_ST_fsm_state60 = 77'd576460752303423488;
parameter    ap_ST_fsm_state61 = 77'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 77'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 77'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 77'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 77'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 77'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 77'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 77'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 77'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 77'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 77'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 77'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 77'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 77'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 77'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 77'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 77'd75557863725914323419136;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] m1_to_m2_data_dout;
input   m1_to_m2_data_empty_n;
output   m1_to_m2_data_read;
input  [6:0] m1_to_m2_data_num_data_valid;
input  [6:0] m1_to_m2_data_fifo_cap;
input  [15:0] m1_startOffset_dout;
input   m1_startOffset_empty_n;
output   m1_startOffset_read;
input  [2:0] m1_startOffset_num_data_valid;
input  [2:0] m1_startOffset_fifo_cap;
output  [31:0] m2_search_buffer_din;
input   m2_search_buffer_full_n;
output   m2_search_buffer_write;
input  [10:0] m2_search_buffer_num_data_valid;
input  [10:0] m2_search_buffer_fifo_cap;
output  [31:0] m2_coarseFreqOff_din;
input   m2_coarseFreqOff_full_n;
output   m2_coarseFreqOff_write;
input  [2:0] m2_coarseFreqOff_num_data_valid;
input  [2:0] m2_coarseFreqOff_fifo_cap;
output  [15:0] m2_searchBufferLen_din;
input   m2_searchBufferLen_full_n;
output   m2_searchBufferLen_write;
input  [2:0] m2_searchBufferLen_num_data_valid;
input  [2:0] m2_searchBufferLen_fifo_cap;
output  [31:0] m2_to_m4_data_din;
input   m2_to_m4_data_full_n;
output   m2_to_m4_data_write;
input  [11:0] m2_to_m4_data_num_data_valid;
input  [11:0] m2_to_m4_data_fifo_cap;
output  [15:0] m2_to_m4_startOffset_din;
input   m2_to_m4_startOffset_full_n;
output   m2_to_m4_startOffset_write;
input  [2:0] m2_to_m4_startOffset_num_data_valid;
input  [2:0] m2_to_m4_startOffset_fifo_cap;
input  [31:0] add_loc_dout;
input   add_loc_empty_n;
output   add_loc_read;
input  [2:0] add_loc_num_data_valid;
input  [2:0] add_loc_fifo_cap;
output  [31:0] add_loc_c_din;
input   add_loc_c_full_n;
output   add_loc_c_write;
input  [2:0] add_loc_c_num_data_valid;
input  [2:0] add_loc_c_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg m1_to_m2_data_read;
reg m1_startOffset_read;
reg m2_coarseFreqOff_write;
reg m2_searchBufferLen_write;
reg[31:0] m2_to_m4_data_din;
reg m2_to_m4_data_write;
reg[15:0] m2_to_m4_startOffset_din;
reg m2_to_m4_startOffset_write;
reg add_loc_read;
reg add_loc_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [76:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [10:0] early_buf_re_address0;
reg    early_buf_re_ce0;
wire   [15:0] early_buf_re_q0;
reg   [10:0] early_buf_re_address1;
reg    early_buf_re_ce1;
reg    early_buf_re_we1;
wire   [15:0] early_buf_re_q1;
reg   [10:0] early_buf_im_address0;
reg    early_buf_im_ce0;
wire   [15:0] early_buf_im_q0;
reg   [10:0] early_buf_im_address1;
reg    early_buf_im_ce1;
reg    early_buf_im_we1;
wire   [15:0] early_buf_im_q1;
wire   [7:0] atan_lut_1_address0;
wire   [15:0] atan_lut_1_q0;
wire   [7:0] atan_lut_1_address1;
wire   [15:0] atan_lut_1_q1;
reg    m1_startOffset_blk_n;
wire    ap_CS_fsm_state4;
wire   [0:0] sO_rx_loc_load_load_fu_418_p1;
reg    m2_coarseFreqOff_blk_n;
wire    ap_CS_fsm_state75;
reg    m2_searchBufferLen_blk_n;
reg    m2_to_m4_startOffset_blk_n;
reg    add_loc_blk_n;
reg    add_loc_c_blk_n;
reg   [31:0] num_samples_reg_1101;
reg    ap_block_state1;
reg    ap_block_state4;
wire  signed [31:0] sext_ln111_fu_424_p1;
reg  signed [31:0] sext_ln111_reg_1119;
wire    ap_CS_fsm_state5;
wire   [10:0] trunc_ln111_fu_428_p1;
reg   [10:0] trunc_ln111_reg_1124;
wire   [31:0] add_ln113_fu_437_p2;
reg   [31:0] add_ln113_reg_1130;
wire   [31:0] useLen_fu_448_p3;
reg   [31:0] useLen_reg_1136;
wire    ap_CS_fsm_state6;
wire   [4:0] select_ln114_fu_487_p3;
reg   [4:0] select_ln114_reg_1141;
wire  signed [5:0] sext_ln115_1_fu_495_p1;
reg  signed [5:0] sext_ln115_1_reg_1146;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln119_fu_513_p2;
reg   [0:0] icmp_ln119_reg_1151;
wire   [31:0] add_ln119_fu_524_p2;
reg   [31:0] add_ln119_reg_1155;
wire   [31:0] add_ln119_1_fu_556_p2;
reg   [31:0] add_ln119_1_reg_1161;
wire    ap_CS_fsm_state8;
wire   [0:0] x_neg_fu_571_p3;
reg   [0:0] x_neg_reg_1166;
wire    ap_CS_fsm_state10;
wire   [0:0] y_neg_fu_579_p3;
reg   [0:0] y_neg_reg_1171;
wire   [31:0] ax_fu_593_p3;
reg   [31:0] ax_reg_1176;
wire   [31:0] ay_fu_607_p3;
reg   [31:0] ay_reg_1184;
wire   [0:0] swap_fu_625_p2;
reg   [0:0] swap_reg_1195;
wire    ap_CS_fsm_state11;
wire   [50:0] grp_fu_653_p2;
reg   [50:0] sdiv_ln47_reg_1210;
wire    ap_CS_fsm_state65;
reg   [31:0] scaled_reg_1216;
wire    ap_CS_fsm_state66;
wire   [12:0] lut_idx_fu_733_p3;
reg   [12:0] lut_idx_reg_1221;
wire   [31:0] frac_fu_765_p2;
reg  signed [31:0] frac_reg_1227;
wire    ap_CS_fsm_state67;
wire  signed [23:0] v0_fu_786_p3;
reg  signed [23:0] v0_reg_1242;
wire    ap_CS_fsm_state68;
wire   [24:0] sub_ln55_fu_810_p2;
reg   [24:0] sub_ln55_reg_1247;
reg   [31:0] trunc_ln_reg_1252;
wire    ap_CS_fsm_state69;
wire   [31:0] angle_12_fu_856_p3;
reg   [31:0] angle_12_reg_1257;
wire    ap_CS_fsm_state70;
wire   [31:0] angle_16_fu_898_p3;
reg   [31:0] angle_16_reg_1263;
wire    ap_CS_fsm_state71;
reg   [5:0] tmp_14_reg_1269;
wire   [31:0] select_ln61_fu_946_p3;
wire    ap_CS_fsm_state72;
wire  signed [31:0] signed_angle_4_fu_966_p3;
reg  signed [31:0] signed_angle_4_reg_1279;
wire    ap_CS_fsm_state73;
reg   [0:0] tmp_16_reg_1285;
reg   [27:0] tmp_7_reg_1290;
reg   [31:0] coarseFreqOff_reg_1295;
wire    ap_CS_fsm_state74;
wire   [28:0] phase_inc_fu_1042_p3;
reg   [28:0] phase_inc_reg_1300;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_idle;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_ready;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_to_m2_data_read;
wire   [31:0] grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_din;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_write;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_startOffset_read;
wire   [15:0] grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_write;
wire   [0:0] grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out_ap_vld;
wire   [15:0] grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out_ap_vld;
wire   [10:0] grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_address1;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_ce1;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_we1;
wire   [15:0] grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_d1;
wire   [10:0] grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_address1;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_ce1;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_we1;
wire   [15:0] grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_d1;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_idle;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_ready;
wire   [31:0] grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out_ap_vld;
wire   [31:0] grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out_ap_vld;
wire   [10:0] grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address0;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce0;
wire   [10:0] grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address1;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce1;
wire   [10:0] grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address0;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce0;
wire   [10:0] grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address1;
wire    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce1;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_idle;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_ready;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m1_to_m2_data_read;
wire   [31:0] grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_write;
wire   [31:0] grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_din;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_write;
wire   [10:0] grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_address0;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_ce0;
wire   [10:0] grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_address0;
wire    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_ce0;
reg  signed [15:0] startOffset_5_reg_270;
reg   [31:0] ap_phi_mux_y_phi_fu_283_p4;
reg   [31:0] y_reg_279;
reg   [31:0] ap_phi_mux_x_phi_fu_294_p4;
reg   [31:0] x_reg_290;
reg   [31:0] angle_20_reg_301;
wire   [0:0] icmp_ln39_fu_619_p2;
reg    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg;
reg   [76:0] ap_NS_fsm;
wire    ap_NS_fsm_state76;
wire    ap_CS_fsm_state77;
wire   [63:0] zext_ln53_fu_770_p1;
wire   [63:0] zext_ln54_fu_781_p1;
reg    ap_block_state75;
reg    atan_lut_1_ce1_local;
reg    atan_lut_1_ce0_local;
wire   [27:0] mul_ln137_fu_367_p1;
wire   [31:0] rxLen_local_fu_432_p2;
wire   [0:0] icmp_ln113_fu_443_p2;
wire   [3:0] trunc_ln114_fu_463_p1;
wire   [3:0] sub_ln114_fu_467_p2;
wire   [4:0] zext_ln114_fu_473_p1;
wire   [0:0] tmp_fu_455_p3;
wire   [4:0] sub_ln114_1_fu_477_p2;
wire   [4:0] zext_ln114_1_fu_483_p1;
wire   [5:0] sub_ln115_fu_498_p2;
wire  signed [31:0] sext_ln115_fu_504_p1;
wire   [31:0] corrLen_fu_508_p2;
wire   [31:0] sub_ln119_1_fu_519_p2;
wire   [5:0] sub_ln119_fu_529_p2;
wire   [0:0] empty_fu_538_p2;
wire   [31:0] p_op_i_fu_543_p2;
wire   [31:0] smax_neg_i_fu_548_p3;
wire  signed [31:0] sext_ln119_fu_534_p1;
wire   [31:0] sub_ln36_fu_587_p2;
wire   [31:0] sub_ln37_fu_601_p2;
wire   [31:0] or_ln39_fu_615_p2;
wire   [31:0] select_ln44_fu_635_p3;
wire  signed [31:0] den_fu_629_p3;
wire   [50:0] grp_fu_653_p0;
wire   [50:0] shl_ln48_fu_659_p2;
wire   [50:0] shl_ln48_1_fu_664_p2;
wire   [50:0] sub_ln48_fu_669_p2;
wire   [18:0] tmp_16_i_fu_703_p4;
wire   [12:0] tmp_14_i_fu_685_p4;
wire   [0:0] icmp_ln49_fu_713_p2;
wire   [12:0] add_ln49_fu_719_p2;
wire   [0:0] tmp_13_fu_695_p3;
wire   [12:0] select_ln49_fu_725_p3;
wire   [0:0] icmp_ln50_fu_741_p2;
wire   [12:0] lut_idx_2_fu_746_p3;
wire   [31:0] shl_ln4_fu_757_p3;
wire   [7:0] trunc_ln49_fu_753_p1;
wire   [7:0] add_ln54_fu_775_p2;
wire   [23:0] v1_fu_798_p3;
wire  signed [24:0] sext_ln54_fu_806_p1;
wire  signed [24:0] sext_ln53_1_fu_794_p1;
wire  signed [27:0] tmp_5_fu_816_p3;
wire   [53:0] mul_ln55_fu_363_p2;
wire  signed [31:0] sext_ln53_fu_842_p1;
wire   [31:0] angle_fu_845_p2;
wire   [31:0] angle_11_fu_850_p2;
wire   [47:0] shl_ln5_fu_863_p3;
wire   [47:0] sub_ln58_fu_870_p2;
wire   [31:0] angle_13_fu_876_p4;
wire   [31:0] angle_14_fu_886_p3;
wire   [31:0] angle_15_fu_892_p2;
wire   [0:0] icmp_ln60_fu_915_p2;
wire   [31:0] angle_17_fu_920_p2;
wire   [31:0] angle_18_fu_925_p3;
wire   [0:0] tmp_15_fu_932_p3;
wire   [31:0] add_ln61_fu_940_p2;
wire   [0:0] icmp_ln132_fu_954_p2;
wire   [31:0] signed_angle_3_fu_960_p2;
wire   [47:0] mul_ln137_fu_367_p2;
wire   [47:0] shl_ln6_fu_1006_p3;
wire   [47:0] sub_ln138_fu_1013_p2;
wire   [27:0] tmp_6_fu_1019_p4;
wire   [28:0] zext_ln138_fu_1029_p1;
wire   [28:0] sub_ln138_1_fu_1036_p2;
wire   [28:0] zext_ln138_1_fu_1033_p1;
reg    grp_fu_653_ap_start;
wire    grp_fu_653_ap_done;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 77'd1;
#0 grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg = 1'b0;
#0 grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg = 1'b0;
#0 grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg = 1'b0;
end

system_top_module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
early_buf_re_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(early_buf_re_address0),
    .ce0(early_buf_re_ce0),
    .q0(early_buf_re_q0),
    .address1(early_buf_re_address1),
    .ce1(early_buf_re_ce1),
    .we1(early_buf_re_we1),
    .d1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_d1),
    .q1(early_buf_re_q1)
);

system_top_module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
early_buf_im_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(early_buf_im_address0),
    .ce0(early_buf_im_ce0),
    .q0(early_buf_im_q0),
    .address1(early_buf_im_address1),
    .ce1(early_buf_im_ce1),
    .we1(early_buf_im_we1),
    .d1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_d1),
    .q1(early_buf_im_q1)
);

system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
atan_lut_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(atan_lut_1_address0),
    .ce0(atan_lut_1_ce0_local),
    .q0(atan_lut_1_q0),
    .address1(atan_lut_1_address1),
    .ce1(atan_lut_1_ce1_local),
    .q1(atan_lut_1_q1)
);

system_top_module2_coarse_cfo_Pipeline_PHASE_A grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start),
    .ap_done(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done),
    .ap_idle(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_idle),
    .ap_ready(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_ready),
    .m1_to_m2_data_dout(m1_to_m2_data_dout),
    .m1_to_m2_data_empty_n(m1_to_m2_data_empty_n),
    .m1_to_m2_data_read(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_to_m2_data_read),
    .m1_to_m2_data_num_data_valid(7'd0),
    .m1_to_m2_data_fifo_cap(7'd0),
    .m2_to_m4_data_din(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_din),
    .m2_to_m4_data_full_n(m2_to_m4_data_full_n),
    .m2_to_m4_data_write(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_write),
    .m2_to_m4_data_num_data_valid(12'd0),
    .m2_to_m4_data_fifo_cap(12'd0),
    .m1_startOffset_dout(m1_startOffset_dout),
    .m1_startOffset_empty_n(m1_startOffset_empty_n),
    .m1_startOffset_read(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_startOffset_read),
    .m1_startOffset_num_data_valid(3'd0),
    .m1_startOffset_fifo_cap(3'd0),
    .m2_to_m4_startOffset_din(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din),
    .m2_to_m4_startOffset_full_n(m2_to_m4_startOffset_full_n),
    .m2_to_m4_startOffset_write(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_write),
    .m2_to_m4_startOffset_num_data_valid(3'd0),
    .m2_to_m4_startOffset_fifo_cap(3'd0),
    .sO_rx_out(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out),
    .sO_rx_out_ap_vld(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out_ap_vld),
    .startOffset_out(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out),
    .startOffset_out_ap_vld(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out_ap_vld),
    .early_buf_re_address1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_address1),
    .early_buf_re_ce1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_ce1),
    .early_buf_re_we1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_we1),
    .early_buf_re_d1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_d1),
    .early_buf_im_address1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_address1),
    .early_buf_im_ce1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_ce1),
    .early_buf_im_we1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_we1),
    .early_buf_im_d1(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_d1)
);

system_top_module2_coarse_cfo_Pipeline_CFO_ESTIMATE grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start),
    .ap_done(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done),
    .ap_idle(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_idle),
    .ap_ready(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_ready),
    .add_ln119_1_cast_i(add_ln119_1_reg_1161),
    .empty(trunc_ln111_reg_1124),
    .C_re_out(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out),
    .C_re_out_ap_vld(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out_ap_vld),
    .C_im_out(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out),
    .C_im_out_ap_vld(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out_ap_vld),
    .early_buf_re_address0(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address0),
    .early_buf_re_ce0(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce0),
    .early_buf_re_q0(early_buf_re_q0),
    .early_buf_re_address1(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address1),
    .early_buf_re_ce1(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce1),
    .early_buf_re_q1(early_buf_re_q1),
    .early_buf_im_address0(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address0),
    .early_buf_im_ce0(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce0),
    .early_buf_im_q0(early_buf_im_q0),
    .early_buf_im_address1(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address1),
    .early_buf_im_ce1(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce1),
    .early_buf_im_q1(early_buf_im_q1)
);

system_top_module2_coarse_cfo_Pipeline_PHASE_D grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start),
    .ap_done(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done),
    .ap_idle(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_idle),
    .ap_ready(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_ready),
    .m1_to_m2_data_dout(m1_to_m2_data_dout),
    .m1_to_m2_data_empty_n(m1_to_m2_data_empty_n),
    .m1_to_m2_data_read(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m1_to_m2_data_read),
    .m1_to_m2_data_num_data_valid(7'd0),
    .m1_to_m2_data_fifo_cap(7'd0),
    .m2_to_m4_data_din(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din),
    .m2_to_m4_data_full_n(m2_to_m4_data_full_n),
    .m2_to_m4_data_write(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_write),
    .m2_to_m4_data_num_data_valid(12'd0),
    .m2_to_m4_data_fifo_cap(12'd0),
    .m2_search_buffer_din(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_din),
    .m2_search_buffer_full_n(m2_search_buffer_full_n),
    .m2_search_buffer_write(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_write),
    .m2_search_buffer_num_data_valid(11'd0),
    .m2_search_buffer_fifo_cap(11'd0),
    .num_samples(num_samples_reg_1101),
    .empty(trunc_ln111_reg_1124),
    .sext_ln138(phase_inc_reg_1300),
    .early_buf_re_address0(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_address0),
    .early_buf_re_ce0(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_ce0),
    .early_buf_re_q0(early_buf_re_q0),
    .early_buf_im_address0(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_address0),
    .early_buf_im_ce0(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_ce0),
    .early_buf_im_q0(early_buf_im_q0)
);

system_top_mul_28s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_28s_32s_54_1_1_U139(
    .din0(tmp_5_fu_816_p3),
    .din1(frac_reg_1227),
    .dout(mul_ln55_fu_363_p2)
);

system_top_mul_32s_28ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 48 ))
mul_32s_28ns_48_1_1_U140(
    .din0(signed_angle_4_reg_1279),
    .din1(mul_ln137_fu_367_p1),
    .dout(mul_ln137_fu_367_p2)
);

system_top_sdiv_51ns_32s_51_55_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 55 ),
    .din0_WIDTH( 51 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
sdiv_51ns_32s_51_55_seq_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_653_ap_start),
    .done(grp_fu_653_ap_done),
    .din0(grp_fu_653_p0),
    .din1(den_fu_629_p3),
    .ce(1'b1),
    .dout(grp_fu_653_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg <= 1'b1;
        end else if ((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_ready == 1'b1)) begin
            grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg <= 1'b1;
        end else if ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_ready == 1'b1)) begin
            grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state76) & (1'b1 == ap_CS_fsm_state75))) begin
            grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg <= 1'b1;
        end else if ((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_ready == 1'b1)) begin
            grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        angle_20_reg_301 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        angle_20_reg_301 <= select_ln61_fu_946_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((sO_rx_loc_load_load_fu_418_p1 == 1'd1)) begin
            startOffset_5_reg_270 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out;
        end else if ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out == 1'd0)) begin
            startOffset_5_reg_270 <= m1_startOffset_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_1151 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        x_reg_290 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out;
    end else if (((icmp_ln119_fu_513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        x_reg_290 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_1151 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        y_reg_279 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out;
    end else if (((icmp_ln119_fu_513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        y_reg_279 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln113_reg_1130 <= add_ln113_fu_437_p2;
        sext_ln111_reg_1119 <= sext_ln111_fu_424_p1;
        trunc_ln111_reg_1124 <= trunc_ln111_fu_428_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln119_1_reg_1161 <= add_ln119_1_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln119_reg_1155 <= add_ln119_fu_524_p2;
        icmp_ln119_reg_1151 <= icmp_ln119_fu_513_p2;
        sext_ln115_1_reg_1146 <= sext_ln115_1_fu_495_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        angle_12_reg_1257 <= angle_12_fu_856_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        angle_16_reg_1263 <= angle_16_fu_898_p3;
        tmp_14_reg_1269 <= {{angle_16_fu_898_p3[31:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ax_reg_1176 <= ax_fu_593_p3;
        ay_reg_1184 <= ay_fu_607_p3;
        x_neg_reg_1166 <= ap_phi_mux_x_phi_fu_294_p4[32'd31];
        y_neg_reg_1171 <= ap_phi_mux_y_phi_fu_283_p4[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        coarseFreqOff_reg_1295 <= {{mul_ln137_fu_367_p2[47:16]}};
        phase_inc_reg_1300 <= phase_inc_fu_1042_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        frac_reg_1227 <= frac_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        lut_idx_reg_1221 <= lut_idx_fu_733_p3;
        scaled_reg_1216 <= {{sub_ln48_fu_669_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        num_samples_reg_1101 <= add_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        sdiv_ln47_reg_1210 <= grp_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        select_ln114_reg_1141 <= select_ln114_fu_487_p3;
        useLen_reg_1136 <= useLen_fu_448_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        signed_angle_4_reg_1279 <= signed_angle_4_fu_966_p3;
        tmp_16_reg_1285 <= signed_angle_4_fu_966_p3[32'd31];
        tmp_7_reg_1290 <= {{signed_angle_4_fu_966_p3[31:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        sub_ln55_reg_1247[24 : 8] <= sub_ln55_fu_810_p2[24 : 8];
        v0_reg_1242[23 : 8] <= v0_fu_786_p3[23 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        swap_reg_1195 <= swap_fu_625_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        trunc_ln_reg_1252 <= {{mul_ln55_fu_363_p2[53:22]}};
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_loc_blk_n = add_loc_empty_n;
    end else begin
        add_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_loc_c_blk_n = add_loc_c_full_n;
    end else begin
        add_loc_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_loc_c_write = 1'b1;
    end else begin
        add_loc_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_loc_read = 1'b1;
    end else begin
        add_loc_read = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state75)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done == 1'b0)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_1151 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_phi_mux_x_phi_fu_294_p4 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out;
    end else begin
        ap_phi_mux_x_phi_fu_294_p4 = x_reg_290;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_1151 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_phi_mux_y_phi_fu_283_p4 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out;
    end else begin
        ap_phi_mux_y_phi_fu_283_p4 = y_reg_279;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        atan_lut_1_ce0_local = 1'b1;
    end else begin
        atan_lut_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        atan_lut_1_ce1_local = 1'b1;
    end else begin
        atan_lut_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        early_buf_im_address0 = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        early_buf_im_address0 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address0;
    end else begin
        early_buf_im_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        early_buf_im_address1 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        early_buf_im_address1 = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_address1;
    end else begin
        early_buf_im_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        early_buf_im_ce0 = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        early_buf_im_ce0 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce0;
    end else begin
        early_buf_im_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        early_buf_im_ce1 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        early_buf_im_ce1 = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_ce1;
    end else begin
        early_buf_im_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        early_buf_im_we1 = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_we1;
    end else begin
        early_buf_im_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        early_buf_re_address0 = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        early_buf_re_address0 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address0;
    end else begin
        early_buf_re_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        early_buf_re_address1 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        early_buf_re_address1 = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_address1;
    end else begin
        early_buf_re_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        early_buf_re_ce0 = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        early_buf_re_ce0 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce0;
    end else begin
        early_buf_re_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        early_buf_re_ce1 = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        early_buf_re_ce1 = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_ce1;
    end else begin
        early_buf_re_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        early_buf_re_we1 = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_we1;
    end else begin
        early_buf_re_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_fu_619_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_653_ap_start = 1'b1;
    end else begin
        grp_fu_653_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m1_startOffset_blk_n = m1_startOffset_empty_n;
    end else begin
        m1_startOffset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4) & (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m1_startOffset_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_startOffset_read = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_startOffset_read;
    end else begin
        m1_startOffset_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        m1_to_m2_data_read = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m1_to_m2_data_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m1_to_m2_data_read = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_to_m2_data_read;
    end else begin
        m1_to_m2_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        m2_coarseFreqOff_blk_n = m2_coarseFreqOff_full_n;
    end else begin
        m2_coarseFreqOff_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state75) & (1'b1 == ap_CS_fsm_state75))) begin
        m2_coarseFreqOff_write = 1'b1;
    end else begin
        m2_coarseFreqOff_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        m2_searchBufferLen_blk_n = m2_searchBufferLen_full_n;
    end else begin
        m2_searchBufferLen_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state75) & (1'b1 == ap_CS_fsm_state75))) begin
        m2_searchBufferLen_write = 1'b1;
    end else begin
        m2_searchBufferLen_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        m2_to_m4_data_din = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m2_to_m4_data_din = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_din;
    end else begin
        m2_to_m4_data_din = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        m2_to_m4_data_write = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_write;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m2_to_m4_data_write = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_write;
    end else begin
        m2_to_m4_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m2_to_m4_startOffset_blk_n = m2_to_m4_startOffset_full_n;
    end else begin
        m2_to_m4_startOffset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4) & (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m2_to_m4_startOffset_din = m1_startOffset_dout;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m2_to_m4_startOffset_din = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din;
    end else begin
        m2_to_m4_startOffset_din = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4) & (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m2_to_m4_startOffset_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        m2_to_m4_startOffset_write = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_write;
    end else begin
        m2_to_m4_startOffset_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln119_fu_513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln39_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((1'b0 == ap_block_state75) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_fu_437_p2 = ($signed(rxLen_local_fu_432_p2) + $signed(32'd4294967284));

assign add_ln119_1_fu_556_p2 = ($signed(smax_neg_i_fu_548_p3) + $signed(sext_ln119_fu_534_p1));

assign add_ln119_fu_524_p2 = ($signed(sub_ln119_1_fu_519_p2) + $signed(sext_ln111_reg_1119));

assign add_ln49_fu_719_p2 = (tmp_14_i_fu_685_p4 + 13'd1);

assign add_ln54_fu_775_p2 = (trunc_ln49_fu_753_p1 + 8'd1);

assign add_ln61_fu_940_p2 = (angle_18_fu_925_p3 + 32'd67108864);

assign add_loc_c_din = add_loc_dout;

assign angle_11_fu_850_p2 = (32'd16777216 - angle_fu_845_p2);

assign angle_12_fu_856_p3 = ((swap_reg_1195[0:0] == 1'b1) ? angle_11_fu_850_p2 : angle_fu_845_p2);

assign angle_13_fu_876_p4 = {{sub_ln58_fu_870_p2[47:16]}};

assign angle_14_fu_886_p3 = ((x_neg_reg_1166[0:0] == 1'b1) ? angle_13_fu_876_p4 : angle_12_reg_1257);

assign angle_15_fu_892_p2 = (32'd67108864 - angle_14_fu_886_p3);

assign angle_16_fu_898_p3 = ((y_neg_reg_1171[0:0] == 1'b1) ? angle_15_fu_892_p2 : angle_14_fu_886_p3);

assign angle_17_fu_920_p2 = ($signed(angle_16_reg_1263) + $signed(32'd4227858432));

assign angle_18_fu_925_p3 = ((icmp_ln60_fu_915_p2[0:0] == 1'b1) ? angle_17_fu_920_p2 : angle_16_reg_1263);

assign angle_fu_845_p2 = ($signed(trunc_ln_reg_1252) + $signed(sext_ln53_fu_842_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state76 = ap_NS_fsm[32'd75];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (1'b0 == add_loc_c_full_n) | (1'b0 == add_loc_empty_n));
end

always @ (*) begin
    ap_block_state4 = (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out == 1'd0) & (m2_to_m4_startOffset_full_n == 1'b0)) | ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out == 1'd0) & (m1_startOffset_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state75 = ((m2_searchBufferLen_full_n == 1'b0) | (m2_coarseFreqOff_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign atan_lut_1_address0 = zext_ln54_fu_781_p1;

assign atan_lut_1_address1 = zext_ln53_fu_770_p1;

assign ax_fu_593_p3 = ((x_neg_fu_571_p3[0:0] == 1'b1) ? sub_ln36_fu_587_p2 : ap_phi_mux_x_phi_fu_294_p4);

assign ay_fu_607_p3 = ((y_neg_fu_579_p3[0:0] == 1'b1) ? sub_ln37_fu_601_p2 : ap_phi_mux_y_phi_fu_283_p4);

assign corrLen_fu_508_p2 = ($signed(useLen_reg_1136) + $signed(sext_ln115_fu_504_p1));

assign den_fu_629_p3 = ((swap_fu_625_p2[0:0] == 1'b1) ? ay_reg_1184 : ax_reg_1176);

assign empty_fu_538_p2 = (($signed(add_ln119_reg_1155) > $signed(32'd4294967151)) ? 1'b1 : 1'b0);

assign frac_fu_765_p2 = (scaled_reg_1216 - shl_ln4_fu_757_p3);

assign grp_fu_653_p0 = {{select_ln44_fu_635_p3}, {19'd0}};

assign grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start = grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg;

assign grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg;

assign grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg;

assign icmp_ln113_fu_443_p2 = (($signed(add_ln113_reg_1130) < $signed(32'd144)) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_513_p2 = (($signed(corrLen_fu_508_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_954_p2 = (($signed(angle_20_reg_301) > $signed(32'd33554432)) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_619_p2 = ((or_ln39_fu_615_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_713_p2 = ((tmp_16_i_fu_703_p4 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_741_p2 = (($signed(lut_idx_reg_1221) > $signed(13'd254)) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_915_p2 = (($signed(tmp_14_reg_1269) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign lut_idx_2_fu_746_p3 = ((icmp_ln50_fu_741_p2[0:0] == 1'b1) ? 13'd254 : lut_idx_reg_1221);

assign lut_idx_fu_733_p3 = ((tmp_13_fu_695_p3[0:0] == 1'b1) ? select_ln49_fu_725_p3 : tmp_14_i_fu_685_p4);

assign m2_coarseFreqOff_din = coarseFreqOff_reg_1295;

assign m2_searchBufferLen_din = 16'd640;

assign m2_search_buffer_din = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_din;

assign m2_search_buffer_write = grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_write;

assign mul_ln137_fu_367_p1 = 48'd80000000;

assign or_ln39_fu_615_p2 = (ay_reg_1184 | ax_reg_1176);

assign p_op_i_fu_543_p2 = (32'd0 - add_ln119_reg_1155);

assign phase_inc_fu_1042_p3 = ((tmp_16_reg_1285[0:0] == 1'b1) ? sub_ln138_1_fu_1036_p2 : zext_ln138_1_fu_1033_p1);

assign rxLen_local_fu_432_p2 = ($signed(num_samples_reg_1101) - $signed(sext_ln111_fu_424_p1));

assign sO_rx_loc_load_load_fu_418_p1 = grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out;

assign select_ln114_fu_487_p3 = ((tmp_fu_455_p3[0:0] == 1'b1) ? sub_ln114_1_fu_477_p2 : zext_ln114_1_fu_483_p1);

assign select_ln44_fu_635_p3 = ((swap_fu_625_p2[0:0] == 1'b1) ? ax_reg_1176 : ay_reg_1184);

assign select_ln49_fu_725_p3 = ((icmp_ln49_fu_713_p2[0:0] == 1'b1) ? add_ln49_fu_719_p2 : tmp_14_i_fu_685_p4);

assign select_ln61_fu_946_p3 = ((tmp_15_fu_932_p3[0:0] == 1'b1) ? add_ln61_fu_940_p2 : angle_18_fu_925_p3);

assign sext_ln111_fu_424_p1 = startOffset_5_reg_270;

assign sext_ln115_1_fu_495_p1 = $signed(select_ln114_reg_1141);

assign sext_ln115_fu_504_p1 = $signed(sub_ln115_fu_498_p2);

assign sext_ln119_fu_534_p1 = $signed(sub_ln119_fu_529_p2);

assign sext_ln53_1_fu_794_p1 = v0_fu_786_p3;

assign sext_ln53_fu_842_p1 = v0_reg_1242;

assign sext_ln54_fu_806_p1 = $signed(v1_fu_798_p3);

assign shl_ln48_1_fu_664_p2 = sdiv_ln47_reg_1210 << 51'd19;

assign shl_ln48_fu_659_p2 = sdiv_ln47_reg_1210 << 51'd27;

assign shl_ln4_fu_757_p3 = {{lut_idx_2_fu_746_p3}, {19'd0}};

assign shl_ln5_fu_863_p3 = {{angle_12_reg_1257}, {16'd0}};

assign shl_ln6_fu_1006_p3 = {{signed_angle_4_reg_1279}, {16'd0}};

assign signed_angle_3_fu_960_p2 = ($signed(angle_20_reg_301) + $signed(32'd4227858432));

assign signed_angle_4_fu_966_p3 = ((icmp_ln132_fu_954_p2[0:0] == 1'b1) ? signed_angle_3_fu_960_p2 : angle_20_reg_301);

assign smax_neg_i_fu_548_p3 = ((empty_fu_538_p2[0:0] == 1'b1) ? p_op_i_fu_543_p2 : 32'd145);

assign start_out = real_start;

assign sub_ln114_1_fu_477_p2 = (5'd0 - zext_ln114_fu_473_p1);

assign sub_ln114_fu_467_p2 = (4'd0 - trunc_ln114_fu_463_p1);

assign sub_ln115_fu_498_p2 = ($signed(6'd48) - $signed(sext_ln115_1_fu_495_p1));

assign sub_ln119_1_fu_519_p2 = (32'd11 - num_samples_reg_1101);

assign sub_ln119_fu_529_p2 = ($signed(6'd47) - $signed(sext_ln115_1_reg_1146));

assign sub_ln138_1_fu_1036_p2 = (29'd0 - zext_ln138_fu_1029_p1);

assign sub_ln138_fu_1013_p2 = (48'd0 - shl_ln6_fu_1006_p3);

assign sub_ln36_fu_587_p2 = (32'd0 - ap_phi_mux_x_phi_fu_294_p4);

assign sub_ln37_fu_601_p2 = (32'd0 - ap_phi_mux_y_phi_fu_283_p4);

assign sub_ln48_fu_669_p2 = (shl_ln48_fu_659_p2 - shl_ln48_1_fu_664_p2);

assign sub_ln55_fu_810_p2 = ($signed(sext_ln54_fu_806_p1) - $signed(sext_ln53_1_fu_794_p1));

assign sub_ln58_fu_870_p2 = (48'd2199023255552 - shl_ln5_fu_863_p3);

assign swap_fu_625_p2 = (($signed(ay_reg_1184) > $signed(ax_reg_1176)) ? 1'b1 : 1'b0);

assign tmp_13_fu_695_p3 = sub_ln48_fu_669_p2[32'd50];

assign tmp_14_i_fu_685_p4 = {{sub_ln48_fu_669_p2[50:38]}};

assign tmp_15_fu_932_p3 = angle_18_fu_925_p3[32'd31];

assign tmp_16_i_fu_703_p4 = {{sub_ln48_fu_669_p2[37:19]}};

assign tmp_5_fu_816_p3 = {{sub_ln55_reg_1247}, {3'd0}};

assign tmp_6_fu_1019_p4 = {{sub_ln138_fu_1013_p2[47:20]}};

assign tmp_fu_455_p3 = useLen_fu_448_p3[32'd31];

assign trunc_ln111_fu_428_p1 = startOffset_5_reg_270[10:0];

assign trunc_ln114_fu_463_p1 = useLen_fu_448_p3[3:0];

assign trunc_ln49_fu_753_p1 = lut_idx_2_fu_746_p3[7:0];

assign useLen_fu_448_p3 = ((icmp_ln113_fu_443_p2[0:0] == 1'b1) ? add_ln113_reg_1130 : 32'd144);

assign v0_fu_786_p3 = {{atan_lut_1_q1}, {8'd0}};

assign v1_fu_798_p3 = {{atan_lut_1_q0}, {8'd0}};

assign x_neg_fu_571_p3 = ap_phi_mux_x_phi_fu_294_p4[32'd31];

assign y_neg_fu_579_p3 = ap_phi_mux_y_phi_fu_283_p4[32'd31];

assign zext_ln114_1_fu_483_p1 = trunc_ln114_fu_463_p1;

assign zext_ln114_fu_473_p1 = sub_ln114_fu_467_p2;

assign zext_ln138_1_fu_1033_p1 = tmp_7_reg_1290;

assign zext_ln138_fu_1029_p1 = tmp_6_fu_1019_p4;

assign zext_ln53_fu_770_p1 = lut_idx_2_fu_746_p3;

assign zext_ln54_fu_781_p1 = add_ln54_fu_775_p2;

always @ (posedge ap_clk) begin
    v0_reg_1242[7:0] <= 8'b00000000;
    sub_ln55_reg_1247[7:0] <= 8'b00000000;
end

endmodule //system_top_module2_coarse_cfo
