{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526903376224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition " "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526903376225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 13:49:36 2018 " "Processing started: Mon May 21 13:49:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526903376225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526903376225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DTMF -c DSP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DTMF -c DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526903376226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP_6_1200mv_85c_slow.vo /home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/ simulation " "Generated file DSP_6_1200mv_85c_slow.vo in folder \"/home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526903377162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP_6_1200mv_0c_slow.vo /home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/ simulation " "Generated file DSP_6_1200mv_0c_slow.vo in folder \"/home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526903377542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP_min_1200mv_0c_fast.vo /home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/ simulation " "Generated file DSP_min_1200mv_0c_fast.vo in folder \"/home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526903377923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP.vo /home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/ simulation " "Generated file DSP.vo in folder \"/home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526903378301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP_6_1200mv_85c_v_slow.sdo /home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/ simulation " "Generated file DSP_6_1200mv_85c_v_slow.sdo in folder \"/home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526903378526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP_6_1200mv_0c_v_slow.sdo /home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/ simulation " "Generated file DSP_6_1200mv_0c_v_slow.sdo in folder \"/home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526903378757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP_min_1200mv_0c_v_fast.sdo /home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/ simulation " "Generated file DSP_min_1200mv_0c_v_fast.sdo in folder \"/home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526903378979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSP_v.sdo /home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/ simulation " "Generated file DSP_v.sdo in folder \"/home_1/eloi.galan/infoITIC/Q6/SistemesEncastats/git/SE-p2/DTMF_P2_V0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526903379201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526903379294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 13:49:39 2018 " "Processing ended: Mon May 21 13:49:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526903379294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526903379294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526903379294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526903379294 ""}
