=====
SETUP
0.319
17.390
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_3_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.255
7.804
u_v9958/u_timing_control/u_ssg/n322_s
7.804
7.839
u_v9958/u_timing_control/u_ssg/n321_s
7.839
8.309
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.706
9.077
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.077
9.547
u_v9958/u_timing_control/u_screen_mode/n318_s
10.915
11.286
u_v9958/u_timing_control/u_screen_mode/n317_s
11.286
11.322
u_v9958/u_timing_control/u_screen_mode/n316_s
11.322
11.792
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.205
12.576
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.576
12.611
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.611
13.081
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.741
14.112
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.112
14.147
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.147
14.183
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.183
14.218
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
14.218
14.253
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
14.253
14.723
u_v9958/u_timing_control/u_screen_mode/n770_s10
14.893
15.346
u_v9958/u_timing_control/u_screen_mode/n770_s7
16.002
16.373
u_v9958/u_timing_control/u_screen_mode/n770_s4
16.378
16.840
u_v9958/u_timing_control/u_screen_mode/n770_s1
16.841
17.390
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
17.390
=====
SETUP
0.445
17.264
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_3_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.255
7.804
u_v9958/u_timing_control/u_ssg/n322_s
7.804
7.839
u_v9958/u_timing_control/u_ssg/n321_s
7.839
8.309
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.706
9.077
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.077
9.547
u_v9958/u_timing_control/u_screen_mode/n318_s
10.915
11.286
u_v9958/u_timing_control/u_screen_mode/n317_s
11.286
11.322
u_v9958/u_timing_control/u_screen_mode/n316_s
11.322
11.792
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.205
12.576
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.576
12.611
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.611
13.081
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.741
14.112
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.112
14.147
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.147
14.183
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.183
14.218
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
14.218
14.688
u_v9958/u_timing_control/u_screen_mode/n771_s5
14.858
15.311
u_v9958/u_timing_control/u_screen_mode/n771_s3
15.801
16.318
u_v9958/u_timing_control/u_screen_mode/n771_s1
16.715
17.264
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
17.264
=====
SETUP
0.450
17.259
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_3_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.255
7.804
u_v9958/u_timing_control/u_ssg/n322_s
7.804
7.839
u_v9958/u_timing_control/u_ssg/n321_s
7.839
8.309
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.706
9.077
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.077
9.547
u_v9958/u_timing_control/u_screen_mode/n316_s
10.915
11.485
u_v9958/u_timing_control/u_screen_mode/n315_s
11.485
11.521
u_v9958/u_timing_control/u_screen_mode/n314_s
11.521
11.991
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.404
12.775
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.775
13.245
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.905
14.276
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
14.276
14.311
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
14.311
14.346
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_14_s
14.346
14.382
u_v9958/u_timing_control/u_screen_mode/n769_s9
15.370
15.940
u_v9958/u_timing_control/u_screen_mode/n769_s6
15.941
16.312
u_v9958/u_timing_control/u_screen_mode/n769_s3
16.316
16.886
u_v9958/u_timing_control/u_screen_mode/n769_s1
16.888
17.259
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
17.259
=====
SETUP
0.592
17.117
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_3_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.255
7.804
u_v9958/u_timing_control/u_ssg/n322_s
7.804
7.839
u_v9958/u_timing_control/u_ssg/n321_s
7.839
8.309
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.706
9.077
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.077
9.547
u_v9958/u_timing_control/u_screen_mode/n318_s
10.915
11.286
u_v9958/u_timing_control/u_screen_mode/n317_s
11.286
11.322
u_v9958/u_timing_control/u_screen_mode/n316_s
11.322
11.792
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.205
12.576
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.576
12.611
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.611
13.081
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.741
14.112
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.112
14.147
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.147
14.183
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.183
14.653
u_v9958/u_timing_control/u_screen_mode/n772_s5
14.823
15.378
u_v9958/u_timing_control/u_screen_mode/n772_s2
16.018
16.567
u_v9958/u_timing_control/u_screen_mode/n772_s1
16.568
17.117
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
17.117
=====
SETUP
0.737
16.971
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_3_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.255
7.804
u_v9958/u_timing_control/u_ssg/n322_s
7.804
7.839
u_v9958/u_timing_control/u_ssg/n321_s
7.839
8.309
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.706
9.077
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.077
9.547
u_v9958/u_timing_control/u_screen_mode/n318_s
10.915
11.286
u_v9958/u_timing_control/u_screen_mode/n317_s
11.286
11.322
u_v9958/u_timing_control/u_screen_mode/n316_s
11.322
11.792
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.205
12.576
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.576
13.046
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.463
13.834
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.834
14.304
u_v9958/u_timing_control/u_screen_mode/n775_s9
14.717
15.170
u_v9958/u_timing_control/u_screen_mode/n775_s5
15.584
15.955
u_v9958/u_timing_control/u_screen_mode/n775_s2
15.959
16.508
u_v9958/u_timing_control/u_screen_mode/n775_s1
16.509
16.971
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
16.971
=====
SETUP
0.977
16.731
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_3_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.255
7.804
u_v9958/u_timing_control/u_ssg/n322_s
7.804
7.839
u_v9958/u_timing_control/u_ssg/n321_s
7.839
8.309
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.706
9.077
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.077
9.547
u_v9958/u_timing_control/u_screen_mode/n318_s
10.915
11.286
u_v9958/u_timing_control/u_screen_mode/n317_s
11.286
11.322
u_v9958/u_timing_control/u_screen_mode/n316_s
11.322
11.792
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.205
12.576
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.576
12.611
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.611
13.081
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.741
14.112
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.112
14.147
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.147
14.617
u_v9958/u_timing_control/u_screen_mode/n773_s7
14.622
15.177
u_v9958/u_timing_control/u_screen_mode/n773_s3
15.590
16.160
u_v9958/u_timing_control/u_screen_mode/n773_s1
16.161
16.731
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
16.731
=====
SETUP
0.997
16.711
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_3_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.255
7.804
u_v9958/u_timing_control/u_ssg/n322_s
7.804
7.839
u_v9958/u_timing_control/u_ssg/n321_s
7.839
8.309
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.706
9.077
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.077
9.547
u_v9958/u_timing_control/u_screen_mode/n318_s
10.915
11.286
u_v9958/u_timing_control/u_screen_mode/n317_s
11.286
11.322
u_v9958/u_timing_control/u_screen_mode/n316_s
11.322
11.792
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.205
12.576
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.576
13.046
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.463
13.834
u_v9958/u_timing_control/u_screen_mode/n776_s9
14.247
14.802
u_v9958/u_timing_control/u_screen_mode/n776_s5
15.216
15.765
u_v9958/u_timing_control/u_screen_mode/n776_s2
15.766
16.137
u_v9958/u_timing_control/u_screen_mode/n776_s1
16.141
16.711
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0
16.711
=====
SETUP
1.064
16.644
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_3_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n323_s1
7.255
7.804
u_v9958/u_timing_control/u_ssg/n322_s
7.804
7.839
u_v9958/u_timing_control/u_ssg/n321_s
7.839
8.309
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
8.706
9.077
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.077
9.547
u_v9958/u_timing_control/u_screen_mode/n318_s
10.915
11.286
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_5_s
11.849
12.419
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.419
12.455
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.455
12.925
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
13.492
13.863
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
13.863
13.898
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
13.898
14.368
u_v9958/u_timing_control/u_screen_mode/n774_s10
14.539
14.992
u_v9958/u_timing_control/u_screen_mode/n774_s6
15.239
15.701
u_v9958/u_timing_control/u_screen_mode/n774_s3
15.702
16.272
u_v9958/u_timing_control/u_screen_mode/n774_s1
16.273
16.644
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
16.644
=====
SETUP
1.342
10.509
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_16_s0
10.509
=====
SETUP
1.342
10.509
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_17_s0
10.509
=====
SETUP
1.369
10.482
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_18_s0
10.482
=====
SETUP
1.369
10.482
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_19_s0
10.482
=====
SETUP
1.477
16.196
17.674
u_sdram/ff_sdr_read_data_30_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s7
14.225
14.780
u_v9958/u_vram_interface/w_rdata8_6_s5
14.780
14.883
u_v9958/u_vram_interface/ff_cpu_vram_rdata_6_s0
16.196
=====
SETUP
1.534
16.139
17.674
u_sdram/ff_sdr_read_data_31_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s7
14.299
14.816
u_v9958/u_vram_interface/w_rdata8_7_s5
14.816
14.919
u_v9958/u_vram_interface/ff_cpu_vram_rdata_7_s0
16.139
=====
SETUP
1.553
10.298
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_20_s0
10.298
=====
SETUP
1.553
10.298
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_21_s0
10.298
=====
SETUP
1.585
10.266
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_0_s0
10.266
=====
SETUP
1.585
10.266
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_1_s0
10.266
=====
SETUP
1.698
15.976
17.674
u_sdram/ff_sdr_read_data_8_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.199
14.652
u_v9958/u_vram_interface/w_rdata8_0_s5
14.652
14.755
u_v9958/u_vram_interface/ff_cpu_vram_rdata_0_s0
15.976
=====
SETUP
1.764
15.909
17.674
u_sdram/ff_sdr_read_data_9_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.030
14.585
u_v9958/u_vram_interface/w_rdata8_1_s5
14.585
14.688
u_v9958/u_vram_interface/ff_cpu_vram_rdata_1_s0
15.909
=====
SETUP
1.768
10.083
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_2_s0
10.083
=====
SETUP
1.768
10.083
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_3_s0
10.083
=====
SETUP
1.768
10.083
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_4_s0
10.083
=====
SETUP
1.768
10.083
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_5_s0
10.083
=====
SETUP
1.768
10.083
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s4
6.790
7.345
u_sdram/n747_s2
8.020
8.590
u_sdram/ff_sdr_read_data_30_s0
10.083
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.675
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.810
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.818
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.229
5.821
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.821
=====
HOLD
0.229
5.821
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.821
=====
HOLD
0.313
5.666
5.353
u_v9958/u_video_out/ff_tap0_b_4_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_b_0_s6
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_3_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_2_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_1_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_pattern_6_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_4_s
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_tap0_b_7_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_b_0_s6
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_tap0_b_5_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_b_0_s6
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_tap0_b_2_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_b_0_s4
5.669
=====
HOLD
0.316
5.670
5.353
u_v9958/u_video_out/ff_tap0_r_7_s0
5.343
5.545
u_v9958/u_video_out/ff_tap1_r_0_s6
5.670
=====
HOLD
0.316
5.670
5.353
u_v9958/u_video_out/ff_tap0_b_1_s0
5.343
5.545
u_v9958/u_video_out/ff_tap1_b_0_s4
5.670
=====
HOLD
0.329
5.683
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.544
u_v9958/u_video_out/ff_tap1_g_0_s4
5.683
=====
HOLD
0.333
5.687
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.545
u_v9958/u_video_out/ff_tap1_g_0_s6
5.687
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.338
5.930
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.930
