<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>4.981</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>4.981</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>4.981</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>5.019</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>5.019</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>5.019</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>5.019</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>251</BRAM>
      <CLB>0</CLB>
      <DSP>43</DSP>
      <FF>10434</FF>
      <LATCH>0</LATCH>
      <LUT>14077</LUT>
      <SRL>1151</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>0</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="activation_accelerator" DISPNAME="inst" RTLNAME="activation_accelerator">
      <SubModules count="15">compute_rows_U0 config_r_c_U control_s_axi_U entry_proc_U0 gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U load_rows_U0 out_r_c_U s_in0_U s_in1_U s_out_U start_for_compute_rows_U0_U start_for_store_rows_U0_U store_rows_U0</SubModules>
      <Resources BRAM="251" DSP="43" FF="10434" LUT="14077"/>
      <LocalResources FF="2" LUT="2"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0" DEPTH="1" TYPE="function" MODULENAME="compute_rows" DISPNAME="compute_rows_U0" RTLNAME="activation_accelerator_compute_rows">
      <SubModules count="183">fadd_32ns_32ns_32_4_no_dsp_1_U1096 faddfsub_32ns_32ns_32_4_full_dsp_1_U1091 fdiv_32ns_32ns_32_9_no_dsp_1_U1093 fexp_32ns_32ns_32_8_full_dsp_1_U1095 fmul_32ns_32ns_32_3_max_dsp_1_U1092 frsqrt_32ns_32ns_32_10_full_dsp_1_U1094 grp_compute_rows_Pipeline_PK_W_fu_1862 grp_compute_rows_Pipeline_UNPK_W_fu_821 grp_compute_rows_Pipeline_add_loop3_fu_1662 grp_compute_rows_Pipeline_add_loop4_fu_1762 grp_compute_rows_Pipeline_add_loop_fu_1562 grp_compute_rows_Pipeline_convert_loop1_fu_961 grp_compute_rows_Pipeline_convert_loop_fu_893 grp_compute_rows_Pipeline_layer_loop_0_fu_1349 grp_compute_rows_Pipeline_layer_loop_1_fu_1386 grp_compute_rows_Pipeline_ln_2_fu_1424 grp_compute_rows_Pipeline_rms_loop_0_fu_1243 grp_compute_rows_Pipeline_rms_loop_1_fu_1280 grp_compute_rows_Pipeline_silu_loop2_fu_1029 grp_compute_rows_Pipeline_silu_loop_fu_1494 grp_compute_rows_Pipeline_smx_0_fu_1097 grp_compute_rows_Pipeline_smx_1_fu_1135 grp_compute_rows_Pipeline_smx_2_fu_1173 tile0_V_32_U tile0_V_33_U tile0_V_34_U tile0_V_35_U tile0_V_36_U tile0_V_37_U tile0_V_38_U tile0_V_39_U tile0_V_40_U tile0_V_41_U tile0_V_42_U tile0_V_43_U tile0_V_44_U tile0_V_45_U tile0_V_46_U tile0_V_47_U tile0_V_48_U tile0_V_49_U tile0_V_50_U tile0_V_51_U tile0_V_52_U tile0_V_53_U tile0_V_54_U tile0_V_55_U tile0_V_56_U tile0_V_57_U tile0_V_58_U tile0_V_59_U tile0_V_60_U tile0_V_61_U tile0_V_62_U tile0_V_U tile1_V_32_U tile1_V_33_U tile1_V_34_U tile1_V_35_U tile1_V_36_U tile1_V_37_U tile1_V_38_U tile1_V_39_U tile1_V_40_U tile1_V_41_U tile1_V_42_U tile1_V_43_U tile1_V_44_U tile1_V_45_U tile1_V_46_U tile1_V_47_U tile1_V_48_U tile1_V_49_U tile1_V_50_U tile1_V_51_U tile1_V_52_U tile1_V_53_U tile1_V_54_U tile1_V_55_U tile1_V_56_U tile1_V_57_U tile1_V_58_U tile1_V_59_U tile1_V_60_U tile1_V_61_U tile1_V_62_U tile1_V_U tile2_V_32_U tile2_V_33_U tile2_V_34_U tile2_V_35_U tile2_V_36_U tile2_V_37_U tile2_V_38_U tile2_V_39_U tile2_V_40_U tile2_V_41_U tile2_V_42_U tile2_V_43_U tile2_V_44_U tile2_V_45_U tile2_V_46_U tile2_V_47_U tile2_V_48_U tile2_V_49_U tile2_V_50_U tile2_V_51_U tile2_V_52_U tile2_V_53_U tile2_V_54_U tile2_V_55_U tile2_V_56_U tile2_V_57_U tile2_V_58_U tile2_V_59_U tile2_V_60_U tile2_V_61_U tile2_V_62_U tile2_V_U xt_32_U xt_33_U xt_34_U xt_35_U xt_36_U xt_37_U xt_38_U xt_39_U xt_40_U xt_41_U xt_42_U xt_43_U xt_44_U xt_45_U xt_46_U xt_47_U xt_48_U xt_49_U xt_50_U xt_51_U xt_52_U xt_53_U xt_54_U xt_55_U xt_56_U xt_57_U xt_58_U xt_59_U xt_60_U xt_61_U xt_62_U xt_U yt_32_U yt_33_U yt_34_U yt_35_U yt_36_U yt_37_U yt_38_U yt_39_U yt_40_U yt_41_U yt_42_U yt_43_U yt_44_U yt_45_U yt_46_U yt_47_U yt_48_U yt_49_U yt_50_U yt_51_U yt_52_U yt_53_U yt_54_U yt_55_U yt_56_U yt_57_U yt_58_U yt_59_U yt_60_U yt_61_U yt_62_U yt_U</SubModules>
      <Resources BRAM="160" DSP="43" FF="5074" LUT="10274"/>
      <LocalResources FF="485" LUT="132"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1096" BINDMODULE="activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_no_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1096" RTLNAME="activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1">
      <Resources FF="138" LUT="346"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1096" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_36"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1096" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_37"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1096" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_40"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1091" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="faddfsub_32ns_32ns_32_4_full_dsp_1" DISPNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1091" RTLNAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="202" LUT="227"/>
      <LocalResources FF="65" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1091" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_45"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1091" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_38"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1091" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_62"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="COMPUTE_ROW" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1091" SOURCE="activation_accelerator.cpp:291" URAM="0" VARIABLE="rms"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="COMPUTE_ROW" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1091" SOURCE="activation_accelerator.cpp:254" URAM="0" VARIABLE="sub3_i_i"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="COMPUTE_ROW" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U1091" SOURCE="activation_accelerator.cpp:317" URAM="0" VARIABLE="x_assign_3"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1093" BINDMODULE="activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fdiv_32ns_32ns_32_9_no_dsp_1" DISPNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1093" RTLNAME="activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1">
      <Resources FF="391" LUT="786"/>
      <LocalResources FF="64" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="COMPUTE_ROW" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1093" SOURCE="activation_accelerator.cpp:290" URAM="0" VARIABLE="mean_sq"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="COMPUTE_ROW" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1093" SOURCE="activation_accelerator.cpp:309" URAM="0" VARIABLE="mean"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="COMPUTE_ROW" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1093" SOURCE="activation_accelerator.cpp:317" URAM="0" VARIABLE="div13_i"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1095" BINDMODULE="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fexp_32ns_32ns_32_8_full_dsp_1" DISPNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1095" RTLNAME="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="7" FF="241" LUT="732"/>
      <LocalResources FF="32"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1095" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_46"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1095" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_47"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U1095" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_48"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092" BINDMODULE="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" RTLNAME="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="97" LUT="154"/>
      <LocalResources FF="64" LUT="74"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_39"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="COMPUTE_ROW" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="activation_accelerator.cpp:242" URAM="0" VARIABLE="x2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="COMPUTE_ROW" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="activation_accelerator.cpp:254" URAM="0" VARIABLE="mul1_i_i"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="COMPUTE_ROW" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="activation_accelerator.cpp:254" URAM="0" VARIABLE="mul2_i_i"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="COMPUTE_ROW" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="activation_accelerator.cpp:254" URAM="0" VARIABLE="re_rms"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/frsqrt_32ns_32ns_32_10_full_dsp_1_U1094" BINDMODULE="activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="frsqrt_32ns_32ns_32_10_full_dsp_1" DISPNAME="frsqrt_32ns_32ns_32_10_full_dsp_1_U1094" RTLNAME="activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1">
      <Resources DSP="9" FF="271" LUT="318"/>
      <LocalResources FF="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op frsqrt" DSP="9" ID="" IMPL="fulldsp" LATENCY="9" LOOP="COMPUTE_ROW" OPTYPE="frsqrt" PRAGMA="" RTLNAME="frsqrt_32ns_32ns_32_10_full_dsp_1_U1094" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/rsqrtfloat.cpp:22" URAM="0" VARIABLE="inv_std"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_PK_W_fu_1862" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_PK_W" DISPNAME="grp_compute_rows_Pipeline_PK_W_fu_1862" RTLNAME="activation_accelerator_compute_rows_Pipeline_PK_W">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="8" LUT="24"/>
      <LocalResources FF="6" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_PK_W_fu_1862/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_UNPK_W_fu_821" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_UNPK_W" DISPNAME="grp_compute_rows_Pipeline_UNPK_W_fu_821" RTLNAME="activation_accelerator_compute_rows_Pipeline_UNPK_W">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="18" LUT="15"/>
      <LocalResources FF="16" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_UNPK_W_fu_821/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop3_fu_1662" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_add_loop3" DISPNAME="grp_compute_rows_Pipeline_add_loop3_fu_1662" RTLNAME="activation_accelerator_compute_rows_Pipeline_add_loop3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="70" LUT="398"/>
      <LocalResources FF="68" LUT="349"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop3_fu_1662/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="49"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop4_fu_1762" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_add_loop4" DISPNAME="grp_compute_rows_Pipeline_add_loop4_fu_1762" RTLNAME="activation_accelerator_compute_rows_Pipeline_add_loop4">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="70" LUT="413"/>
      <LocalResources FF="68" LUT="380"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop4_fu_1762/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="33"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop_fu_1562" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_add_loop" DISPNAME="grp_compute_rows_Pipeline_add_loop_fu_1562" RTLNAME="activation_accelerator_compute_rows_Pipeline_add_loop">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="86" LUT="478"/>
      <LocalResources FF="84" LUT="447"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop_fu_1562/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="31"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_convert_loop1" DISPNAME="grp_compute_rows_Pipeline_convert_loop1_fu_961" RTLNAME="activation_accelerator_compute_rows_Pipeline_convert_loop1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="23" LUT="209"/>
      <LocalResources FF="21" LUT="193"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_961/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_convert_loop" DISPNAME="grp_compute_rows_Pipeline_convert_loop_fu_893" RTLNAME="activation_accelerator_compute_rows_Pipeline_convert_loop">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="23" LUT="197"/>
      <LocalResources FF="21" LUT="169"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_893/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="28"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_layer_loop_0_fu_1349" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_layer_loop_0" DISPNAME="grp_compute_rows_Pipeline_layer_loop_0_fu_1349" RTLNAME="activation_accelerator_compute_rows_Pipeline_layer_loop_0">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U486</SubModules>
      <Resources FF="55" LUT="263"/>
      <LocalResources FF="53" LUT="75"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_layer_loop_0_fu_1349/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="44"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_layer_loop_0_fu_1349/mux_325_32_1_1_U486" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_325_32_1_1" DISPNAME="mux_325_32_1_1_U486" RTLNAME="activation_accelerator_mux_325_32_1_1">
      <Resources LUT="144"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_layer_loop_1_fu_1386" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_layer_loop_1" DISPNAME="grp_compute_rows_Pipeline_layer_loop_1_fu_1386" RTLNAME="activation_accelerator_compute_rows_Pipeline_layer_loop_1">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U523</SubModules>
      <Resources FF="143" LUT="352"/>
      <LocalResources FF="141" LUT="177"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_layer_loop_1_fu_1386/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="31"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_layer_loop_1_fu_1386/mux_325_32_1_1_U523" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_325_32_1_1" DISPNAME="mux_325_32_1_1_U523" RTLNAME="activation_accelerator_mux_325_32_1_1">
      <Resources LUT="144"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_ln_2_fu_1424" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_ln_2" DISPNAME="grp_compute_rows_Pipeline_ln_2_fu_1424" RTLNAME="activation_accelerator_compute_rows_Pipeline_ln_2">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U560</SubModules>
      <Resources FF="68" LUT="298"/>
      <LocalResources FF="66" LUT="102"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_ln_2_fu_1424/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="52"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_ln_2_fu_1424/mux_325_32_1_1_U560" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_325_32_1_1" DISPNAME="mux_325_32_1_1_U560" RTLNAME="activation_accelerator_mux_325_32_1_1">
      <Resources LUT="144"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_rms_loop_0_fu_1243" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_rms_loop_0" DISPNAME="grp_compute_rows_Pipeline_rms_loop_0_fu_1243" RTLNAME="activation_accelerator_compute_rows_Pipeline_rms_loop_0">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U384</SubModules>
      <Resources FF="105" LUT="247"/>
      <LocalResources FF="103" LUT="80"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_rms_loop_0_fu_1243/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_rms_loop_0_fu_1243/mux_325_32_1_1_U384" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_325_32_1_1" DISPNAME="mux_325_32_1_1_U384" RTLNAME="activation_accelerator_mux_325_32_1_1">
      <Resources LUT="144"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_rms_loop_1_fu_1280" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_rms_loop_1" DISPNAME="grp_compute_rows_Pipeline_rms_loop_1_fu_1280" RTLNAME="activation_accelerator_compute_rows_Pipeline_rms_loop_1">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U419</SubModules>
      <Resources FF="52" LUT="238"/>
      <LocalResources FF="50" LUT="68"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_rms_loop_1_fu_1280/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="26"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_rms_loop_1_fu_1280/mux_325_32_1_1_U419" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_325_32_1_1" DISPNAME="mux_325_32_1_1_U419" RTLNAME="activation_accelerator_mux_325_32_1_1">
      <Resources LUT="144"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_silu_loop2" DISPNAME="grp_compute_rows_Pipeline_silu_loop2_fu_1029" RTLNAME="activation_accelerator_compute_rows_Pipeline_silu_loop2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="123" LUT="530"/>
      <LocalResources FF="121" LUT="504"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_1029/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="26"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_silu_loop" DISPNAME="grp_compute_rows_Pipeline_silu_loop_fu_1494" RTLNAME="activation_accelerator_compute_rows_Pipeline_silu_loop">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="52" LUT="310"/>
      <LocalResources FF="50" LUT="287"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1494/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_0_fu_1097" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_smx_0" DISPNAME="grp_compute_rows_Pipeline_smx_0_fu_1097" RTLNAME="activation_accelerator_compute_rows_Pipeline_smx_0">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="34" LUT="238"/>
      <LocalResources FF="32" LUT="193"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_0_fu_1097/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="45"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_smx_1" DISPNAME="grp_compute_rows_Pipeline_smx_1_fu_1135" RTLNAME="activation_accelerator_compute_rows_Pipeline_smx_1">
      <SubModules count="15">faddfsub_32ns_32ns_32_4_full_dsp_1_U261 faddfsub_32ns_32ns_32_4_full_dsp_1_U262 faddfsub_32ns_32ns_32_4_full_dsp_1_U263 faddfsub_32ns_32ns_32_4_full_dsp_1_U264 fexp_32ns_32ns_32_8_full_dsp_1_U267 fexp_32ns_32ns_32_8_full_dsp_1_U268 flow_control_loop_pipe_sequential_init_U mux_255_32_1_1_U269 mux_255_32_1_1_U270 mux_255_32_1_1_U271 mux_255_32_1_1_U272 mux_255_32_1_1_U273 mux_255_32_1_1_U274 mux_255_32_1_1_U275 mux_255_32_1_1_U276</SubModules>
      <Resources DSP="22" FF="2236" LUT="2950"/>
      <LocalResources FF="946" LUT="212"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U261" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="faddfsub_32ns_32ns_32_4_full_dsp_1" DISPNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U261" RTLNAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="202" LUT="255"/>
      <LocalResources FF="65" LUT="34"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U261" SOURCE="activation_accelerator.cpp:359" URAM="0" VARIABLE="x_assign_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U261" SOURCE="activation_accelerator.cpp:359" URAM="0" VARIABLE="x_assign_s"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U261" SOURCE="activation_accelerator.cpp:365" URAM="0" VARIABLE="s3"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U262" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="faddfsub_32ns_32ns_32_4_full_dsp_1" DISPNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U262" RTLNAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="254"/>
      <LocalResources FF="64" LUT="33"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U262" SOURCE="activation_accelerator.cpp:359" URAM="0" VARIABLE="x_assign_6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U262" SOURCE="activation_accelerator.cpp:359" URAM="0" VARIABLE="x_assign_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U262" SOURCE="activation_accelerator.cpp:366" URAM="0" VARIABLE="t0"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U263" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="faddfsub_32ns_32ns_32_4_full_dsp_1" DISPNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U263" RTLNAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="286"/>
      <LocalResources FF="64" LUT="65"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U263" SOURCE="activation_accelerator.cpp:359" URAM="0" VARIABLE="x_assign_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U263" SOURCE="activation_accelerator.cpp:362" URAM="0" VARIABLE="s0"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U263" SOURCE="activation_accelerator.cpp:367" URAM="0" VARIABLE="t1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/faddfsub_32ns_32ns_32_4_full_dsp_1_U264" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="faddfsub_32ns_32ns_32_4_full_dsp_1" DISPNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U264" RTLNAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="202" LUT="285"/>
      <LocalResources FF="65" LUT="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U264" SOURCE="activation_accelerator.cpp:359" URAM="0" VARIABLE="x_assign_8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U264" SOURCE="activation_accelerator.cpp:363" URAM="0" VARIABLE="s1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="smx_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U264" SOURCE="activation_accelerator.cpp:368" URAM="0" VARIABLE="block"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/fexp_32ns_32ns_32_8_full_dsp_1_U267" BINDMODULE="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fexp_32ns_32ns_32_8_full_dsp_1" DISPNAME="fexp_32ns_32ns_32_8_full_dsp_1_U267" RTLNAME="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="7" FF="241" LUT="764"/>
      <LocalResources FF="32" LUT="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="smx_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U267" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="smx_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U267" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_9"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="smx_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U267" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_15"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/fexp_32ns_32ns_32_8_full_dsp_1_U268" BINDMODULE="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fexp_32ns_32ns_32_8_full_dsp_1" DISPNAME="fexp_32ns_32ns_32_8_full_dsp_1_U268" RTLNAME="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1">
      <Resources DSP="7" FF="241" LUT="748"/>
      <LocalResources FF="32" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="smx_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U268" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="smx_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U268" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_11"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="18"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/mux_255_32_1_1_U269" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_255_32_1_1" DISPNAME="mux_255_32_1_1_U269" RTLNAME="activation_accelerator_mux_255_32_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/mux_255_32_1_1_U270" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_255_32_1_1" DISPNAME="mux_255_32_1_1_U270" RTLNAME="activation_accelerator_mux_255_32_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/mux_255_32_1_1_U271" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_255_32_1_1" DISPNAME="mux_255_32_1_1_U271" RTLNAME="activation_accelerator_mux_255_32_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/mux_255_32_1_1_U272" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_255_32_1_1" DISPNAME="mux_255_32_1_1_U272" RTLNAME="activation_accelerator_mux_255_32_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/mux_255_32_1_1_U273" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_255_32_1_1" DISPNAME="mux_255_32_1_1_U273" RTLNAME="activation_accelerator_mux_255_32_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/mux_255_32_1_1_U274" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_255_32_1_1" DISPNAME="mux_255_32_1_1_U274" RTLNAME="activation_accelerator_mux_255_32_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/mux_255_32_1_1_U275" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_255_32_1_1" DISPNAME="mux_255_32_1_1_U275" RTLNAME="activation_accelerator_mux_255_32_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1135/mux_255_32_1_1_U276" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_255_32_1_1" DISPNAME="mux_255_32_1_1_U276" RTLNAME="activation_accelerator_mux_255_32_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173" DEPTH="2" TYPE="function" MODULENAME="compute_rows_Pipeline_smx_2" DISPNAME="grp_compute_rows_Pipeline_smx_2_fu_1173" RTLNAME="activation_accelerator_compute_rows_Pipeline_smx_2">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U315</SubModules>
      <Resources FF="83" LUT="368"/>
      <LocalResources FF="81" LUT="197"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1173/mux_325_32_1_1_U315" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="3" TYPE="rtl" MODULENAME="mux_325_32_1_1" DISPNAME="mux_325_32_1_1_U315" RTLNAME="activation_accelerator_mux_325_32_1_1">
      <Resources LUT="144"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_32_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_32_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_32_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_32"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_33_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_33_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_33_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_33"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_34_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_34_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_34_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_34"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_35_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_35_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_35_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_35"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_36_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_36_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_36_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_36"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_37_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_37_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_37_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_37"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_38_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_38_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_38_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_38"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_39_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_39_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_39_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_39"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_40_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_40_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_40_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_40"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_41_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_41_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_41_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_41"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_42_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_42_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_42_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_42"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_43_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_43_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_43_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_43"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_44_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_44_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_44_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_44"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_45_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_45_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_45_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_45"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_46_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_46_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_46_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_46"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_47_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_47_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_47_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_47"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_48_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_48_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_48_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_48"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_49_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_49_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_49_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_49"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_50_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_50_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_50_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_50"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_51_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_51_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_51_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_51"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_52_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_52_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_52_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_52"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_53_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_53_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_53_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_53"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_54_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_54_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_54_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_54"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_55_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_55_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_55_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_55"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_56_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_56_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_56_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_56"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_57_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_57_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_57_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_57"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_58_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_58_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_58_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_58"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_59_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_59_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_59_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_59"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_60_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_60_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_60_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_60"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_61_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_61_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_61_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_61"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_62_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_62_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_62_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V_62"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile0_V_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile0_V_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile0_V_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile0_V"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_32_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_32_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_32_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_32"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_33_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_33_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_33_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_33"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_34_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_34_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_34_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_34"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_35_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_35_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_35_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_35"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_36_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_36_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_36_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_36"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_37_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_37_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_37_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_37"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_38_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_38_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_38_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_38"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_39_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_39_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_39_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_39"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_40_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_40_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_40_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_40"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_41_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_41_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_41_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_41"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_42_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_42_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_42_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_42"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_43_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_43_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_43_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_43"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_44_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_44_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_44_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_44"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_45_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_45_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_45_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_45"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_46_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_46_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_46_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_46"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_47_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_47_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_47_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_47"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_48_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_48_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_48_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_48"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_49_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_49_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_49_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_49"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_50_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_50_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_50_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_50"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_51_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_51_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_51_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_51"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_52_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_52_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_52_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_52"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_53_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_53_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_53_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_53"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_54_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_54_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_54_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_54"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_55_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_55_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_55_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_55"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_56_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_56_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_56_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_56"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_57_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_57_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_57_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_57"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_58_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_58_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_58_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_58"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_59_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_59_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_59_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_59"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_60_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_60_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_60_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_60"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_61_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_61_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_61_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_61"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_62_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_62_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_62_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V_62"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile1_V_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile1_V_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile1_V_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile1_V"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_32_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_32_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_32_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_32"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_33_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_33_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_33_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_33"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_34_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_34_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_34_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_34"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_35_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_35_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_35_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_35"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_36_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_36_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_36_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_36"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_37_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_37_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_37_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_37"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_38_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_38_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_38_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_38"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_39_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_39_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_39_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_39"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_40_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_40_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_40_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_40"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_41_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_41_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_41_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_41"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_42_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_42_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_42_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_42"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_43_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_43_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_43_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_43"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_44_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_44_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_44_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_44"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_45_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_45_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_46_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_46_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_47_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_47_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_47_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_47"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_48_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_48_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_48_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_48"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_49_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_49_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_49_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_49"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_50_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_50_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_50_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_50"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_51_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_51_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_51_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_51"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_52_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_52_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_52_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_52"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_53_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_53_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_53_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_53"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_54_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_54_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_54_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_54"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_55_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_55_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_55_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_55"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_56_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_56_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_56_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_56"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_57_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_57_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_57_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_57"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_58_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_58_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_58_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_58"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_59_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_59_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_59_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_59"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_60_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_60_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_60_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_60"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_61_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_61_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_61_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_61"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_62_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_62_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_62_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V_62"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/tile2_V_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DISPNAME="tile2_V_U" RTLNAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="tile2_V_U" SOURCE="activation_accelerator.cpp:430" URAM="0" VARIABLE="tile2_V"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_32_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_32_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_32_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_32"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_33_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_33_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_33_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_33"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_34_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_34_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_34_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_34"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_35_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_35_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_35_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_35"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_36_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_36_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_36_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_36"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_37_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_37_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_37_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_37"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_38_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_38_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_38_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_38"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_39_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_39_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_39_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_39"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_40_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_40_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_40_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_40"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_41_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_41_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_41_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_41"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_42_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_42_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_42_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_42"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_43_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_43_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_43_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_43"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_44_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_44_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_44_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_44"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_45_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_45_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_45_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_45"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_46_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_46_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_46_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_46"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_47_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_47_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_48_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_48_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_48_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_48"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_49_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_49_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_49_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_49"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_50_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_50_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_50_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_50"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_51_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_51_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_51_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_51"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_52_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_52_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_52_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_52"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_53_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_53_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_53_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_53"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_54_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_54_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_54_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_54"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_55_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_55_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_55_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_55"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_56_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_56_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_56_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_56"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_57_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_57_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_57_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_57"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_58_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_58_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_58_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_58"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_59_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_59_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_59_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_59"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_60_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_60_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_60_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_60"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_61_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_61_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_61_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_61"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_62_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_62_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_62_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt_62"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/xt_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="xt_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="xt_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="xt"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_32_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_32_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_32_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_32"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_33_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_33_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_33_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_33"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_34_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_34_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_34_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_34"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_35_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_35_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_35_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_35"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_36_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_36_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_37_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_37_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_38_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_38_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_39_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_39_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_40_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_40_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_41_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_41_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_41_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_41"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_42_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_42_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_42_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_42"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_43_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_43_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_43_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_43"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_44_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_44_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_44_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_44"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_45_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_45_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_45_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_45"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_46_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_46_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_46_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_46"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_47_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_47_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_47_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_47"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_48_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_48_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_49_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_49_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_49_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_49"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_50_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_50_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_50_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_50"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_51_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_51_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_51_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_51"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_52_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_52_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_52_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_52"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_53_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_53_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_53_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_53"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_54_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_54_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_54_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_54"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_55_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_55_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_55_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_55"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_56_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_56_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_56_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_56"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_57_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_57_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_57_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_57"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_58_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_58_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_58_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_58"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_59_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_59_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_59_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_59"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_60_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_60_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_60_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_60"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_61_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_61_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_61_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt_61"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_62_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="rtl" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_62_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/compute_rows_U0/yt_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" TYPE="resource" MODULENAME="compute_rows_xt_RAM_S2P_BRAM_1R1W" DISPNAME="yt_U" RTLNAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="yt_U" SOURCE="activation_accelerator.cpp:442" URAM="0" VARIABLE="yt"/>
    </RtlModule>
    <RtlModule CELL="inst/config_r_c_U" BINDMODULE="activation_accelerator_fifo_w32_d3_S" DEPTH="1" TYPE="resource" MODULENAME="fifo_w32_d3_S" DISPNAME="config_r_c_U" RTLNAME="activation_accelerator_fifo_w32_d3_S">
      <Resources FF="5" LUT="46"/>
      <LocalResources FF="5" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="config_r_c_U" SOURCE="activation_accelerator.cpp:537" URAM="0" VARIABLE="config_r_c"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="activation_accelerator_control_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="activation_accelerator_control_s_axi">
      <Resources FF="312" LUT="417"/>
    </RtlModule>
    <RtlModule CELL="inst/entry_proc_U0" DEPTH="1" TYPE="function" MODULENAME="entry_proc" DISPNAME="entry_proc_U0" RTLNAME="activation_accelerator_entry_proc">
      <Resources FF="1" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/gmem0_m_axi_U" BINDMODULE="activation_accelerator_gmem0_m_axi" DEPTH="1" TYPE="rtl" MODULENAME="gmem0_m_axi" DISPNAME="gmem0_m_axi_U" RTLNAME="activation_accelerator_gmem0_m_axi">
      <Resources BRAM="15" FF="1669" LUT="927"/>
    </RtlModule>
    <RtlModule CELL="inst/gmem1_m_axi_U" BINDMODULE="activation_accelerator_gmem1_m_axi" DEPTH="1" TYPE="rtl" MODULENAME="gmem1_m_axi" DISPNAME="gmem1_m_axi_U" RTLNAME="activation_accelerator_gmem1_m_axi">
      <Resources BRAM="15" FF="1669" LUT="927"/>
    </RtlModule>
    <RtlModule CELL="inst/gmem2_m_axi_U" BINDMODULE="activation_accelerator_gmem2_m_axi" DEPTH="1" TYPE="rtl" MODULENAME="gmem2_m_axi" DISPNAME="gmem2_m_axi_U" RTLNAME="activation_accelerator_gmem2_m_axi">
      <Resources BRAM="16" FF="1476" LUT="1207"/>
    </RtlModule>
    <RtlModule CELL="inst/load_rows_U0" DEPTH="1" TYPE="function" MODULENAME="load_rows" DISPNAME="load_rows_U0" RTLNAME="activation_accelerator_load_rows">
      <SubModules count="1">load_rows_Loop_LOAD_ROW_proc1_U0</SubModules>
      <Resources FF="43" LUT="51"/>
    </RtlModule>
    <RtlModule CELL="inst/load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0" DEPTH="2" TYPE="function" MODULENAME="load_rows_Loop_LOAD_ROW_proc1" DISPNAME="load_rows_Loop_LOAD_ROW_proc1_U0" RTLNAME="activation_accelerator_load_rows_Loop_LOAD_ROW_proc1">
      <SubModules count="1">grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76</SubModules>
      <Resources FF="43" LUT="51"/>
      <LocalResources FF="10" LUT="2"/>
    </RtlModule>
    <RtlModule CELL="inst/load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0/grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76" DEPTH="3" TYPE="function" MODULENAME="load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W" DISPNAME="grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76" RTLNAME="activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="33" LUT="49"/>
      <LocalResources FF="31" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0/grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/out_r_c_U" BINDMODULE="activation_accelerator_fifo_w64_d4_S" DEPTH="1" TYPE="resource" MODULENAME="fifo_w64_d4_S" DISPNAME="out_r_c_U" RTLNAME="activation_accelerator_fifo_w64_d4_S">
      <Resources FF="5" LUT="64"/>
      <LocalResources FF="5" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_r_c_U" SOURCE="activation_accelerator.cpp:537" URAM="0" VARIABLE="out_r_c"/>
    </RtlModule>
    <RtlModule CELL="inst/s_in0_U" BINDMODULE="activation_accelerator_fifo_w512_d64_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w512_d64_A" DISPNAME="s_in0_U" RTLNAME="activation_accelerator_fifo_w512_d64_A">
      <Resources BRAM="15" FF="28" LUT="27"/>
      <LocalResources FF="22" LUT="19"/>
      <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_in0_U" SOURCE="activation_accelerator.cpp:539" URAM="0" VARIABLE="s_in0"/>
    </RtlModule>
    <RtlModule CELL="inst/s_in1_U" BINDMODULE="activation_accelerator_fifo_w512_d64_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w512_d64_A" DISPNAME="s_in1_U" RTLNAME="activation_accelerator_fifo_w512_d64_A">
      <Resources BRAM="15" FF="28" LUT="27"/>
      <LocalResources FF="22" LUT="19"/>
      <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_in1_U" SOURCE="activation_accelerator.cpp:539" URAM="0" VARIABLE="s_in1"/>
    </RtlModule>
    <RtlModule CELL="inst/s_out_U" BINDMODULE="activation_accelerator_fifo_w512_d64_A" DEPTH="1" TYPE="resource" MODULENAME="fifo_w512_d64_A" DISPNAME="s_out_U" RTLNAME="activation_accelerator_fifo_w512_d64_A">
      <Resources BRAM="15" FF="28" LUT="27"/>
      <LocalResources FF="22" LUT="20"/>
      <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="s_out_U" SOURCE="activation_accelerator.cpp:539" URAM="0" VARIABLE="s_out"/>
    </RtlModule>
    <RtlModule CELL="inst/start_for_compute_rows_U0_U" BINDMODULE="activation_accelerator_start_for_compute_rows_U0" DEPTH="1" TYPE="rtl" MODULENAME="start_for_compute_rows_U0" DISPNAME="start_for_compute_rows_U0_U" RTLNAME="activation_accelerator_start_for_compute_rows_U0">
      <Resources FF="4" LUT="3"/>
    </RtlModule>
    <RtlModule CELL="inst/start_for_store_rows_U0_U" BINDMODULE="activation_accelerator_start_for_store_rows_U0" DEPTH="1" TYPE="rtl" MODULENAME="start_for_store_rows_U0" DISPNAME="start_for_store_rows_U0_U" RTLNAME="activation_accelerator_start_for_store_rows_U0">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/store_rows_U0" DEPTH="1" TYPE="function" MODULENAME="store_rows" DISPNAME="store_rows_U0" RTLNAME="activation_accelerator_store_rows">
      <SubModules count="1">grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66</SubModules>
      <Resources FF="85" LUT="68"/>
      <LocalResources FF="68" LUT="34"/>
    </RtlModule>
    <RtlModule CELL="inst/store_rows_U0/grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66" DEPTH="2" TYPE="function" MODULENAME="store_rows_Pipeline_STORE_ROW_STORE_W" DISPNAME="grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66" RTLNAME="activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="17" LUT="34"/>
      <LocalResources FF="15" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/store_rows_U0/grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="17"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.978" DATAPATH_LOGIC_DELAY="4.227" DATAPATH_NET_DELAY="0.751" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D" LOGIC_LEVELS="12" MAX_FANOUT="2" SLACK="5.019" STARTPOINT_PIN="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]/C">
      <CELL NAME="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.976" DATAPATH_LOGIC_DELAY="4.148" DATAPATH_NET_DELAY="0.828" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D" LOGIC_LEVELS="12" MAX_FANOUT="8" SLACK="5.021" STARTPOINT_PIN="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]/C">
      <CELL NAME="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.960" DATAPATH_LOGIC_DELAY="4.133" DATAPATH_NET_DELAY="0.827" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D" LOGIC_LEVELS="12" MAX_FANOUT="8" SLACK="5.037" STARTPOINT_PIN="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]/C">
      <CELL NAME="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.960" DATAPATH_LOGIC_DELAY="4.133" DATAPATH_NET_DELAY="0.827" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D" LOGIC_LEVELS="12" MAX_FANOUT="8" SLACK="5.037" STARTPOINT_PIN="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]/C">
      <CELL NAME="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[1]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.960" DATAPATH_LOGIC_DELAY="4.133" DATAPATH_NET_DELAY="0.827" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D" LOGIC_LEVELS="12" MAX_FANOUT="8" SLACK="5.037" STARTPOINT_PIN="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]/C">
      <CELL NAME="compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1092/din0_buf1_reg[7]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[2]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/activation_accelerator_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/activation_accelerator_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/activation_accelerator_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/activation_accelerator_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/activation_accelerator_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/activation_accelerator_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Oct 01 10:52:27 CST 2025"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="activation_accelerator"/>
    <item NAME="Solution" VALUE="baseline (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xck26-sfvc784-2LV-c"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

