

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_CACHE_STORE'
================================================================
* Date:           Tue Sep 30 23:58:59 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.657 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_STORE  |      768|      768|         2|          1|          1|   768|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      192|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|       16|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       16|      248|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U191  |sparsemux_17_3_32_1_1  |        0|   0|  0|  96|    0|
    |sparsemux_17_3_32_1_1_U192  |sparsemux_17_3_32_1_1  |        0|   0|  0|  96|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0| 192|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln85_fu_370_p2         |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln85_fu_376_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_block_state2_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  20|          23|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   10|         20|
    |gmem2_blk_n_W            |   1|          2|    1|          2|
    |gmem3_blk_n_W            |   1|          2|    1|          2|
    |i_7_fu_114               |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_7_fu_114               |  10|   0|   10|          0|
    |trunc_ln85_reg_621       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_CACHE_STORE|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_CACHE_STORE|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_CACHE_STORE|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_CACHE_STORE|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_CACHE_STORE|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_CACHE_STORE|  return value|
|m_axi_gmem2_0_AWVALID   |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWREADY   |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWADDR    |  out|   64|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWID      |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWLEN     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWBURST   |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK    |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE   |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWPROT    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWQOS     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWREGION  |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_AWUSER    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_WVALID    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_WREADY    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_WDATA     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_WSTRB     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_WLAST     |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_WID       |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_WUSER     |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARVALID   |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARREADY   |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARADDR    |  out|   64|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARID      |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARLEN     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARBURST   |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK    |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE   |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARPROT    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARQOS     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARREGION  |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_ARUSER    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_RVALID    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_RREADY    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_RDATA     |   in|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_RLAST     |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_RID       |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM  |   in|   13|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_RUSER     |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_RRESP     |   in|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_BVALID    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_BREADY    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_BRESP     |   in|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_BID       |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_0_BUSER     |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem3_0_AWVALID   |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWREADY   |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWADDR    |  out|   64|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWID      |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWLEN     |  out|   32|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWSIZE    |  out|    3|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWBURST   |  out|    2|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWLOCK    |  out|    2|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWCACHE   |  out|    4|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWPROT    |  out|    3|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWQOS     |  out|    4|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWREGION  |  out|    4|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_AWUSER    |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_WVALID    |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_WREADY    |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_WDATA     |  out|   32|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_WSTRB     |  out|    4|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_WLAST     |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_WID       |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_WUSER     |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARVALID   |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARREADY   |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARADDR    |  out|   64|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARID      |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARLEN     |  out|   32|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARSIZE    |  out|    3|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARBURST   |  out|    2|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARLOCK    |  out|    2|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARCACHE   |  out|    4|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARPROT    |  out|    3|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARQOS     |  out|    4|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARREGION  |  out|    4|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_ARUSER    |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_RVALID    |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_RREADY    |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_RDATA     |   in|   32|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_RLAST     |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_RID       |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_RFIFONUM  |   in|   13|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_RUSER     |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_RRESP     |   in|    2|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_BVALID    |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_BREADY    |  out|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_BRESP     |   in|    2|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_BID       |   in|    1|       m_axi|                             gmem3|       pointer|
|m_axi_gmem3_0_BUSER     |   in|    1|       m_axi|                             gmem3|       pointer|
|sext_ln85               |   in|   62|     ap_none|                         sext_ln85|        scalar|
|sext_ln85_1             |   in|   62|     ap_none|                       sext_ln85_1|        scalar|
|out_k_rope_address0     |  out|    7|   ap_memory|                        out_k_rope|         array|
|out_k_rope_ce0          |  out|    1|   ap_memory|                        out_k_rope|         array|
|out_k_rope_q0           |   in|   32|   ap_memory|                        out_k_rope|         array|
|out_k_rope_1_address0   |  out|    7|   ap_memory|                      out_k_rope_1|         array|
|out_k_rope_1_ce0        |  out|    1|   ap_memory|                      out_k_rope_1|         array|
|out_k_rope_1_q0         |   in|   32|   ap_memory|                      out_k_rope_1|         array|
|out_k_rope_2_address0   |  out|    7|   ap_memory|                      out_k_rope_2|         array|
|out_k_rope_2_ce0        |  out|    1|   ap_memory|                      out_k_rope_2|         array|
|out_k_rope_2_q0         |   in|   32|   ap_memory|                      out_k_rope_2|         array|
|out_k_rope_3_address0   |  out|    7|   ap_memory|                      out_k_rope_3|         array|
|out_k_rope_3_ce0        |  out|    1|   ap_memory|                      out_k_rope_3|         array|
|out_k_rope_3_q0         |   in|   32|   ap_memory|                      out_k_rope_3|         array|
|out_k_rope_4_address0   |  out|    7|   ap_memory|                      out_k_rope_4|         array|
|out_k_rope_4_ce0        |  out|    1|   ap_memory|                      out_k_rope_4|         array|
|out_k_rope_4_q0         |   in|   32|   ap_memory|                      out_k_rope_4|         array|
|out_k_rope_5_address0   |  out|    7|   ap_memory|                      out_k_rope_5|         array|
|out_k_rope_5_ce0        |  out|    1|   ap_memory|                      out_k_rope_5|         array|
|out_k_rope_5_q0         |   in|   32|   ap_memory|                      out_k_rope_5|         array|
|out_k_rope_6_address0   |  out|    7|   ap_memory|                      out_k_rope_6|         array|
|out_k_rope_6_ce0        |  out|    1|   ap_memory|                      out_k_rope_6|         array|
|out_k_rope_6_q0         |   in|   32|   ap_memory|                      out_k_rope_6|         array|
|out_k_rope_7_address0   |  out|    7|   ap_memory|                      out_k_rope_7|         array|
|out_k_rope_7_ce0        |  out|    1|   ap_memory|                      out_k_rope_7|         array|
|out_k_rope_7_q0         |   in|   32|   ap_memory|                      out_k_rope_7|         array|
|out_v_address0          |  out|    7|   ap_memory|                             out_v|         array|
|out_v_ce0               |  out|    1|   ap_memory|                             out_v|         array|
|out_v_q0                |   in|   32|   ap_memory|                             out_v|         array|
|out_v_1_address0        |  out|    7|   ap_memory|                           out_v_1|         array|
|out_v_1_ce0             |  out|    1|   ap_memory|                           out_v_1|         array|
|out_v_1_q0              |   in|   32|   ap_memory|                           out_v_1|         array|
|out_v_2_address0        |  out|    7|   ap_memory|                           out_v_2|         array|
|out_v_2_ce0             |  out|    1|   ap_memory|                           out_v_2|         array|
|out_v_2_q0              |   in|   32|   ap_memory|                           out_v_2|         array|
|out_v_3_address0        |  out|    7|   ap_memory|                           out_v_3|         array|
|out_v_3_ce0             |  out|    1|   ap_memory|                           out_v_3|         array|
|out_v_3_q0              |   in|   32|   ap_memory|                           out_v_3|         array|
|out_v_4_address0        |  out|    7|   ap_memory|                           out_v_4|         array|
|out_v_4_ce0             |  out|    1|   ap_memory|                           out_v_4|         array|
|out_v_4_q0              |   in|   32|   ap_memory|                           out_v_4|         array|
|out_v_5_address0        |  out|    7|   ap_memory|                           out_v_5|         array|
|out_v_5_ce0             |  out|    1|   ap_memory|                           out_v_5|         array|
|out_v_5_q0              |   in|   32|   ap_memory|                           out_v_5|         array|
|out_v_6_address0        |  out|    7|   ap_memory|                           out_v_6|         array|
|out_v_6_ce0             |  out|    1|   ap_memory|                           out_v_6|         array|
|out_v_6_q0              |   in|   32|   ap_memory|                           out_v_6|         array|
|out_v_7_address0        |  out|    7|   ap_memory|                           out_v_7|         array|
|out_v_7_ce0             |  out|    1|   ap_memory|                           out_v_7|         array|
|out_v_7_q0              |   in|   32|   ap_memory|                           out_v_7|         array|
+------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [kernel_MHSA.cpp:85]   --->   Operation 5 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln85_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln85_1"   --->   Operation 6 'read' 'sext_ln85_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln85_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln85"   --->   Operation 7 'read' 'sext_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln85_1_cast = sext i62 %sext_ln85_1_read"   --->   Operation 8 'sext' 'sext_ln85_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln85_cast = sext i62 %sext_ln85_read"   --->   Operation 9 'sext' 'sext_ln85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_73, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_72, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.39ns)   --->   "%store_ln85 = store i10 0, i10 %i_7" [kernel_MHSA.cpp:85]   --->   Operation 12 'store' 'store_ln85' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i10 %i_7" [kernel_MHSA.cpp:85]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%add_ln85 = add i10 %i, i10 1" [kernel_MHSA.cpp:85]   --->   Operation 15 'add' 'add_ln85' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "%icmp_ln85 = icmp_eq  i10 %i, i10 768" [kernel_MHSA.cpp:85]   --->   Operation 18 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc57.split, void %ATT_INIT.exitStub" [kernel_MHSA.cpp:85]   --->   Operation 19 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i10 %i" [kernel_MHSA.cpp:85]   --->   Operation 20 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [kernel_MHSA.cpp:85]   --->   Operation 21 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i7 %lshr_ln4" [kernel_MHSA.cpp:85]   --->   Operation 22 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%out_k_rope_addr = getelementptr i32 %out_k_rope, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:87]   --->   Operation 23 'getelementptr' 'out_k_rope_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%out_k_rope_1_addr = getelementptr i32 %out_k_rope_1, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:87]   --->   Operation 24 'getelementptr' 'out_k_rope_1_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_k_rope_2_addr = getelementptr i32 %out_k_rope_2, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:87]   --->   Operation 25 'getelementptr' 'out_k_rope_2_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%out_k_rope_3_addr = getelementptr i32 %out_k_rope_3, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:87]   --->   Operation 26 'getelementptr' 'out_k_rope_3_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_k_rope_4_addr = getelementptr i32 %out_k_rope_4, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:87]   --->   Operation 27 'getelementptr' 'out_k_rope_4_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_k_rope_5_addr = getelementptr i32 %out_k_rope_5, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:87]   --->   Operation 28 'getelementptr' 'out_k_rope_5_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_k_rope_6_addr = getelementptr i32 %out_k_rope_6, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:87]   --->   Operation 29 'getelementptr' 'out_k_rope_6_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_k_rope_7_addr = getelementptr i32 %out_k_rope_7, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:87]   --->   Operation 30 'getelementptr' 'out_k_rope_7_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_load = muxlogic i7 %out_k_rope_addr"   --->   Operation 31 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_load = load i7 %out_k_rope_addr" [kernel_MHSA.cpp:87]   --->   Operation 32 'load' 'out_k_rope_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_1_load = muxlogic i7 %out_k_rope_1_addr"   --->   Operation 33 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_1_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_1_load = load i7 %out_k_rope_1_addr" [kernel_MHSA.cpp:87]   --->   Operation 34 'load' 'out_k_rope_1_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_2_load = muxlogic i7 %out_k_rope_2_addr"   --->   Operation 35 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_2_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_2_load = load i7 %out_k_rope_2_addr" [kernel_MHSA.cpp:87]   --->   Operation 36 'load' 'out_k_rope_2_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_3_load = muxlogic i7 %out_k_rope_3_addr"   --->   Operation 37 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_3_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_3_load = load i7 %out_k_rope_3_addr" [kernel_MHSA.cpp:87]   --->   Operation 38 'load' 'out_k_rope_3_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_4_load = muxlogic i7 %out_k_rope_4_addr"   --->   Operation 39 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_4_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_4_load = load i7 %out_k_rope_4_addr" [kernel_MHSA.cpp:87]   --->   Operation 40 'load' 'out_k_rope_4_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_5_load = muxlogic i7 %out_k_rope_5_addr"   --->   Operation 41 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_5_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_5_load = load i7 %out_k_rope_5_addr" [kernel_MHSA.cpp:87]   --->   Operation 42 'load' 'out_k_rope_5_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_6_load = muxlogic i7 %out_k_rope_6_addr"   --->   Operation 43 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_6_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_6_load = load i7 %out_k_rope_6_addr" [kernel_MHSA.cpp:87]   --->   Operation 44 'load' 'out_k_rope_6_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_7_load = muxlogic i7 %out_k_rope_7_addr"   --->   Operation 45 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_7_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_7_load = load i7 %out_k_rope_7_addr" [kernel_MHSA.cpp:87]   --->   Operation 46 'load' 'out_k_rope_7_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_v_addr = getelementptr i32 %out_v, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:88]   --->   Operation 47 'getelementptr' 'out_v_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_v_1_addr = getelementptr i32 %out_v_1, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:88]   --->   Operation 48 'getelementptr' 'out_v_1_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_v_2_addr = getelementptr i32 %out_v_2, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:88]   --->   Operation 49 'getelementptr' 'out_v_2_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_v_3_addr = getelementptr i32 %out_v_3, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:88]   --->   Operation 50 'getelementptr' 'out_v_3_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_v_4_addr = getelementptr i32 %out_v_4, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:88]   --->   Operation 51 'getelementptr' 'out_v_4_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out_v_5_addr = getelementptr i32 %out_v_5, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:88]   --->   Operation 52 'getelementptr' 'out_v_5_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out_v_6_addr = getelementptr i32 %out_v_6, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:88]   --->   Operation 53 'getelementptr' 'out_v_6_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%out_v_7_addr = getelementptr i32 %out_v_7, i64 0, i64 %zext_ln85" [kernel_MHSA.cpp:88]   --->   Operation 54 'getelementptr' 'out_v_7_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_load = muxlogic i7 %out_v_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_out_v_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.72ns) (share mux size 2)   --->   "%out_v_load = load i7 %out_v_addr" [kernel_MHSA.cpp:88]   --->   Operation 56 'load' 'out_v_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_1_load = muxlogic i7 %out_v_1_addr"   --->   Operation 57 'muxlogic' 'muxLogicRAMAddr_to_out_v_1_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.72ns) (share mux size 2)   --->   "%out_v_1_load = load i7 %out_v_1_addr" [kernel_MHSA.cpp:88]   --->   Operation 58 'load' 'out_v_1_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_2_load = muxlogic i7 %out_v_2_addr"   --->   Operation 59 'muxlogic' 'muxLogicRAMAddr_to_out_v_2_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.72ns) (share mux size 2)   --->   "%out_v_2_load = load i7 %out_v_2_addr" [kernel_MHSA.cpp:88]   --->   Operation 60 'load' 'out_v_2_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_3_load = muxlogic i7 %out_v_3_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_out_v_3_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.72ns) (share mux size 2)   --->   "%out_v_3_load = load i7 %out_v_3_addr" [kernel_MHSA.cpp:88]   --->   Operation 62 'load' 'out_v_3_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_4_load = muxlogic i7 %out_v_4_addr"   --->   Operation 63 'muxlogic' 'muxLogicRAMAddr_to_out_v_4_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.72ns) (share mux size 2)   --->   "%out_v_4_load = load i7 %out_v_4_addr" [kernel_MHSA.cpp:88]   --->   Operation 64 'load' 'out_v_4_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_5_load = muxlogic i7 %out_v_5_addr"   --->   Operation 65 'muxlogic' 'muxLogicRAMAddr_to_out_v_5_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.72ns) (share mux size 2)   --->   "%out_v_5_load = load i7 %out_v_5_addr" [kernel_MHSA.cpp:88]   --->   Operation 66 'load' 'out_v_5_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_6_load = muxlogic i7 %out_v_6_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_out_v_6_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.72ns) (share mux size 2)   --->   "%out_v_6_load = load i7 %out_v_6_addr" [kernel_MHSA.cpp:88]   --->   Operation 68 'load' 'out_v_6_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_7_load = muxlogic i7 %out_v_7_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_out_v_7_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.72ns) (share mux size 2)   --->   "%out_v_7_load = load i7 %out_v_7_addr" [kernel_MHSA.cpp:88]   --->   Operation 70 'load' 'out_v_7_load' <Predicate = (!icmp_ln85)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 71 [1/1] (0.39ns)   --->   "%store_ln85 = store i10 %add_ln85, i10 %i_7" [kernel_MHSA.cpp:85]   --->   Operation 71 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.39>
ST_1 : Operation 104 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln85_cast" [kernel_MHSA.cpp:85]   --->   Operation 72 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln85_1_cast" [kernel_MHSA.cpp:85]   --->   Operation 73 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115" [kernel_MHSA.cpp:86]   --->   Operation 74 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:85]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89" [kernel_MHSA.cpp:85]   --->   Operation 76 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_load = load i7 %out_k_rope_addr" [kernel_MHSA.cpp:87]   --->   Operation 77 'load' 'out_k_rope_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 78 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_1_load = load i7 %out_k_rope_1_addr" [kernel_MHSA.cpp:87]   --->   Operation 78 'load' 'out_k_rope_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 79 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_2_load = load i7 %out_k_rope_2_addr" [kernel_MHSA.cpp:87]   --->   Operation 79 'load' 'out_k_rope_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 80 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_3_load = load i7 %out_k_rope_3_addr" [kernel_MHSA.cpp:87]   --->   Operation 80 'load' 'out_k_rope_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 81 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_4_load = load i7 %out_k_rope_4_addr" [kernel_MHSA.cpp:87]   --->   Operation 81 'load' 'out_k_rope_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 82 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_5_load = load i7 %out_k_rope_5_addr" [kernel_MHSA.cpp:87]   --->   Operation 82 'load' 'out_k_rope_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 83 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_6_load = load i7 %out_k_rope_6_addr" [kernel_MHSA.cpp:87]   --->   Operation 83 'load' 'out_k_rope_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 84 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_7_load = load i7 %out_k_rope_7_addr" [kernel_MHSA.cpp:87]   --->   Operation 84 'load' 'out_k_rope_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 85 [1/1] (0.70ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %out_k_rope_load, i3 1, i32 %out_k_rope_1_load, i3 2, i32 %out_k_rope_2_load, i3 3, i32 %out_k_rope_3_load, i3 4, i32 %out_k_rope_4_load, i3 5, i32 %out_k_rope_5_load, i3 6, i32 %out_k_rope_6_load, i3 7, i32 %out_k_rope_7_load, i32 <undef>, i3 %trunc_ln85" [kernel_MHSA.cpp:87]   --->   Operation 85 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %tmp_3" [kernel_MHSA.cpp:87]   --->   Operation 86 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln87 = muxlogic i32 %bitcast_ln87"   --->   Operation 87 'muxlogic' 'muxLogicAXIMData_to_write_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln87 = muxlogic i4 15"   --->   Operation 88 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.08ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem2_addr, i32 %bitcast_ln87, i4 15" [kernel_MHSA.cpp:87]   --->   Operation 89 'write' 'write_ln87' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 90 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_v_load = load i7 %out_v_addr" [kernel_MHSA.cpp:88]   --->   Operation 90 'load' 'out_v_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 91 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_v_1_load = load i7 %out_v_1_addr" [kernel_MHSA.cpp:88]   --->   Operation 91 'load' 'out_v_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 92 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_v_2_load = load i7 %out_v_2_addr" [kernel_MHSA.cpp:88]   --->   Operation 92 'load' 'out_v_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 93 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_v_3_load = load i7 %out_v_3_addr" [kernel_MHSA.cpp:88]   --->   Operation 93 'load' 'out_v_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 94 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_v_4_load = load i7 %out_v_4_addr" [kernel_MHSA.cpp:88]   --->   Operation 94 'load' 'out_v_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 95 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_v_5_load = load i7 %out_v_5_addr" [kernel_MHSA.cpp:88]   --->   Operation 95 'load' 'out_v_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 96 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_v_6_load = load i7 %out_v_6_addr" [kernel_MHSA.cpp:88]   --->   Operation 96 'load' 'out_v_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 97 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_v_7_load = load i7 %out_v_7_addr" [kernel_MHSA.cpp:88]   --->   Operation 97 'load' 'out_v_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 98 [1/1] (0.70ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %out_v_load, i3 1, i32 %out_v_1_load, i3 2, i32 %out_v_2_load, i3 3, i32 %out_v_3_load, i3 4, i32 %out_v_4_load, i3 5, i32 %out_v_5_load, i3 6, i32 %out_v_6_load, i3 7, i32 %out_v_7_load, i32 <undef>, i3 %trunc_ln85" [kernel_MHSA.cpp:88]   --->   Operation 98 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i32 %tmp_4" [kernel_MHSA.cpp:88]   --->   Operation 99 'bitcast' 'bitcast_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln88 = muxlogic i32 %bitcast_ln88"   --->   Operation 100 'muxlogic' 'muxLogicAXIMData_to_write_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln88 = muxlogic i4 15"   --->   Operation 101 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.08ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem3_addr, i32 %bitcast_ln88, i4 15" [kernel_MHSA.cpp:88]   --->   Operation 102 'write' 'write_ln88' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc57" [kernel_MHSA.cpp:85]   --->   Operation 103 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln85]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln85_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_k_rope]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_7                                  (alloca           ) [ 010]
sext_ln85_1_read                     (read             ) [ 000]
sext_ln85_read                       (read             ) [ 000]
sext_ln85_1_cast                     (sext             ) [ 011]
sext_ln85_cast                       (sext             ) [ 011]
specinterface_ln0                    (specinterface    ) [ 000]
specinterface_ln0                    (specinterface    ) [ 000]
store_ln85                           (store            ) [ 000]
br_ln0                               (br               ) [ 000]
i                                    (load             ) [ 000]
add_ln85                             (add              ) [ 000]
specbitsmap_ln0                      (specbitsmap      ) [ 000]
specbitsmap_ln0                      (specbitsmap      ) [ 000]
icmp_ln85                            (icmp             ) [ 010]
br_ln85                              (br               ) [ 000]
trunc_ln85                           (trunc            ) [ 011]
lshr_ln4                             (partselect       ) [ 000]
zext_ln85                            (zext             ) [ 000]
out_k_rope_addr                      (getelementptr    ) [ 011]
out_k_rope_1_addr                    (getelementptr    ) [ 011]
out_k_rope_2_addr                    (getelementptr    ) [ 011]
out_k_rope_3_addr                    (getelementptr    ) [ 011]
out_k_rope_4_addr                    (getelementptr    ) [ 011]
out_k_rope_5_addr                    (getelementptr    ) [ 011]
out_k_rope_6_addr                    (getelementptr    ) [ 011]
out_k_rope_7_addr                    (getelementptr    ) [ 011]
muxLogicRAMAddr_to_out_k_rope_load   (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_1_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_2_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_3_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_4_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_5_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_6_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_7_load (muxlogic         ) [ 000]
out_v_addr                           (getelementptr    ) [ 011]
out_v_1_addr                         (getelementptr    ) [ 011]
out_v_2_addr                         (getelementptr    ) [ 011]
out_v_3_addr                         (getelementptr    ) [ 011]
out_v_4_addr                         (getelementptr    ) [ 011]
out_v_5_addr                         (getelementptr    ) [ 011]
out_v_6_addr                         (getelementptr    ) [ 011]
out_v_7_addr                         (getelementptr    ) [ 011]
muxLogicRAMAddr_to_out_v_load        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_1_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_2_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_3_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_4_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_5_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_6_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_7_load      (muxlogic         ) [ 000]
store_ln85                           (store            ) [ 000]
gmem2_addr                           (getelementptr    ) [ 000]
gmem3_addr                           (getelementptr    ) [ 000]
specpipeline_ln86                    (specpipeline     ) [ 000]
speclooptripcount_ln85               (speclooptripcount) [ 000]
specloopname_ln85                    (specloopname     ) [ 000]
out_k_rope_load                      (load             ) [ 000]
out_k_rope_1_load                    (load             ) [ 000]
out_k_rope_2_load                    (load             ) [ 000]
out_k_rope_3_load                    (load             ) [ 000]
out_k_rope_4_load                    (load             ) [ 000]
out_k_rope_5_load                    (load             ) [ 000]
out_k_rope_6_load                    (load             ) [ 000]
out_k_rope_7_load                    (load             ) [ 000]
tmp_3                                (sparsemux        ) [ 000]
bitcast_ln87                         (bitcast          ) [ 000]
muxLogicAXIMData_to_write_ln87       (muxlogic         ) [ 000]
muxLogicAXIMByteEnable_to_write_ln87 (muxlogic         ) [ 000]
write_ln87                           (write            ) [ 000]
out_v_load                           (load             ) [ 000]
out_v_1_load                         (load             ) [ 000]
out_v_2_load                         (load             ) [ 000]
out_v_3_load                         (load             ) [ 000]
out_v_4_load                         (load             ) [ 000]
out_v_5_load                         (load             ) [ 000]
out_v_6_load                         (load             ) [ 000]
out_v_7_load                         (load             ) [ 000]
tmp_4                                (sparsemux        ) [ 000]
bitcast_ln88                         (bitcast          ) [ 000]
muxLogicAXIMData_to_write_ln88       (muxlogic         ) [ 000]
muxLogicAXIMByteEnable_to_write_ln88 (muxlogic         ) [ 000]
write_ln88                           (write            ) [ 000]
br_ln85                              (br               ) [ 000]
ret_ln0                              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln85">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln85_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln85_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_k_rope">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_k_rope_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_k_rope_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_k_rope_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_k_rope_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_k_rope_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_k_rope_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_k_rope_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_v">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_v_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_v_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_v_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_v_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_v_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_v_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_v_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_115"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_89"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="i_7_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln85_1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="0" index="1" bw="62" slack="0"/>
<pin id="121" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln85_1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln85_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="62" slack="0"/>
<pin id="126" dir="0" index="1" bw="62" slack="0"/>
<pin id="127" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln85_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_k_rope_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="out_k_rope_1_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_1_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="out_k_rope_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_2_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="out_k_rope_3_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_3_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="out_k_rope_4_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_4_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="out_k_rope_5_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_5_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="out_k_rope_6_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_6_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="out_k_rope_7_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_7_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_1_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_2_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_3_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_4_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_5_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_6_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_7_load/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="out_v_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_addr/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="out_v_1_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_1_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="out_v_2_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_2_addr/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="out_v_3_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_3_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="out_v_4_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_4_addr/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="out_v_5_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_5_addr/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="out_v_6_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_6_addr/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="out_v_7_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_7_addr/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_1_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_2_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_3_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_4_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_5_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_6_load/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_7_load/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="write_ln87_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="1" slack="0"/>
<pin id="343" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="write_ln88_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="0" index="3" bw="1" slack="0"/>
<pin id="351" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln88/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln85_1_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="62" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_1_cast/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln85_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="62" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_cast/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln85_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="10" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln85_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln85_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln85_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="lshr_ln4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="10" slack="0"/>
<pin id="389" dir="0" index="2" bw="3" slack="0"/>
<pin id="390" dir="0" index="3" bw="5" slack="0"/>
<pin id="391" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln85_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="muxLogicRAMAddr_to_out_k_rope_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="muxLogicRAMAddr_to_out_k_rope_1_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_1_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="muxLogicRAMAddr_to_out_k_rope_2_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_2_load/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="muxLogicRAMAddr_to_out_k_rope_3_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_3_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="muxLogicRAMAddr_to_out_k_rope_4_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_4_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="muxLogicRAMAddr_to_out_k_rope_5_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_5_load/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="muxLogicRAMAddr_to_out_k_rope_6_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_6_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="muxLogicRAMAddr_to_out_k_rope_7_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_7_load/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="muxLogicRAMAddr_to_out_v_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_load/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="muxLogicRAMAddr_to_out_v_1_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_1_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="muxLogicRAMAddr_to_out_v_2_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_2_load/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="muxLogicRAMAddr_to_out_v_3_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_3_load/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="muxLogicRAMAddr_to_out_v_4_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_4_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="muxLogicRAMAddr_to_out_v_5_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_5_load/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="muxLogicRAMAddr_to_out_v_6_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_6_load/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="muxLogicRAMAddr_to_out_v_7_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_7_load/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln85_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="gmem2_addr_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="1"/>
<pin id="488" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="gmem3_addr_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="1"/>
<pin id="494" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="3" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="0" index="3" bw="3" slack="0"/>
<pin id="502" dir="0" index="4" bw="32" slack="0"/>
<pin id="503" dir="0" index="5" bw="3" slack="0"/>
<pin id="504" dir="0" index="6" bw="32" slack="0"/>
<pin id="505" dir="0" index="7" bw="3" slack="0"/>
<pin id="506" dir="0" index="8" bw="32" slack="0"/>
<pin id="507" dir="0" index="9" bw="3" slack="0"/>
<pin id="508" dir="0" index="10" bw="32" slack="0"/>
<pin id="509" dir="0" index="11" bw="3" slack="0"/>
<pin id="510" dir="0" index="12" bw="32" slack="0"/>
<pin id="511" dir="0" index="13" bw="3" slack="0"/>
<pin id="512" dir="0" index="14" bw="32" slack="0"/>
<pin id="513" dir="0" index="15" bw="3" slack="0"/>
<pin id="514" dir="0" index="16" bw="32" slack="0"/>
<pin id="515" dir="0" index="17" bw="32" slack="0"/>
<pin id="516" dir="0" index="18" bw="3" slack="1"/>
<pin id="517" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="bitcast_ln87_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="muxLogicAXIMData_to_write_ln87_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln87/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="muxLogicAXIMByteEnable_to_write_ln87_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln87/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="0"/>
<pin id="553" dir="0" index="3" bw="3" slack="0"/>
<pin id="554" dir="0" index="4" bw="32" slack="0"/>
<pin id="555" dir="0" index="5" bw="3" slack="0"/>
<pin id="556" dir="0" index="6" bw="32" slack="0"/>
<pin id="557" dir="0" index="7" bw="3" slack="0"/>
<pin id="558" dir="0" index="8" bw="32" slack="0"/>
<pin id="559" dir="0" index="9" bw="3" slack="0"/>
<pin id="560" dir="0" index="10" bw="32" slack="0"/>
<pin id="561" dir="0" index="11" bw="3" slack="0"/>
<pin id="562" dir="0" index="12" bw="32" slack="0"/>
<pin id="563" dir="0" index="13" bw="3" slack="0"/>
<pin id="564" dir="0" index="14" bw="32" slack="0"/>
<pin id="565" dir="0" index="15" bw="3" slack="0"/>
<pin id="566" dir="0" index="16" bw="32" slack="0"/>
<pin id="567" dir="0" index="17" bw="32" slack="0"/>
<pin id="568" dir="0" index="18" bw="3" slack="1"/>
<pin id="569" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="bitcast_ln88_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="muxLogicAXIMData_to_write_ln88_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln88/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="muxLogicAXIMByteEnable_to_write_ln88_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln88/2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="i_7_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="0"/>
<pin id="603" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="608" class="1005" name="sext_ln85_1_cast_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln85_1_cast "/>
</bind>
</comp>

<comp id="613" class="1005" name="sext_ln85_cast_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln85_cast "/>
</bind>
</comp>

<comp id="621" class="1005" name="trunc_ln85_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="1"/>
<pin id="623" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="627" class="1005" name="out_k_rope_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="1"/>
<pin id="629" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="out_k_rope_1_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="1"/>
<pin id="634" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_1_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="out_k_rope_2_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="1"/>
<pin id="639" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_2_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="out_k_rope_3_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="1"/>
<pin id="644" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_3_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="out_k_rope_4_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="1"/>
<pin id="649" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_4_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="out_k_rope_5_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="1"/>
<pin id="654" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_5_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="out_k_rope_6_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="1"/>
<pin id="659" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_6_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="out_k_rope_7_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="1"/>
<pin id="664" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_7_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="out_v_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="1"/>
<pin id="669" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_v_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="out_v_1_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="1"/>
<pin id="674" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_v_1_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="out_v_2_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="1"/>
<pin id="679" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_v_2_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="out_v_3_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="1"/>
<pin id="684" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_v_3_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="out_v_4_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="1"/>
<pin id="689" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_v_4_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="out_v_5_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="1"/>
<pin id="694" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_v_5_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="out_v_6_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="1"/>
<pin id="699" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_v_6_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="out_v_7_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="7" slack="1"/>
<pin id="704" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_v_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="78" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="78" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="78" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="78" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="130" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="137" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="144" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="151" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="158" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="165" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="172" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="179" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="78" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="78" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="78" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="78" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="78" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="78" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="78" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="234" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="241" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="248" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="255" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="262" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="269" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="276" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="283" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="112" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="110" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="352"><net_src comp="112" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="110" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="357"><net_src comp="118" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="124" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="367" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="367" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="367" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="407"><net_src comp="396" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="408"><net_src comp="396" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="409"><net_src comp="396" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="410"><net_src comp="396" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="411"><net_src comp="396" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="412"><net_src comp="396" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="413"><net_src comp="396" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="414"><net_src comp="396" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="415"><net_src comp="396" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="419"><net_src comp="130" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="137" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="144" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="151" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="158" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="165" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="172" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="179" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="234" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="241" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="248" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="255" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="262" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="269" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="276" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="283" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="370" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="2" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="485" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="495"><net_src comp="0" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="491" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="518"><net_src comp="90" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="519"><net_src comp="92" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="520"><net_src comp="186" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="522"><net_src comp="192" pin="3"/><net_sink comp="497" pin=4"/></net>

<net id="523"><net_src comp="96" pin="0"/><net_sink comp="497" pin=5"/></net>

<net id="524"><net_src comp="198" pin="3"/><net_sink comp="497" pin=6"/></net>

<net id="525"><net_src comp="98" pin="0"/><net_sink comp="497" pin=7"/></net>

<net id="526"><net_src comp="204" pin="3"/><net_sink comp="497" pin=8"/></net>

<net id="527"><net_src comp="100" pin="0"/><net_sink comp="497" pin=9"/></net>

<net id="528"><net_src comp="210" pin="3"/><net_sink comp="497" pin=10"/></net>

<net id="529"><net_src comp="102" pin="0"/><net_sink comp="497" pin=11"/></net>

<net id="530"><net_src comp="216" pin="3"/><net_sink comp="497" pin=12"/></net>

<net id="531"><net_src comp="104" pin="0"/><net_sink comp="497" pin=13"/></net>

<net id="532"><net_src comp="222" pin="3"/><net_sink comp="497" pin=14"/></net>

<net id="533"><net_src comp="106" pin="0"/><net_sink comp="497" pin=15"/></net>

<net id="534"><net_src comp="228" pin="3"/><net_sink comp="497" pin=16"/></net>

<net id="535"><net_src comp="108" pin="0"/><net_sink comp="497" pin=17"/></net>

<net id="539"><net_src comp="497" pin="19"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="110" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="570"><net_src comp="90" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="571"><net_src comp="92" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="572"><net_src comp="290" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="573"><net_src comp="94" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="574"><net_src comp="296" pin="3"/><net_sink comp="549" pin=4"/></net>

<net id="575"><net_src comp="96" pin="0"/><net_sink comp="549" pin=5"/></net>

<net id="576"><net_src comp="302" pin="3"/><net_sink comp="549" pin=6"/></net>

<net id="577"><net_src comp="98" pin="0"/><net_sink comp="549" pin=7"/></net>

<net id="578"><net_src comp="308" pin="3"/><net_sink comp="549" pin=8"/></net>

<net id="579"><net_src comp="100" pin="0"/><net_sink comp="549" pin=9"/></net>

<net id="580"><net_src comp="314" pin="3"/><net_sink comp="549" pin=10"/></net>

<net id="581"><net_src comp="102" pin="0"/><net_sink comp="549" pin=11"/></net>

<net id="582"><net_src comp="320" pin="3"/><net_sink comp="549" pin=12"/></net>

<net id="583"><net_src comp="104" pin="0"/><net_sink comp="549" pin=13"/></net>

<net id="584"><net_src comp="326" pin="3"/><net_sink comp="549" pin=14"/></net>

<net id="585"><net_src comp="106" pin="0"/><net_sink comp="549" pin=15"/></net>

<net id="586"><net_src comp="332" pin="3"/><net_sink comp="549" pin=16"/></net>

<net id="587"><net_src comp="108" pin="0"/><net_sink comp="549" pin=17"/></net>

<net id="591"><net_src comp="549" pin="19"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="110" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="114" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="611"><net_src comp="354" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="616"><net_src comp="358" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="624"><net_src comp="382" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="497" pin=18"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="549" pin=18"/></net>

<net id="630"><net_src comp="130" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="635"><net_src comp="137" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="640"><net_src comp="144" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="645"><net_src comp="151" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="650"><net_src comp="158" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="655"><net_src comp="165" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="660"><net_src comp="172" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="665"><net_src comp="179" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="670"><net_src comp="234" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="675"><net_src comp="241" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="680"><net_src comp="248" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="685"><net_src comp="255" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="690"><net_src comp="262" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="695"><net_src comp="269" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="700"><net_src comp="276" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="705"><net_src comp="283" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="332" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {2 }
	Port: gmem2 | {2 }
 - Input state : 
	Port: kernel_mhsa_Pipeline_CACHE_STORE : gmem3 | {}
	Port: kernel_mhsa_Pipeline_CACHE_STORE : gmem2 | {}
	Port: kernel_mhsa_Pipeline_CACHE_STORE : sext_ln85 | {1 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : sext_ln85_1 | {1 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_k_rope | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_k_rope_1 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_k_rope_2 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_k_rope_3 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_k_rope_4 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_k_rope_5 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_k_rope_6 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_k_rope_7 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_v | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_v_1 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_v_2 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_v_3 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_v_4 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_v_5 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_v_6 | {1 2 }
	Port: kernel_mhsa_Pipeline_CACHE_STORE : out_v_7 | {1 2 }
  - Chain level:
	State 1
		store_ln85 : 1
		i : 1
		add_ln85 : 2
		icmp_ln85 : 2
		br_ln85 : 3
		trunc_ln85 : 2
		lshr_ln4 : 2
		zext_ln85 : 3
		out_k_rope_addr : 4
		out_k_rope_1_addr : 4
		out_k_rope_2_addr : 4
		out_k_rope_3_addr : 4
		out_k_rope_4_addr : 4
		out_k_rope_5_addr : 4
		out_k_rope_6_addr : 4
		out_k_rope_7_addr : 4
		muxLogicRAMAddr_to_out_k_rope_load : 5
		out_k_rope_load : 5
		muxLogicRAMAddr_to_out_k_rope_1_load : 5
		out_k_rope_1_load : 5
		muxLogicRAMAddr_to_out_k_rope_2_load : 5
		out_k_rope_2_load : 5
		muxLogicRAMAddr_to_out_k_rope_3_load : 5
		out_k_rope_3_load : 5
		muxLogicRAMAddr_to_out_k_rope_4_load : 5
		out_k_rope_4_load : 5
		muxLogicRAMAddr_to_out_k_rope_5_load : 5
		out_k_rope_5_load : 5
		muxLogicRAMAddr_to_out_k_rope_6_load : 5
		out_k_rope_6_load : 5
		muxLogicRAMAddr_to_out_k_rope_7_load : 5
		out_k_rope_7_load : 5
		out_v_addr : 4
		out_v_1_addr : 4
		out_v_2_addr : 4
		out_v_3_addr : 4
		out_v_4_addr : 4
		out_v_5_addr : 4
		out_v_6_addr : 4
		out_v_7_addr : 4
		muxLogicRAMAddr_to_out_v_load : 5
		out_v_load : 5
		muxLogicRAMAddr_to_out_v_1_load : 5
		out_v_1_load : 5
		muxLogicRAMAddr_to_out_v_2_load : 5
		out_v_2_load : 5
		muxLogicRAMAddr_to_out_v_3_load : 5
		out_v_3_load : 5
		muxLogicRAMAddr_to_out_v_4_load : 5
		out_v_4_load : 5
		muxLogicRAMAddr_to_out_v_5_load : 5
		out_v_5_load : 5
		muxLogicRAMAddr_to_out_v_6_load : 5
		out_v_6_load : 5
		muxLogicRAMAddr_to_out_v_7_load : 5
		out_v_7_load : 5
		store_ln85 : 3
	State 2
		tmp_3 : 1
		bitcast_ln87 : 2
		muxLogicAXIMData_to_write_ln87 : 3
		write_ln87 : 3
		tmp_4 : 1
		bitcast_ln88 : 2
		muxLogicAXIMData_to_write_ln88 : 3
		write_ln88 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
| sparsemux|                 tmp_3_fu_497                |    0    |    96   |
|          |                 tmp_4_fu_549                |    0    |    96   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln85_fu_370               |    0    |    10   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln85_fu_376              |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|   read   |         sext_ln85_1_read_read_fu_118        |    0    |    0    |
|          |          sext_ln85_read_read_fu_124         |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |           write_ln87_write_fu_338           |    0    |    0    |
|          |           write_ln88_write_fu_346           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   sext   |           sext_ln85_1_cast_fu_354           |    0    |    0    |
|          |            sext_ln85_cast_fu_358            |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln85_fu_382              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|               lshr_ln4_fu_386               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |               zext_ln85_fu_396              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |  muxLogicRAMAddr_to_out_k_rope_load_fu_416  |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_1_load_fu_420 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_2_load_fu_424 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_3_load_fu_428 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_4_load_fu_432 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_5_load_fu_436 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_6_load_fu_440 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_7_load_fu_444 |    0    |    0    |
|          |     muxLogicRAMAddr_to_out_v_load_fu_448    |    0    |    0    |
| muxlogic |    muxLogicRAMAddr_to_out_v_1_load_fu_452   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_2_load_fu_456   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_3_load_fu_460   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_4_load_fu_464   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_5_load_fu_468   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_6_load_fu_472   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_7_load_fu_476   |    0    |    0    |
|          |    muxLogicAXIMData_to_write_ln87_fu_541    |    0    |    0    |
|          | muxLogicAXIMByteEnable_to_write_ln87_fu_545 |    0    |    0    |
|          |    muxLogicAXIMData_to_write_ln88_fu_593    |    0    |    0    |
|          | muxLogicAXIMByteEnable_to_write_ln88_fu_597 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   206   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_7_reg_601       |   10   |
|out_k_rope_1_addr_reg_632|    7   |
|out_k_rope_2_addr_reg_637|    7   |
|out_k_rope_3_addr_reg_642|    7   |
|out_k_rope_4_addr_reg_647|    7   |
|out_k_rope_5_addr_reg_652|    7   |
|out_k_rope_6_addr_reg_657|    7   |
|out_k_rope_7_addr_reg_662|    7   |
| out_k_rope_addr_reg_627 |    7   |
|   out_v_1_addr_reg_672  |    7   |
|   out_v_2_addr_reg_677  |    7   |
|   out_v_3_addr_reg_682  |    7   |
|   out_v_4_addr_reg_687  |    7   |
|   out_v_5_addr_reg_692  |    7   |
|   out_v_6_addr_reg_697  |    7   |
|   out_v_7_addr_reg_702  |    7   |
|    out_v_addr_reg_667   |    7   |
| sext_ln85_1_cast_reg_608|   64   |
|  sext_ln85_cast_reg_613 |   64   |
|    trunc_ln85_reg_621   |    3   |
+-------------------------+--------+
|          Total          |   253  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_186 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_192 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_198 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_204 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_210 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_216 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_222 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_228 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_290 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_296 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_302 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_308 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_314 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_320 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_326 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_332 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   224  ||   5.76  ||    0    ||   128   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   206  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    0   |   128  |
|  Register |    -   |   253  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   253  |   334  |
+-----------+--------+--------+--------+
