#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jan 14 13:12:37 2016
# Process ID: 21085
# Log file: /n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.runs/synth_1/phase_shift_40MHz_clk_gen_axi.vds
# Journal file: /n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source phase_shift_40MHz_clk_gen_axi.tcl -notrace
Command: synth_design -top phase_shift_40MHz_clk_gen_axi -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in -75 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1051.141 ; gain = 156.520 ; free physical = 11041 ; free virtual = 27034
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'phase_shift_40MHz_clk_gen_axi' [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/imports/xilinx/phase_shift_40MHz_clk_gen.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'phase_reg' is read in the process but is not in the sensitivity list [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/imports/xilinx/phase_shift_40MHz_clk_gen.vhd:327]
INFO: [Synth 8-3491] module 'clk_gen' declared at '/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_gen.vhd:34' bound to instance 'cg0' of component 'clk_gen' [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/imports/xilinx/phase_shift_40MHz_clk_gen.vhd:367]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_gen.vhd:44]
INFO: [Synth 8-226] default block is never used [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_gen.vhd:63]
INFO: [Synth 8-226] default block is never used [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_gen.vhd:104]
INFO: [Synth 8-3491] module 'clk_gen_0' declared at '/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_0_gen.vhd:34' bound to instance 'cg0' of component 'clk_gen_0' [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_gen.vhd:142]
INFO: [Synth 8-638] synthesizing module 'clk_gen_0' [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_0_gen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clk_gen_0' (1#1) [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_0_gen.vhd:40]
WARNING: [Synth 8-3848] Net clk_0 in module/entity clk_gen does not have driver. [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_gen.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (2#1) [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/new/clk_gen.vhd:44]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'clk_obuf_0' to cell 'OBUF' [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/imports/xilinx/phase_shift_40MHz_clk_gen.vhd:375]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'clk_obuf_1' to cell 'OBUF' [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/imports/xilinx/phase_shift_40MHz_clk_gen.vhd:380]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'clk_obuf_2' to cell 'OBUF' [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/imports/xilinx/phase_shift_40MHz_clk_gen.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'phase_shift_40MHz_clk_gen_axi' (3#1) [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/sources_1/imports/xilinx/phase_shift_40MHz_clk_gen.vhd:91]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.422 ; gain = 193.801 ; free physical = 11004 ; free virtual = 26997
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.422 ; gain = 193.801 ; free physical = 11004 ; free virtual = 26996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/constrs_1/new/phase_shift_40MHz_clk_constraints.xdc]
Finished Parsing XDC File [/n/15/moore.1424/xillinx/phase_shift_40MHz_clk_gen_axi/phase_shift_40MHz_clk_gen_axi.srcs/constrs_1/new/phase_shift_40MHz_clk_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1468.055 ; gain = 0.000 ; free physical = 10782 ; free virtual = 26775
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10781 ; free virtual = 26775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10781 ; free virtual = 26775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10781 ; free virtual = 26775
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_0_r_reg' in module 'clk_gen_0'
INFO: [Synth 8-5544] ROM "clk_0_r_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                       0000000001 |                             0000
                 iSTATE0 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                 iSTATE2 |                       0000001000 |                             0011
                 iSTATE3 |                       0000010000 |                             0100
                 iSTATE4 |                       0000100000 |                             0101
                 iSTATE5 |                       0001000000 |                             0110
                 iSTATE6 |                       0010000000 |                             0111
                 iSTATE7 |                       0100000000 |                             1000
                 iSTATE8 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_0_r_reg' using encoding 'one-hot' in module 'clk_gen_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10772 ; free virtual = 26765
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phase_shift_40MHz_clk_gen_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module clk_gen_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10772 ; free virtual = 26765
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design phase_shift_40MHz_clk_gen_axi has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10772 ; free virtual = 26765
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10772 ; free virtual = 26765

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[1] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[0] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[31] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[30] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[29] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[28] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[27] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[26] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[25] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[24] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[23] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[22] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[21] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[20] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[19] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[18] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[17] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[16] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[15] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[14] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[13] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[12] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[11] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[10] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[9] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\slv_reg0_reg[8] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_bresp_reg[1] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_bresp_reg[0] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[1] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[0] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[31] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[30] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[29] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[28] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[27] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[26] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[25] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[24] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[23] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[22] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[21] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[20] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[19] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[18] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[17] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[16] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[15] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[14] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[13] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[12] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[11] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[10] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[9] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rdata_reg[8] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rresp_reg[1] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
WARNING: [Synth 8-3332] Sequential element (\axi_rresp_reg[0] ) is unused and will be removed from module phase_shift_40MHz_clk_gen_axi.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10760 ; free virtual = 26754
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10760 ; free virtual = 26754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10760 ; free virtual = 26754
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10727 ; free virtual = 26720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10727 ; free virtual = 26720
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10712 ; free virtual = 26705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10712 ; free virtual = 26705
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10712 ; free virtual = 26705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10712 ; free virtual = 26705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10712 ; free virtual = 26705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10712 ; free virtual = 26705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     3|
|5     |LUT4  |     4|
|6     |LUT5  |     4|
|7     |LUT6  |    11|
|8     |MUXF7 |     4|
|9     |MUXF8 |     2|
|10    |FDRE  |    59|
|11    |FDSE  |     3|
|12    |IBUF  |    20|
|13    |OBUF  |    44|
+------+------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   157|
|2     |  cg0    |clk_gen   |    45|
|3     |    cg0  |clk_gen_0 |    13|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10711 ; free virtual = 26705
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1468.055 ; gain = 74.281 ; free physical = 10711 ; free virtual = 26704
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.055 ; gain = 573.434 ; free physical = 10711 ; free virtual = 26704
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1468.055 ; gain = 463.918 ; free physical = 10711 ; free virtual = 26704
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1508.070 ; gain = 0.000 ; free physical = 10710 ; free virtual = 26704
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 13:13:34 2016...
