Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 27 17:41:05 2020
| Host         : GreatAtuin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_design_wrapper_control_sets_placed.rpt
| Design       : mb_design_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   426 |
|    Minimum number of control sets                        |   426 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1278 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   426 |
| >= 0 to < 4        |    47 |
| >= 4 to < 6        |    82 |
| >= 6 to < 8        |    20 |
| >= 8 to < 10       |    67 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |    17 |
| >= 16              |   152 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             997 |          353 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |            1142 |          449 |
| Yes          | No                    | No                     |            1744 |          516 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            3243 |         1003 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                 Enable Signal                                                                                                                |                                                                                                                Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                                                                |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                     |                1 |              1 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                           | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                           |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/CE                                                                                                                                                                                |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                                                                |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                     |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[4].Divide_I/CE                                                                                                                                                                                |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                            |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                                                                |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                               |                1 |              1 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                              | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                         |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |
| ~mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                           | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                           |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                               |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                            | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                  |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg[1]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                                                                                                     |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_9                                                                                                                                                                                 | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                  |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                       |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              3 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                               |                1 |              3 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                1 |              3 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                                 |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                               |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                              |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                           | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                             | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                   |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                            | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                     | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                       | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                           | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                       |                2 |              4 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                              | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |                1 |              4 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg[3]_i_1_n_0                                                                                                                                                                 | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                               |                2 |              4 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                     | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_10                                                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                           | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                          | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                  |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_8                                                                                                                                                                                 | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                 | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                 | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_14                                                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                         |                                                                                                                                                                                                                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                         |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                                                                                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_13                                                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                      | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                            | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | mb_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                3 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                          |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                3 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                2 |              6 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                  |                                                                                                                                                                                                                                               |                1 |              6 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                2 |              6 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                              |                                                                                                                                                                                                                                               |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                            |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/derived_burst_reg_reg[0][0]                                                                                                                                                 | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                               |                3 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                             | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                        |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                             |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                                                                                                                  |                1 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                4 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                         |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                           | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                   |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                               |                4 |              8 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                 |                                                                                                                                                                                                                                               |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/bus2ip_wr_req_reg_reg[0]                                                                                                                                                    |                                                                                                                                                                                                                                               |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                 |                                                                                                                                                                                                                                               |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                               |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                 | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                                                                                                                 |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                              | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                3 |              8 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                               |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                           |                                                                                                                                                                                                                                               |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                             | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                               |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                       | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              8 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                            |                                                                                                                                                                                                                                               |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                  |                                                                                                                                                                                                                                               |                7 |              8 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                  |                                                                                                                                                                                                                                               |                7 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                               |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                       | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                                                                                                                  |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                               |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                           | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                        |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                   | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                              |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                          | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                        |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_5[0]                                                                                                                          | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_6[0]                                                                                                                          | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_7[0]                                                                                                                          | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                           |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]             |                                                                                                                                                                                                                                               |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                               |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                         | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0 |                4 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en    | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                               |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                               |                4 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                               |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                               |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo       |                                                                                                                                                                                                                                               |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                4 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                               |                4 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                               |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                               |                6 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                           | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                   |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                               |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                               |                4 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                4 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]             | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                               | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                               |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                               |                                                                                                                                                                                                                                               |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                3 |              9 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                               |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                5 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                3 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                3 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                3 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                 |                                                                                                                                                                                                                                               |                2 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                               |                2 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                               |                2 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                       | mb_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |                2 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                           |                                                                                                                                                                                                                                               |                3 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                4 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                2 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                               |                3 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                4 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                5 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                               | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                4 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                               |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                   |                5 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                               |                4 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                5 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                                               |                4 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                               |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                                                                                                                 |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                           | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                5 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                4 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                4 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                          | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                          | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                3 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                               |                8 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf    | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]               | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                6 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                              |                4 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                          |                3 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                             | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                3 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                               |                4 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                5 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                5 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf            | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                6 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                5 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                           |                                                                                                                                                                                                                                               |                4 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                3 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                           |                                                                                                                                                                                                                                               |                4 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                4 |             15 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/twr_rec_cnt_en_int                                                                                                                                                                   | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                              |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                              |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                               |                3 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf  |                                                                                                                                                                                                                                               |                2 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                 |                                                                                                                                                                                                                                               |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                     | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                5 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                8 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[4]                                                                                                                                                                                  | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[6]                                                                                                                                                                                  | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |                6 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                         | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                                                                                                                 |                5 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1_n_0                                                                                                                                             |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                               | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                    |                                                                                                                                                                                                                                               |                3 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                            |                7 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                       |                                                                                                                                                                                                                                               |                3 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]_0                                                                                                                          | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                               |                6 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                6 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                            | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                                                                                                                 |                3 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                6 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                           |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                7 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                               |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                6 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                               |                3 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                           |                                                                                                                                                                                                                                               |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                6 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                               |                7 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                           |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                           |                                                                                                                                                                                                                                               |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                               |                6 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                       |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                               | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                           |                                                                                                                                                                                                                                               |                5 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                   | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                4 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                4 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0 | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                             |                4 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |                8 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                7 |             23 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                              | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                             |                5 |             23 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                     | mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                6 |             24 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                      | mb_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                6 |             24 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |                9 |             25 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                7 |             25 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                   |                7 |             28 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                   |                8 |             28 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                6 |             29 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                    | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                9 |             30 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                        |               10 |             31 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                   |                8 |             31 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                           | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                  | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                   |                5 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                                                         | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                               |               14 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               14 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                     |               12 |             32 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                      |                                                                                                                                                                                                                                               |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                       |               15 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_leds/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                         |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                             | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                               |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                   |                5 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                           | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                        |               13 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                        |                                                                                                                                                                                                                                               |               14 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                    | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                   |               11 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                               |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                      | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                   |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                               |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                     |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                            |                                                                                                                                                                                                                                               |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               11 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                               |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                6 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                          |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_fetch_in_progress_reg[0]                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                                                                                                                 |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                               |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |               32 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                         |                                                                                                                                                                                                                                               |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                   |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                   |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                      |                                                                                                                                                                                                                                               |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                  |                                                                                                                                                                                                                                               |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                          | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                              |               12 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                               |               12 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                               |               11 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                               |                6 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                               |               11 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                               |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                     | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                     |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                               |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |               12 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                               |               13 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                               |                7 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                               |               12 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                               |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                               |               10 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                               |                9 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               12 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                               |                8 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                  | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                  |                6 |             35 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                               |               11 |             35 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                      | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                         |                5 |             36 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                 |               11 |             36 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                           | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |               13 |             37 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                8 |             37 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                            | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                               |               11 |             37 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                 | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                          |               13 |             37 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                              | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                |               14 |             39 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                               |                5 |             39 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                         |                                                                                                                                                                                                                                               |                5 |             40 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                       | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |               13 |             41 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                   | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |               13 |             41 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                           | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                        |               12 |             41 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                                                                                                                  |               12 |             42 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                             | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                        |                7 |             42 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                     |                7 |             43 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                 | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |               10 |             47 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                    | mb_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                9 |             47 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                9 |             48 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                           |                                                                                                                                                                                                                                               |               16 |             48 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                    | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                8 |             48 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |               23 |             57 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               18 |             59 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |               27 |             63 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                |               27 |             63 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                                                                                                                 |               18 |             64 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                             |                                                                                                                                                                                                                                               |                8 |             64 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                              |               36 |             74 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                               |                                                                                                                                                                                                                                               |               10 |             75 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                               |               32 |             84 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[28]                                                                                                                   |                                                                                                                                                                                                                                               |               16 |            128 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               78 |            165 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               57 |            169 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                  | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |              100 |            244 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/rd_fifo_wr_en                                                                                                                                          |                                                                                                                                                                                                                                               |               66 |            264 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                               |              325 |            932 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


