[2025-09-17 23:37:05] START suite=cs trace=streaming_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2923826 heartbeat IPC: 3.42 cumulative IPC: 3.42 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5667221 heartbeat IPC: 3.645 cumulative IPC: 3.529 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5667221 cumulative IPC: 3.529 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5667221 cumulative IPC: 3.529 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 20586893 heartbeat IPC: 0.6703 cumulative IPC: 0.6703 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 36569557 heartbeat IPC: 0.6257 cumulative IPC: 0.6472 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 53467655 heartbeat IPC: 0.5918 cumulative IPC: 0.6276 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 71508014 heartbeat IPC: 0.5543 cumulative IPC: 0.6075 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 89707739 heartbeat IPC: 0.5495 cumulative IPC: 0.595 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 108642254 heartbeat IPC: 0.5281 cumulative IPC: 0.5827 (Simulation time: 00 hr 11 min 05 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 128086082 heartbeat IPC: 0.5143 cumulative IPC: 0.5718 (Simulation time: 00 hr 12 min 54 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 147441554 heartbeat IPC: 0.5166 cumulative IPC: 0.5643 (Simulation time: 00 hr 14 min 34 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 166873851 heartbeat IPC: 0.5146 cumulative IPC: 0.5583 (Simulation time: 00 hr 16 min 14 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 180819732 cumulative IPC: 0.553 (Simulation time: 00 hr 18 min 10 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 180819732 cumulative IPC: 0.553 (Simulation time: 00 hr 18 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.553 instructions: 100000004 cycles: 180819732
CPU 0 Branch Prediction Accuracy: 99.5% MPKI: 0.09402 Average ROB Occupancy at Mispredict: 7261
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00651
BRANCH_INDIRECT: 0.07313
BRANCH_CONDITIONAL: 0.01438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 324217
LQ_STALL: 0
SQ_STALL: 41285


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 165.93884
REPLAY_LOAD: 106.64504
NON_REPLAY_LOAD: 93.89848

== Total ==
ADDR_TRANS: 100393
REPLAY_LOAD: 118376
NON_REPLAY_LOAD: 105448

== Counts ==
ADDR_TRANS: 605
REPLAY_LOAD: 1110
NON_REPLAY_LOAD: 1123

cpu0->cpu0_STLB TOTAL        ACCESS:    1683555 HIT:    1644905 MISS:      38650 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1683555 HIT:    1644905 MISS:      38650 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 398.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6192999 HIT:    5106702 MISS:    1086297 MSHR_MERGE:     380623
cpu0->cpu0_L2C LOAD         ACCESS:    4739850 HIT:    4474456 MISS:     265394 MSHR_MERGE:      45497
cpu0->cpu0_L2C RFO          ACCESS:     289769 HIT:      86078 MISS:     203691 MSHR_MERGE:          5
cpu0->cpu0_L2C PREFETCH     ACCESS:     650769 HIT:     115690 MISS:     535079 MSHR_MERGE:     335121
cpu0->cpu0_L2C WRITE        ACCESS:     426241 HIT:     424413 MISS:       1828 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      86370 HIT:       6065 MISS:      80305 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     466307 ISSUED:     466307 USEFUL:      81670 USELESS:      60904
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.67 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13443486 HIT:    8492177 MISS:    4951309 MSHR_MERGE:     756124
cpu0->cpu0_L1I LOAD         ACCESS:   13443486 HIT:    8492177 MISS:    4951309 MSHR_MERGE:     756124
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.59 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26636211 HIT:   23594276 MISS:    3041935 MSHR_MERGE:    1936633
cpu0->cpu0_L1D LOAD         ACCESS:   14401171 HIT:   13500228 MISS:     900943 MSHR_MERGE:     356274
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3144606 HIT:    2532734 MISS:     611872 MSHR_MERGE:     427388
cpu0->cpu0_L1D WRITE        ACCESS:    8996411 HIT:    7554333 MISS:    1442078 MSHR_MERGE:    1152299
cpu0->cpu0_L1D TRANSLATION  ACCESS:      94023 HIT:       6981 MISS:      87042 MSHR_MERGE:        672
cpu0->cpu0_L1D PREFETCH REQUESTED:    3217601 ISSUED:    3144606 USEFUL:      99620 USELESS:      31118
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 64.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11009624 HIT:   10173483 MISS:     836141 MSHR_MERGE:     278636
cpu0->cpu0_ITLB LOAD         ACCESS:   11009624 HIT:   10173483 MISS:     836141 MSHR_MERGE:     278636
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.448 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22634300 HIT:   21207680 MISS:    1426620 MSHR_MERGE:     300571
cpu0->cpu0_DTLB LOAD         ACCESS:   22634300 HIT:   21207680 MISS:    1426620 MSHR_MERGE:     300571
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.38 cycles
cpu0->LLC TOTAL        ACCESS:     967044 HIT:     496196 MISS:     470848 MSHR_MERGE:      10911
cpu0->LLC LOAD         ACCESS:     219897 HIT:      83932 MISS:     135965 MSHR_MERGE:         47
cpu0->LLC RFO          ACCESS:     203686 HIT:     102484 MISS:     101202 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     199958 HIT:      29249 MISS:     170709 MSHR_MERGE:      10864
cpu0->LLC WRITE        ACCESS:     263198 HIT:     262020 MISS:       1178 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80305 HIT:      18511 MISS:      61794 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7029
  ROW_BUFFER_MISS:     451730
  AVG DBUS CONGESTED CYCLE: 4.777
Channel 0 WQ ROW_BUFFER_HIT:      21168
  ROW_BUFFER_MISS:     114907
  FULL:          0
Channel 0 REFRESHES ISSUED:      15068

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       946468       145316        25885        27243
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           72          286         1382        10422
  STLB miss resolved @ L2C                0           38          384         2438         6996
  STLB miss resolved @ LLC                0           89          886         7022        14022
  STLB miss resolved @ MEM                0           31         3437        14614        48141

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             137123        28590       574282         5372         1272
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           51          233          211
  STLB miss resolved @ L2C                0            2           47          156          103
  STLB miss resolved @ LLC                1            2          103          520          174
  STLB miss resolved @ MEM                2            2          163          707          813
[2025-09-17 23:55:15] END   suite=cs trace=streaming_phase3_core1 (rc=0)
