Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:29:33 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_48_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 Delay1No26_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.995ns (29.970%)  route 2.325ns (70.030%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 6.679 - 4.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 1.131ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.032ns (routing 1.026ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=11084, routed)       2.230     3.167    Delay1No26_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X145Y223       FDCE                                         r  Delay1No26_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y223       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.245 r  Delay1No26_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.574     3.819    Delay1No26_instance/Q[26]
    SLICE_X141Y211       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.967 r  Delay1No26_instance/geqOp_carry__0_i_11__7/O
                         net (fo=1, routed)           0.022     3.989    Sum13_4_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X141Y211       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.148 r  Sum13_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.174    Sum13_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X141Y212       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.226 r  Sum13_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.260     4.486    Delay1No26_instance/CO[0]
    SLICE_X138Y213       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     4.582 f  Delay1No26_instance/shiftedFracY_d1[49]_i_10__7/O
                         net (fo=2, routed)           0.202     4.784    Delay1No26_instance/shiftedFracY_d1[49]_i_10__7_n_0
    SLICE_X142Y213       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.936 f  Delay1No26_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.087     5.023    Delay1No26_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X142Y213       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     5.060 r  Delay1No26_instance/shiftedFracY_d1[49]_i_7__7/O
                         net (fo=32, routed)          0.315     5.375    Delay1No27_instance/Y_reg[23]_0
    SLICE_X143Y208       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     5.498 r  Delay1No27_instance/shiftedFracY_d1[18]_i_3__7/O
                         net (fo=5, routed)           0.480     5.978    Delay1No27_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X148Y210       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.128 r  Delay1No27_instance/shiftedFracY_d1[10]_i_2__7/O
                         net (fo=2, routed)           0.359     6.487    Sum13_4_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X147Y209       FDRE                                         r  Sum13_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=11084, routed)       2.032     6.679    Sum13_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X147Y209       FDRE                                         r  Sum13_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.453     7.132    
                         clock uncertainty           -0.035     7.096    
    SLICE_X147Y209       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.121    Sum13_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  0.634    




