{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 13:52:49 2021 " "Info: Processing started: Mon Mar 22 13:52:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off state_mashine_parade -c state_mashine_parade " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off state_mashine_parade -c state_mashine_parade" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_mashine_parade.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_mashine_parade.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_mashine_parade " "Info: Found entity 1: state_mashine_parade" {  } { { "state_mashine_parade.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.30/state_mashine_parade.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_mashine_mode.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_mashine_mode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_mashine_mode " "Info: Found entity 1: state_mashine_mode" {  } { { "state_mashine_mode.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.30/state_mashine_mode.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_mashine_lights.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_mashine_lights.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_mashine_lights " "Info: Found entity 1: state_mashine_lights" {  } { { "state_mashine_lights.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.30/state_mashine_lights.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "state_mashine_parade " "Info: Elaborating entity \"state_mashine_parade\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_mashine_mode state_mashine_mode:state_mashine_mode " "Info: Elaborating entity \"state_mashine_mode\" for hierarchy \"state_mashine_mode:state_mashine_mode\"" {  } { { "state_mashine_parade.sv" "state_mashine_mode" { Text "E:/Dmitry/Harris_harris/h_h 4.30/state_mashine_parade.sv" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_mashine_lights state_mashine_lights:state_mashine_lights " "Info: Elaborating entity \"state_mashine_lights\" for hierarchy \"state_mashine_lights:state_mashine_lights\"" {  } { { "state_mashine_parade.sv" "state_mashine_lights" { Text "E:/Dmitry/Harris_harris/h_h 4.30/state_mashine_parade.sv" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 state_mashine_lights.sv(42) " "Warning (10230): Verilog HDL assignment warning at state_mashine_lights.sv(42): truncated value with size 32 to match size of target (2)" {  } { { "state_mashine_lights.sv" "" { Text "E:/Dmitry/Harris_harris/h_h 4.30/state_mashine_lights.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Info: Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 13:52:50 2021 " "Info: Processing ended: Mon Mar 22 13:52:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
