
===========================================================
== Synthesis results for tdf7 layer implementations
===========================================================

Implementation: r1_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r1_o1

Total latency (raw)  : 59,810,437 cycles
Total latency (true) : 59,810,437 cycles
Estimated total latency: 59,811,580 cycles
Estimation error: 0.00%

Cost info:
bram: 6.04%
dsp: 1.05%
ff: 0.70%
lut: 1.35%
uram: 1.25%
Total cost: 0.104

Subfunction latencies:
tdf7_l2_writeOutputs3: 64 cycles
tdf7_accum_1: 265 cycles
tdf7_readInputs7: 150 cycles
tdf7_adjust: 22 cycles
tdf7_dot_product: 297 cycles
tdf7_accum_2: 81 cycles
tdf7_readFilters6: 291 cycles
tdf7_l2_multiply4: 40 cycles


Implementation: r1_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r1_o2

Total latency (raw)  : 70,848,749 cycles
Total latency (true) : 70,848,749 cycles
Estimated total latency: 29,906,684 cycles
Estimation error: 57.79%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 6.46%
dsp: 1.49%
ff: 0.96%
lut: 1.75%
uram: 1.25%
Total cost: 0.119

Subfunction latencies:
tdf7_l2_writeOutputs: 64 cycles
tdf7_accum_1: 265 cycles
tdf7_readInputs7: 150 cycles
tdf7_adjust: 25 cycles
tdf7_dot_product: 297 cycles
tdf7_l2_accum: 705 cycles
tdf7_accum_2: 81 cycles
tdf7_readFilters6: 291 cycles
tdf7_l2_multiply4: 72 cycles


Implementation: r1_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r1_o4

Total latency (raw)  : 33,818,894 cycles
Total latency (true) : 33,818,894 cycles
Estimated total latency: 14,954,236 cycles
Estimation error: 55.78%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.43%
dsp: 2.28%
ff: 1.38%
lut: 2.48%
uram: 1.25%
Total cost: 0.148

Subfunction latencies:
tdf7_l2_writeOutputs: 64 cycles
tdf7_adjust: 27 cycles
tdf7_accum_1: 265 cycles
tdf7_readInputs7: 150 cycles
tdf7_dot_product: 297 cycles
tdf7_l2_accum: 673 cycles
tdf7_readFilters6: 292 cycles
tdf7_accum_2: 81 cycles
tdf7_l2_multiply4: 136 cycles


Implementation: r1_o8
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r1_o8

Total latency (raw)  : 16,508,190 cycles
Total latency (true) : 16,508,190 cycles
Estimated total latency: 7,478,012 cycles
Estimation error: 54.70%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 9.38%
dsp: 3.95%
ff: 2.21%
lut: 4.03%
uram: 1.25%
Total cost: 0.208

Subfunction latencies:
tdf7_adjust: 31 cycles
tdf7_dot_product: 297 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_l2_accum: 657 cycles
tdf7_accum_1: 265 cycles
tdf7_readInputs7: 150 cycles
tdf7_readFilters6: 292 cycles
tdf7_l2_multiply4: 136 cycles
tdf7_accum_2: 81 cycles


Implementation: r1_o16
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r1_o16

Total latency (raw)  : 8,153,895 cycles
Total latency (true) : 8,153,895 cycles
Estimated total latency: 3,739,900 cycles
Estimation error: 54.13%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 13.26%
dsp: 7.28%
ff: 3.86%
lut: 7.35%
uram: 1.25%
Total cost: 0.330

Subfunction latencies:
tdf7_adjust: 40 cycles
tdf7_dot_product: 297 cycles
tdf7_l2_accum: 649 cycles
tdf7_readFilters6: 293 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_accum_1: 265 cycles
tdf7_l2_multiply4: 136 cycles
tdf7_readInputs7: 150 cycles
tdf7_accum_2: 81 cycles


Implementation: r2_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r2_o1

Total latency (raw)  : 32,514,504 cycles
Total latency (true) : 32,514,504 cycles
Estimated total latency: 30,909,340 cycles
Estimation error: 4.94%

Cost info:
bram: 6.11%
dsp: 1.23%
ff: 0.85%
lut: 1.77%
uram: 1.25%
Total cost: 0.112

Subfunction latencies:
tdf7_accum_1: 145 cycles
tdf7_readInputs7: 150 cycles
tdf7_l2_writeOutputs3: 64 cycles
tdf7_adjust: 22 cycles
tdf7_dot_product: 153 cycles
tdf7_accum_2: 161 cycles
tdf7_readFilters6: 147 cycles
tdf7_l2_multiply4: 40 cycles


Implementation: r2_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r2_o2

Total latency (raw)  : 35,524,872 cycles
Total latency (true) : 35,524,872 cycles
Estimated total latency: 15,455,132 cycles
Estimation error: 56.49%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 6.88%
dsp: 1.93%
ff: 1.20%
lut: 2.30%
uram: 1.25%
Total cost: 0.136

Subfunction latencies:
tdf7_accum_1: 145 cycles
tdf7_readInputs7: 150 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_dot_product: 153 cycles
tdf7_adjust: 25 cycles
tdf7_l2_accum: 353 cycles
tdf7_accum_2: 161 cycles
tdf7_readFilters6: 147 cycles
tdf7_l2_multiply4: 72 cycles


Implementation: r2_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r2_o4

Total latency (raw)  : 16,959,768 cycles
Total latency (true) : 16,959,768 cycles
Estimated total latency: 7,728,028 cycles
Estimation error: 54.43%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 8.26%
dsp: 3.25%
ff: 1.84%
lut: 3.31%
uram: 1.25%
Total cost: 0.179

Subfunction latencies:
tdf7_accum_1: 145 cycles
tdf7_dot_product: 153 cycles
tdf7_readInputs7: 150 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_l2_accum: 337 cycles
tdf7_adjust: 27 cycles
tdf7_readFilters6: 148 cycles
tdf7_l2_multiply4: 72 cycles
tdf7_accum_2: 161 cycles


Implementation: r2_o8
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r2_o8

Total latency (raw)  : 8,279,328 cycles
Total latency (true) : 8,279,328 cycles
Estimated total latency: 3,864,476 cycles
Estimation error: 53.32%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 11.60%
dsp: 5.88%
ff: 3.05%
lut: 5.33%
uram: 1.25%
Total cost: 0.271

Subfunction latencies:
tdf7_dot_product: 153 cycles
tdf7_l2_accum: 329 cycles
tdf7_accum_1: 145 cycles
tdf7_adjust: 31 cycles
tdf7_readInputs7: 150 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_readFilters6: 148 cycles
tdf7_l2_multiply4: 72 cycles
tdf7_accum_2: 161 cycles


Implementation: r4_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o1

Total latency (raw)  : 18,465,058 cycles
Total latency (true) : 18,465,058 cycles
Estimated total latency: 16,458,220 cycles
Estimation error: 10.87%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 6.60%
dsp: 1.75%
ff: 1.06%
lut: 1.85%
uram: 1.25%
Total cost: 0.125

Subfunction latencies:
tdf7_accum_1: 91 cycles
tdf7_l2_writeOutputs3: 64 cycles
tdf7_accum_2: 41 cycles
tdf7_dot_product: 81 cycles
tdf7_readInputs8: 78 cycles
tdf7_adjust: 22 cycles
tdf7_accum_3: 81 cycles
tdf7_readFilters7: 75 cycles
tdf7_l2_multiply4: 40 cycles


Implementation: r4_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o2

Total latency (raw)  : 17,862,860 cycles
Total latency (true) : 17,862,860 cycles
Estimated total latency: 8,229,356 cycles
Estimation error: 53.93%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.99%
dsp: 3.25%
ff: 1.74%
lut: 2.84%
uram: 1.25%
Total cost: 0.171

Subfunction latencies:
tdf7_accum_1: 91 cycles
tdf7_dot_product: 81 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_l2_accum: 177 cycles
tdf7_accum_2: 41 cycles
tdf7_adjust: 25 cycles
tdf7_readInputs7: 78 cycles
tdf7_l2_multiply4: 40 cycles
tdf7_accum_3: 81 cycles
tdf7_readFilters6: 75 cycles


Implementation: r4_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r4_o4

Total latency (raw)  : 8,530,132 cycles
Total latency (true) : 8,530,132 cycles
Estimated total latency: 4,114,924 cycles
Estimation error: 51.76%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 10.62%
dsp: 5.88%
ff: 2.97%
lut: 4.66%
uram: 1.25%
Total cost: 0.254

Subfunction latencies:
tdf7_accum_1: 91 cycles
tdf7_dot_product: 81 cycles
tdf7_l2_accum: 169 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_adjust: 27 cycles
tdf7_accum_2: 41 cycles
tdf7_readInputs7: 78 cycles
tdf7_l2_multiply4: 40 cycles
tdf7_readFilters6: 76 cycles
tdf7_accum_3: 81 cycles


Implementation: r8_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r8_o1

Total latency (raw)  : 13,045,973 cycles
Total latency (true) : 13,045,973 cycles
Estimated total latency: 9,232,660 cycles
Estimation error: 29.23%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 6.67%
dsp: 2.89%
ff: 1.69%
lut: 3.16%
uram: 1.25%
Total cost: 0.157

Subfunction latencies:
tdf7_accum_1: 63 cycles
tdf7_accum_2: 47 cycles
tdf7_dot_product: 45 cycles
tdf7_l2_writeOutputs3: 64 cycles
tdf7_readInputs8: 41 cycles
tdf7_adjust: 22 cycles
tdf7_accum_4: 15 cycles
tdf7_l2_multiply4: 24 cycles
tdf7_accum_5: 37 cycles
tdf7_accum_3: 19 cycles
tdf7_readFilters7: 39 cycles


Implementation: r8_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r8_o2

Total latency (raw)  : 9,031,868 cycles
Total latency (true) : 9,031,868 cycles
Estimated total latency: 4,616,468 cycles
Estimation error: 48.89%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 8.26%
dsp: 5.88%
ff: 3.14%
lut: 5.50%
uram: 1.25%
Total cost: 0.240

Subfunction latencies:
tdf7_accum_1: 63 cycles
tdf7_dot_product: 45 cycles
tdf7_l2_accum: 89 cycles
tdf7_accum_2: 47 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_adjust: 25 cycles
tdf7_readInputs7: 41 cycles
tdf7_l2_multiply4: 24 cycles
tdf7_accum_4: 15 cycles
tdf7_accum_5: 37 cycles
tdf7_accum_3: 19 cycles
tdf7_readFilters6: 39 cycles


Implementation: r16_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r16_o1

Total latency (raw)  : 13,045,845 cycles
Total latency (true) : 13,045,845 cycles
Estimated total latency: 8,429,820 cycles
Estimation error: 35.38%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 5.56%
dsp: 5.44%
ff: 2.38%
lut: 2.91%
uram: 2.50%
Total cost: 0.188

Subfunction latencies:
tdf7_accum_1: 36 cycles
tdf7_dot_product: 27 cycles
tdf7_accum_2: 32 cycles
tdf7_l2_writeOutputs3: 64 cycles
tdf7_readInputs8: 23 cycles
tdf7_adjust: 22 cycles
tdf7_accum_3: 23 cycles
tdf7_l2_multiply4: 24 cycles
tdf7_readFilters7: 21 cycles


Implementation: r16_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r16_o2

Total latency (raw)  : 9,031,800 cycles
Total latency (true) : 9,031,800 cycles
Estimated total latency: 4,215,036 cycles
Estimation error: 53.33%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.01%
dsp: 10.96%
ff: 4.43%
lut: 4.90%
uram: 2.50%
Total cost: 0.298

Subfunction latencies:
tdf7_accum_1: 36 cycles
tdf7_dot_product: 27 cycles
tdf7_accum_2: 32 cycles
tdf7_l2_accum: 89 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_readInputs7: 23 cycles
tdf7_adjust: 25 cycles
tdf7_l2_multiply4: 24 cycles
tdf7_accum_3: 23 cycles
tdf7_readFilters6: 21 cycles


Implementation: r32_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r32_o1

Total latency (raw)  : 13,045,832 cycles
Total latency (true) : 13,045,832 cycles
Estimated total latency: 8,429,820 cycles
Estimation error: 35.38%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 6.18%
dsp: 9.74%
ff: 3.72%
lut: 3.99%
uram: 5.00%
Total cost: 0.286

Subfunction latencies:
tdf7_accum_1: 40 cycles
tdf7_dot_product: 17 cycles
tdf7_accum_2: 30 cycles
tdf7_l2_writeOutputs3: 64 cycles
tdf7_readInputs8: 13 cycles
tdf7_adjust: 22 cycles
tdf7_l2_multiply4: 16 cycles
tdf7_accum_3: 28 cycles
tdf7_readFilters7: 12 cycles


Implementation: r8_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf7/r8_o4

Total latency (raw)  : 4,315,328 cycles
Total latency (true) : 4,315,328 cycles
Estimated total latency: 2,308,372 cycles
Estimation error: 46.51%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 11.18%
dsp: 11.14%
ff: 5.71%
lut: 9.94%
uram: 1.25%
Total cost: 0.392

Subfunction latencies:
tdf7_accum_1: 63 cycles
tdf7_dot_product: 45 cycles
tdf7_l2_accum: 85 cycles
tdf7_accum_2: 47 cycles
tdf7_l2_writeOutputs: 64 cycles
tdf7_l2_multiply4: 24 cycles
tdf7_adjust: 27 cycles
tdf7_readInputs7: 41 cycles
tdf7_accum_4: 15 cycles
tdf7_readFilters6: 39 cycles
tdf7_accum_5: 37 cycles
tdf7_accum_3: 19 cycles
