

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
4ba16bbd7cd0dd2e4225ef3916a574e4  /home/archit/Work/1_Benchmarks/Benchmarks/rodinia_3.0/cuda/lavaMD/lavaMD
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=./kernel/kernel_gpu_cuda_wrapper.cu
self exe links to: /home/archit/Work/1_Benchmarks/Benchmarks/rodinia_3.0/cuda/lavaMD/lavaMD
Running md5sum using "md5sum /home/archit/Work/1_Benchmarks/Benchmarks/rodinia_3.0/cuda/lavaMD/lavaMD "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/archit/Work/1_Benchmarks/Benchmarks/rodinia_3.0/cuda/lavaMD/lavaMD > _cuobjdump_complete_output_LD8H95"
Parsing file _cuobjdump_complete_output_LD8H95
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: ./kernel/kernel_gpu_cuda_wrapper.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: ./kernel/kernel_gpu_cuda_wrapper.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: ./util/device/device.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: ./util/device/device.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_ : hostFun 0x0x401cf0, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_1.elf
()


Finished parsing .elf file _cuobjdump_1.elf
Parsing .ptx file _cuobjdump_1.ptx
Finished parsing .ptx file _cuobjdump_1.ptx
Parsing .sass file _cuobjdump_1.sass
Finished parsing .sass file _cuobjdump_1.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_1.ptx _cuobjdump_1.sass _cuobjdump_1.elf _ptxplus_7ppOtZ
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_" from 0x100 to 0x124 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'...
GPGPU-Sim PTX: reconvergence points for _Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x098 (_1.ptx:56) @$p1.eq bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_1.ptx:78) l0x00000148: nop;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x140 (_1.ptx:77) @$p1.ne bra l0x000000d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_1.ptx:78) l0x00000148: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x240 (_1.ptx:109) @$p0.eq bra l0x00000330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:140) l0x00000330: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x328 (_1.ptx:139) @$p1.ne bra l0x000002a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:140) l0x00000330: nop;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x350 (_1.ptx:144) @$p0.eq bra l0x00000548;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (_1.ptx:213) l0x00000548: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x518 (_1.ptx:207) @$p1.ne bra l0x000003b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (_1.ptx:208) add.u32 $r2, $r2, 0x00000080;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x540 (_1.ptx:212) @$p1.ne bra l0x00000378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (_1.ptx:213) l0x00000548: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x580 (_1.ptx:220) @$p1.ne bra l0x000001b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:221) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_RizXPS"
Running: cat _ptx_RizXPS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_26S7bM
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_26S7bM --output-file  /dev/null 2> _ptx_RizXPSinfo"
GPGPU-Sim PTX: Kernel '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_' : regs=43, lmem=0, smem=7200, cmem=144
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_RizXPS _ptx2_26S7bM _ptx_RizXPSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=./util/device/device.cu
thread block size of kernel = 128 
Configuration used: boxes1d = 10
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x401cf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_' to stream 0, gridDim= (1000,1,1) blockDim = (128,1,1) 
kernel '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (352,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(353,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (358,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(359,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (364,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(365,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (365,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(366,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (370,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(371,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (371,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (371,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(372,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(372,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (376,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (376,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(377,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(377,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (377,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (377,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(378,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(378,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (382,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (382,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(383,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(383,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (383,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (383,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(384,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(384,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (388,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (388,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(389,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(389,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (389,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (389,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(390,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(390,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (392,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(393,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (394,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (394,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(395,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(395,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (395,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (395,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(396,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(396,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (398,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(399,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (400,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (400,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(401,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(401,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (401,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (401,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(402,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(402,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (404,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(405,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (406,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (406,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(407,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(407,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (407,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (407,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(408,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(408,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (410,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(411,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (412,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (412,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(413,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(413,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (413,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (413,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(414,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(414,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (416,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(417,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (418,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (418,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(419,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(419,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (419,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (419,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(420,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(420,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (422,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(423,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (424,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (424,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(425,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(425,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (425,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (425,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(426,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(426,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(84,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (428,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(429,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (430,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(431,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (431,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (431,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(432,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(432,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (434,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(435,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (436,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (436,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(437,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(437,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (437,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (437,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(438,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(438,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (440,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(441,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (442,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(443,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (443,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(444,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (445,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(446,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (446,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(447,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (448,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(449,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (449,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (449,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(450,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(450,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (451,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(452,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (452,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (452,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(453,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(453,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (454,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(455,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (455,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(456,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (456,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(457,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (457,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(458,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (458,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (458,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(459,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(459,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (460,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(461,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (462,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(463,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (463,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(464,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (464,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (464,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(465,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(465,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (468,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(469,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (469,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(470,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (470,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (470,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(471,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(471,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (474,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(475,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (475,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(476,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (476,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (476,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (476,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(477,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(477,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(477,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (480,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(481,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (481,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(482,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (482,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (482,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(483,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(483,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (486,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(487,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (487,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(488,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (488,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (488,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(489,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(489,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (492,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(493,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (493,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(494,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (494,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (494,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(495,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(495,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (498,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(499,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (499,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(500,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 138880 (ipc=277.8) sim_rate=138880 (inst/sec) elapsed = 0:0:00:01 / Fri Oct 31 16:27:43 2014
GPGPU-Sim uArch: Shader 3 finished CTA #3 (500,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (500,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(501,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(501,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (504,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(505,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (505,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(506,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (506,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (506,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(507,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(507,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (508,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(509,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (510,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(511,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (511,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(512,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (512,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (512,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(513,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(513,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (514,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (516,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(517,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (517,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(518,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (518,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (518,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(519,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(519,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (520,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(521,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (522,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(523,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (523,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(524,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (524,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (524,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(525,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(525,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (526,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(527,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (528,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(529,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (529,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(530,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (530,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (530,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(531,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(531,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (532,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (532,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(533,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(533,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (534,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(535,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (536,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (536,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(537,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(537,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (538,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (538,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(539,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(539,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (540,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (540,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(541,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(541,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (542,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(543,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(195,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (544,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (544,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(545,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(545,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (546,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(547,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (548,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(549,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (550,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (550,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(551,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(551,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (552,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(553,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (554,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(555,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (556,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (556,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(557,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(557,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (558,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(559,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (560,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(561,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (562,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (562,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(563,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(563,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (564,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (564,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(565,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(565,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (568,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (568,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(569,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(569,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (570,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (570,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(571,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(571,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (574,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (574,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(575,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(575,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (576,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (576,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(577,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(577,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (580,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (580,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(581,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(581,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (582,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (582,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(583,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(583,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (586,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (586,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(587,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(587,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (588,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (588,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(589,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(589,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (592,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (592,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (592,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(593,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(593,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(593,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (594,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (594,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(595,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(595,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (598,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (598,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(599,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(599,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (600,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (600,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(601,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(601,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (604,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (604,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(605,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(605,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (606,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (606,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(607,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(607,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (607,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(608,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (610,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (610,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(611,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(611,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (612,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (612,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(613,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(613,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (613,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(614,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (616,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (616,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(617,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(617,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (618,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (618,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(619,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(619,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (619,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(620,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (622,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(623,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (624,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (624,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(625,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(625,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (625,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(626,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (628,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(629,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (629,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(630,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (630,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(631,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (631,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(632,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (634,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(635,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (635,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(636,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (636,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(637,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (637,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(638,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (640,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(641,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (641,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(642,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (642,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(643,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (643,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(644,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (646,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(647,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (647,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(648,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (648,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(649,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (649,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(650,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (652,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(653,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (653,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (653,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(654,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(654,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (655,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(656,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (657,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(658,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (658,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(659,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (659,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (659,0), 4 CTAs running
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(269,0,0) tid=(31,0,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(660,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(660,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (661,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(662,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (663,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(664,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (664,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(665,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (665,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (665,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(666,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(666,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (667,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(668,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (669,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(670,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (670,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(671,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (671,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (671,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(672,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(672,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (673,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(674,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (675,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(676,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (676,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(677,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (677,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (677,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(678,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(678,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (679,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(680,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (681,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(682,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (683,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (683,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(684,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(684,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (684,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(685,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (685,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(686,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (687,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(688,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (689,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (689,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(690,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(690,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (690,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(691,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (691,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(692,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (693,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(694,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (695,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (695,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(696,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(696,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (696,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(697,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (699,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(700,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (701,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (701,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(702,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(702,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (702,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(703,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (705,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(706,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (707,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (707,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(708,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(708,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (708,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(709,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (711,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(712,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (713,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (713,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(714,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(714,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (714,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (714,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(715,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(715,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (717,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(718,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (718,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(719,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (719,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(720,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (720,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (720,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(721,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(721,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (723,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(724,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (724,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(725,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (725,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(726,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (726,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (726,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(727,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(727,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (729,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(730,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (730,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(731,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (731,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(732,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (732,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (732,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(733,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(733,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (735,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(736,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (736,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(737,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (737,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(738,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (738,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (738,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(739,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(739,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (741,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(742,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (742,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(743,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (744,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (744,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(745,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(745,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (748,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(749,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (750,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (750,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(751,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(751,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (754,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(755,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (756,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (756,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (756,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(757,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(757,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(757,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (760,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(761,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (762,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (762,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (762,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(763,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(763,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(763,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (766,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(767,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (768,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (768,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (768,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(769,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(769,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(769,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (772,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(773,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (774,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (774,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(775,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(775,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (775,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (775,0), 3 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(326,0,0) tid=(127,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(776,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(777,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (778,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(779,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (780,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (780,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(781,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(781,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (781,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (781,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(782,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(783,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (784,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(785,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (786,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (786,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(787,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(787,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (787,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (787,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(788,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(789,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (790,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(791,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (792,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (792,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(793,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(793,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (793,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (793,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(794,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(795,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (796,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(797,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (798,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (798,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(799,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(799,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (799,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (799,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(800,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(801,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (802,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(803,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (805,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (805,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(806,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (806,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(807,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(807,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (810,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(811,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (811,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (811,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(812,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (812,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(813,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(813,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (816,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(817,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (817,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (817,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(818,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (818,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(819,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(819,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (822,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(823,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (823,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (823,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(824,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (824,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(825,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(825,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (828,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(829,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (829,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (829,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(830,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (830,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(831,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(831,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (834,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(835,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (835,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (835,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(836,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (836,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(837,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(837,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (837,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(838,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (840,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(841,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (841,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (841,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(842,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (842,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(843,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(843,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (843,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(844,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (847,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (847,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(848,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (848,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (848,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(849,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(849,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(849,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (849,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(850,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (853,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (853,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(854,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (854,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (854,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(855,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(855,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(855,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (855,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(856,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (859,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (859,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(860,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (860,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (860,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(861,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(861,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (861,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(862,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (866,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (866,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(867,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(867,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (867,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(868,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (871,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (871,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(872,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (872,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (872,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(873,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(873,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(874,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (877,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (877,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(878,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (878,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (878,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(879,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(879,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(879,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (879,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(880,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (883,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (883,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(884,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (884,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (884,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(885,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(885,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (885,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(886,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (889,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (889,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(890,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (890,0), 4 CTAs running
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(429,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (890,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(891,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(891,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(891,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (891,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(892,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (895,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (895,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(896,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (896,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(897,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(897,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (897,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(898,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (901,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (901,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (902,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(903,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(903,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (903,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(904,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (907,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (907,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(908,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (908,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(909,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(909,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (909,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(910,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (912,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(913,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (913,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (913,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(914,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (914,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(915,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(915,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (915,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(916,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (918,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(919,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (919,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (919,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(920,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (920,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(921,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(921,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (921,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(922,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (924,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(925,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (925,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (925,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(926,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (926,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(927,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(927,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (930,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(931,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (931,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (931,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(932,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (932,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(933,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(933,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (935,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(936,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (936,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(937,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (937,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (937,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(938,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(939,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (941,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(942,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (942,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(943,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (943,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (943,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(944,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (944,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(945,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(945,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (947,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(948,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (948,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(949,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (949,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (949,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(950,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (950,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(951,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(951,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (953,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(954,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (954,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(955,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (955,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (955,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(956,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (956,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(957,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(957,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (960,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(961,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (962,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(963,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (965,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(966,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (966,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (966,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(967,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(967,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (968,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(969,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (971,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(972,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (972,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (972,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(973,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(973,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (974,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(975,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (977,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(978,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (978,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (978,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (978,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(979,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(979,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(979,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (980,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(981,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (983,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(984,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (984,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (984,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(985,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(985,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(985,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (986,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(987,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (989,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(990,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (990,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (990,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (990,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(991,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(991,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(991,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (992,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(993,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (995,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (996,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (996,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (996,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(997,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(997,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(997,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (998,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(999,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 523200 (ipc=523.2) sim_rate=261600 (inst/sec) elapsed = 0:0:00:02 / Fri Oct 31 16:27:44 2014
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1001,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1002,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1002,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1002,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1003,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1003,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1004,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1005,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(528,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1007,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1008,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1008,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1008,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1009,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1009,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1009,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1010,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1010,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1011,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1013,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1014,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1014,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1014,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1015,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1015,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1015,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1016,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1016,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1017,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1019,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1020,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1020,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1020,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1021,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1021,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1021,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1022,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1022,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1023,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1026,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1026,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1027,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1027,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1027,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1028,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1028,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1029,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1032,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1032,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1032,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1033,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1033,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1033,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1033,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1034,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1038,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1038,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1038,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1039,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1039,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1039,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1039,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1040,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1041,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1042,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1044,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1044,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1044,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1045,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1045,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1045,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1045,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1046,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1047,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1048,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1050,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1050,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1050,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1051,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1051,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1051,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1051,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1052,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1053,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1054,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1056,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1056,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1057,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1057,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1057,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1058,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1059,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1060,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1062,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1062,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1063,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1063,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1063,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1064,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1064,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1065,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1065,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1066,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1068,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1069,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1069,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1070,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1070,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1071,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1071,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1072,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1074,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1075,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1075,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1076,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1076,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1077,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1077,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1078,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1080,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1081,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1081,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1082,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1082,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1082,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1083,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1083,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1083,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1084,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1086,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1087,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1087,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1088,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1088,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1088,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1089,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1089,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1089,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1090,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1092,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1093,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1093,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1094,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1094,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1094,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1095,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1095,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1095,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1096,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1098,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1099,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1100,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1100,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1101,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1101,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1101,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1102,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1104,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1105,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1106,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1106,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1107,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1107,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1107,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1108,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1110,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1111,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1112,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1112,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1113,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1113,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1113,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1114,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1116,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1116,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1117,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1117,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1118,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1118,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1119,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1119,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1120,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1121,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1122,0), 4 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(620,0,0) tid=(127,0,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1123,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1124,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1124,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1125,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1125,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1125,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1126,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1126,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1127,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1128,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1129,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1130,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1130,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1131,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1131,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1132,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1133,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1134,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1135,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1136,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1136,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1137,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1137,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1138,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1139,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1139,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1140,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1140,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1141,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1142,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1142,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1143,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1143,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1144,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1145,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1145,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1146,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1146,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1147,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1148,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1148,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1149,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1149,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1150,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1151,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1151,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1152,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1152,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1153,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1154,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1155,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1156,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1157,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1157,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1158,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1158,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1159,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1160,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1161,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1162,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1163,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1163,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1164,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1164,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1165,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1166,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1167,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1167,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1168,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1168,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1169,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1169,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1170,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1170,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1171,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1173,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1174,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1174,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1175,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1175,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1176,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1176,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1176,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1177,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1179,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1180,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1180,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1181,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1181,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1181,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1182,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1182,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1182,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1183,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1185,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1186,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1187,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1187,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1187,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1188,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1188,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1188,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1189,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1191,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1192,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1192,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1193,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1193,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1193,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1194,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1194,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1194,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1195,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1197,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1198,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1198,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1199,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1199,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1200,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1200,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1200,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1201,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1203,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1204,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1204,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1205,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1205,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1205,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1206,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1206,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1209,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1210,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1211,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1211,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1212,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1212,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1215,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1216,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1217,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1217,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1218,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1218,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1221,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1222,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1223,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1223,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1223,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1224,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1224,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1224,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1227,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1227,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1228,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1228,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1229,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1229,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1230,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1230,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1233,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1233,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1234,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1234,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1235,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1235,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1236,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1236,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(710,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1239,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1240,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1240,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1241,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1242,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1242,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1245,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1245,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1246,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1246,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1247,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1248,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1248,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1251,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1251,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1252,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1252,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1253,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1253,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1253,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1254,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1254,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1254,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1257,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1257,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1258,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1258,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1259,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1260,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1260,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1260,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1264,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1265,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1266,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1269,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1269,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1270,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1270,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1271,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1271,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1272,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1272,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1275,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1275,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1276,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1277,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1281,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1281,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1283,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1283,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1284,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1284,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1285,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1286,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1287,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1289,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1289,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1290,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1290,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1291,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1292,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1293,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1293,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1294,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1295,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1296,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1298,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1299,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1299,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1300,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1301,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1303,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1304,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1305,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1305,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1306,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1307,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1308,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1310,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1311,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1311,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1312,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1313,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1314,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1315,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1317,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1317,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1319,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1320,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1321,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1322,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1323,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1324,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1325,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1326,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1327,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1327,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1328,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1329,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1330,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1331,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1332,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1332,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1333,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1333,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1334,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1335,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1337,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1338,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1339,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1339,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1340,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1340,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1341,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1341,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1344,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1345,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1345,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1346,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1346,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1347,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1349,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1350,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1350,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1351,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1351,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1352,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1352,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1353,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(809,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1355,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1356,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1356,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1357,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1357,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1359,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1361,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1362,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1363,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1364,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1364,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1365,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1366,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1367,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1367,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1368,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1369,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1369,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1370,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1371,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1373,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1373,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1374,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1375,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1377,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1378,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1379,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1380,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1380,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1381,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1383,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1384,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1385,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1385,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1386,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1386,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1387,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1388,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1389,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1390,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1390,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1391,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1391,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1391,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1392,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1392,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1393,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1394,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1395,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1396,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1396,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1397,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1397,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1397,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1398,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1398,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1399,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1400,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1401,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1402,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1402,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1403,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1403,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1403,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1403,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1404,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1404,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1404,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1405,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1408,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1408,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1409,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1409,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1409,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1410,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1410,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1414,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1414,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1415,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1415,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1415,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1415,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1416,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1416,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1420,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1420,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1420,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1421,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1421,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1421,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1421,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1421,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1422,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1422,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1426,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1426,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1426,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1427,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1427,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1427,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1427,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1427,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1428,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1428,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1432,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1432,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1432,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1433,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1433,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1433,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1433,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1433,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1434,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1434,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1438,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1438,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1438,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1439,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1439,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1439,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1439,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1440,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1444,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1444,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1444,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1445,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1445,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1445,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1445,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1446,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1450,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1450,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1450,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1451,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1451,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1451,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1451,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1452,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1456,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1456,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1457,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1457,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1457,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1458,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1461,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1462,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1462,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1463,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1463,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1463,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1464,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1467,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1468,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1468,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1468,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1469,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1469,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1469,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1470,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(891,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1473,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1474,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1474,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1474,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1475,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1475,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1475,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1476,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1479,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1479,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1479,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1480,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1480,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1480,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1481,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1481,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1481,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1482,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1485,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1485,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1485,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1486,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1486,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1486,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1487,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1487,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1487,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1488,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1491,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1491,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1491,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1492,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1492,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1492,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1493,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1493,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1497,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1497,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1497,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1498,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1498,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1498,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1499,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1499,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 906592 (ipc=604.4) sim_rate=226648 (inst/sec) elapsed = 0:0:00:04 / Fri Oct 31 16:27:46 2014
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1503,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1503,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1503,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1504,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1504,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1504,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1505,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1505,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1509,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1509,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1509,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1509,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1510,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1510,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1510,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1511,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1515,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1515,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1515,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1515,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1516,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1516,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1516,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1517,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1521,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1521,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1521,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1521,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1522,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1522,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1522,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1523,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1525,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1526,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1527,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1527,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1527,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1527,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1528,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1528,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1528,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1529,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1531,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1532,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1533,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1533,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1533,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1533,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1534,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1534,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1534,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1535,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1537,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1538,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1539,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1539,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1539,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1539,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1540,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1540,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1540,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1541,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1543,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1544,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1545,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1545,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1545,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1545,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1546,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1546,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1546,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1547,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1549,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1549,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1550,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1550,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1551,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1551,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1551,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1552,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1552,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1553,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1555,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1555,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1556,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1556,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1557,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1557,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1557,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1558,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1558,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1559,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1561,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1561,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1562,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1562,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1563,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1563,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1563,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1564,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1564,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1565,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1567,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1567,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1568,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1568,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1569,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1570,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1570,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1571,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1573,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1573,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1574,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1574,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1575,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1576,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1576,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1577,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1579,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1579,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1580,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1580,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1581,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1582,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1582,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1582,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1583,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1583,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1585,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1585,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1586,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1586,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(950,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1587,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1588,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1588,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1588,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1589,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1589,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1591,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1591,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1592,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1592,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1593,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1594,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1594,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1597,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1597,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1598,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1600,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1600,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1603,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1603,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1604,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1606,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1608,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1609,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1610,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1612,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1612,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1612,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1613,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1614,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1615,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1616,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1617,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1618,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1619,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1620,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1623,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1624,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1625,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1626,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1627,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1628,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1628,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1628,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1629,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1630,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1630,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1633,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1633,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1633,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1634,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1634,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1634,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1635,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1637,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1637,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1638,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1639,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1639,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1640,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1643,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1643,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1644,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1645,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1645,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1646,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1647,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1649,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1650,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1651,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1651,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1655,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1655,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1655,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1656,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1660,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1661,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1661,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1661,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1666,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1667,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1667,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1672,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1673,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1678,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_').
GPGPU-Sim uArch: GPU detected kernel '_Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_' finished on shader 0.
kernel_name = _Z15kernel_gpu_cuda7par_str7dim_strP7box_strP11FOUR_VECTORPdS4_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1679
gpu_sim_insn = 1024000
gpu_ipc =     609.8868
gpu_tot_sim_cycle = 1679
gpu_tot_sim_insn = 1024000
gpu_tot_ipc =     609.8868
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 115
gpu_stall_icnt2sh    = 60
gpu_total_sim_rate=256000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20300
	L1I_total_cache_misses = 300
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20000
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 300
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 126, 117, 117, 117, 117, 
gpgpu_n_tot_thrd_icount = 1152000
gpgpu_n_tot_w_icount = 36000
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:271	W0_Idle:9706	W0_Scoreboard:3907	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36000
traffic_breakdown_coretomem[INST_ACC_R] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 2040 {136:15,}
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 0 
mrq_lat_table:1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1/1 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215 n_nop=2212 n_act=1 n_pre=0 n_req=1 n_rd=2 n_write=0 bw_util=0.001806
n_activity=40 dram_eff=0.1
bk0: 2a 2199i bk1: 0a 2215i bk2: 0a 2215i bk3: 0a 2215i bk4: 0a 2215i bk5: 0a 2215i bk6: 0a 2215i bk7: 0a 2215i bk8: 0a 2215i bk9: 0a 2215i bk10: 0a 2215i bk11: 0a 2215i bk12: 0a 2215i bk13: 0a 2215i bk14: 0a 2215i bk15: 0a 2215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215 n_nop=2215 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2215i bk1: 0a 2215i bk2: 0a 2215i bk3: 0a 2215i bk4: 0a 2215i bk5: 0a 2215i bk6: 0a 2215i bk7: 0a 2215i bk8: 0a 2215i bk9: 0a 2215i bk10: 0a 2215i bk11: 0a 2215i bk12: 0a 2215i bk13: 0a 2215i bk14: 0a 2215i bk15: 0a 2215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215 n_nop=2215 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2215i bk1: 0a 2215i bk2: 0a 2215i bk3: 0a 2215i bk4: 0a 2215i bk5: 0a 2215i bk6: 0a 2215i bk7: 0a 2215i bk8: 0a 2215i bk9: 0a 2215i bk10: 0a 2215i bk11: 0a 2215i bk12: 0a 2215i bk13: 0a 2215i bk14: 0a 2215i bk15: 0a 2215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215 n_nop=2215 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2215i bk1: 0a 2215i bk2: 0a 2215i bk3: 0a 2215i bk4: 0a 2215i bk5: 0a 2215i bk6: 0a 2215i bk7: 0a 2215i bk8: 0a 2215i bk9: 0a 2215i bk10: 0a 2215i bk11: 0a 2215i bk12: 0a 2215i bk13: 0a 2215i bk14: 0a 2215i bk15: 0a 2215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215 n_nop=2215 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2215i bk1: 0a 2215i bk2: 0a 2215i bk3: 0a 2215i bk4: 0a 2215i bk5: 0a 2215i bk6: 0a 2215i bk7: 0a 2215i bk8: 0a 2215i bk9: 0a 2215i bk10: 0a 2215i bk11: 0a 2215i bk12: 0a 2215i bk13: 0a 2215i bk14: 0a 2215i bk15: 0a 2215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215 n_nop=2215 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2215i bk1: 0a 2215i bk2: 0a 2215i bk3: 0a 2215i bk4: 0a 2215i bk5: 0a 2215i bk6: 0a 2215i bk7: 0a 2215i bk8: 0a 2215i bk9: 0a 2215i bk10: 0a 2215i bk11: 0a 2215i bk12: 0a 2215i bk13: 0a 2215i bk14: 0a 2215i bk15: 0a 2215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.0667
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=75
icnt_total_pkts_simt_to_mem=15
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.1667
	minimum = 6
	maximum = 34
Network latency average = 17
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 11.4444
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00066177
	minimum = 0 (at node 16)
	maximum = 0.00893389 (at node 15)
Accepted packet rate average = 0.00066177
	minimum = 0 (at node 16)
	maximum = 0.00893389 (at node 15)
Injected flit rate average = 0.00198531
	minimum = 0 (at node 16)
	maximum = 0.0446694 (at node 15)
Accepted flit rate average= 0.00198531
	minimum = 0 (at node 16)
	maximum = 0.00893389 (at node 15)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1667 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 17 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 11.4444 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00066177 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00893389 (1 samples)
Accepted packet rate average = 0.00066177 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00893389 (1 samples)
Injected flit rate average = 0.00198531 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0446694 (1 samples)
Accepted flit rate average = 0.00198531 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00893389 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 256000 (inst/sec)
gpgpu_simulation_rate = 419 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time spent in different stages of GPU_CUDA KERNEL:
 0.000047000001 s,  0.001354293199 % : GPU: SET DEVICE / DRIVER INIT
 0.000004000000 s,  0.000115258990 % : GPU MEM: ALO
 0.259335994720 s,  7.472701549530 % : GPU MEM: COPY IN
 3.107669115067 s, 89.546699523926 % : GPU: KERNEL
 0.103384003043 s,  2.978983879089 % : GPU MEM: COPY OUT
 0.000005000000 s,  0.000144073740 % : GPU MEM: FRE
Total time:
3.470444917679 s
