--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8743 paths analyzed, 1239 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.222ns.
--------------------------------------------------------------------------------
Slack:                  12.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.226ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y48.D2      net (fanout=16)       1.532   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y48.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.226ns (1.541ns logic, 5.685ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  12.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.A3      net (fanout=13)       1.019   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (1.570ns logic, 5.551ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.B4      net (fanout=13)       1.012   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (1.570ns logic, 5.544ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.072ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y48.B3      net (fanout=16)       1.378   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y48.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.072ns (1.541ns logic, 5.531ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.183 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X13Y39.C4      net (fanout=16)       1.281   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X13Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d231
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (1.575ns logic, 5.434ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.054ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_5 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_5
    SLICE_X12Y34.D1      net (fanout=4)        0.627   M_myState_buttonReg[5]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y48.D2      net (fanout=16)       1.532   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y48.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (1.541ns logic, 5.513ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.980ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X17Y45.C4      net (fanout=13)       0.878   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X17Y45.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.980ns (1.570ns logic, 5.410ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.034ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_5 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_5
    SLICE_X12Y34.D4      net (fanout=7)        0.561   M_myState_buttonCounter[5]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y48.D2      net (fanout=16)       1.532   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y48.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (1.587ns logic, 5.447ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.949ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_5 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_5
    SLICE_X12Y34.D1      net (fanout=4)        0.627   M_myState_buttonReg[5]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.A3      net (fanout=13)       1.019   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.949ns (1.570ns logic, 5.379ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.956ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X16Y45.C4      net (fanout=13)       0.888   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X16Y45.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.956ns (1.536ns logic, 5.420ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.942ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_5 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_5
    SLICE_X12Y34.D1      net (fanout=4)        0.627   M_myState_buttonReg[5]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.B4      net (fanout=13)       1.012   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.942ns (1.570ns logic, 5.372ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X16Y45.A3      net (fanout=13)       0.876   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X16Y45.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.944ns (1.536ns logic, 5.408ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  13.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.929ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_5 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_5
    SLICE_X12Y34.D4      net (fanout=7)        0.561   M_myState_buttonCounter[5]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.A3      net (fanout=13)       1.019   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.929ns (1.616ns logic, 5.313ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.994ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_6 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.CQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_6
    SLICE_X12Y34.D3      net (fanout=4)        0.567   M_myState_buttonReg[6]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y48.D2      net (fanout=16)       1.532   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y48.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (1.541ns logic, 5.453ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  13.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_5 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_5
    SLICE_X12Y34.D4      net (fanout=7)        0.561   M_myState_buttonCounter[5]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.B4      net (fanout=13)       1.012   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (1.616ns logic, 5.306ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_4 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_4 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AMUX    Tshcko                0.535   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_4
    SLICE_X12Y38.D2      net (fanout=7)        1.081   M_myState_buttonCounter[4]
    SLICE_X12Y38.D       Tilo                  0.254   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o11_SW1
    SLICE_X13Y38.A1      net (fanout=4)        0.688   myState/N36
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y48.D2      net (fanout=16)       1.532   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y48.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (1.646ns logic, 5.331ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.959ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_6 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.BQ      Tcko                  0.476   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_6
    SLICE_X12Y34.D5      net (fanout=6)        0.486   M_myState_buttonCounter[6]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y48.D2      net (fanout=16)       1.532   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y48.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (1.587ns logic, 5.372ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.889ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_6 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.CQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_6
    SLICE_X12Y34.D3      net (fanout=4)        0.567   M_myState_buttonReg[6]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.A3      net (fanout=13)       1.019   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.889ns (1.570ns logic, 5.319ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X17Y45.B5      net (fanout=13)       0.793   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X17Y45.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (1.570ns logic, 5.325ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.882ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_6 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.CQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_6
    SLICE_X12Y34.D3      net (fanout=4)        0.567   M_myState_buttonReg[6]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.B4      net (fanout=13)       1.012   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.882ns (1.570ns logic, 5.312ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.890ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X17Y45.A5      net (fanout=13)       0.788   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X17Y45.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.890ns (1.570ns logic, 5.320ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_4 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_4 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AMUX    Tshcko                0.535   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_4
    SLICE_X12Y38.D2      net (fanout=7)        1.081   M_myState_buttonCounter[4]
    SLICE_X12Y38.D       Tilo                  0.254   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o11_SW1
    SLICE_X13Y38.A1      net (fanout=4)        0.688   myState/N36
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.A3      net (fanout=13)       1.019   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (1.675ns logic, 5.197ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_4 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.865ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_4 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AMUX    Tshcko                0.535   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_4
    SLICE_X12Y38.D2      net (fanout=7)        1.081   M_myState_buttonCounter[4]
    SLICE_X12Y38.D       Tilo                  0.254   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o11_SW1
    SLICE_X13Y38.A1      net (fanout=4)        0.688   myState/N36
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.B4      net (fanout=13)       1.012   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.865ns (1.675ns logic, 5.190ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_6 to myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.BQ      Tcko                  0.476   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_6
    SLICE_X12Y34.D5      net (fanout=6)        0.486   M_myState_buttonCounter[6]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.A3      net (fanout=13)       1.019   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      6.854ns (1.616ns logic, 5.238ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.283 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_6 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.BQ      Tcko                  0.476   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_6
    SLICE_X12Y34.D5      net (fanout=6)        0.486   M_myState_buttonCounter[6]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X13Y40.B4      net (fanout=13)       1.012   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X13Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (1.616ns logic, 5.231ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y45.A3      net (fanout=16)       1.118   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y45.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d171
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.575ns logic, 5.271ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  13.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.900ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_5 to myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_5
    SLICE_X12Y34.D1      net (fanout=4)        0.627   M_myState_buttonReg[5]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y48.B3      net (fanout=16)       1.378   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y48.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/numb_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (1.541ns logic, 5.359ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.183 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_5 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.BQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_5
    SLICE_X12Y34.D1      net (fanout=4)        0.627   M_myState_buttonReg[5]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X13Y39.C4      net (fanout=16)       1.281   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X13Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d231
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (1.575ns logic, 5.262ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  13.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.832ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.183 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X11Y43.D6      net (fanout=3)        2.030   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X11Y43.D       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X13Y39.B6      net (fanout=16)       1.104   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X13Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.575ns logic, 5.257ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  13.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_7
    SLICE_X12Y34.D2      net (fanout=4)        0.799   M_myState_buttonReg[7]
    SLICE_X12Y34.D       Tilo                  0.254   myState/N30
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o12_SW0
    SLICE_X13Y38.A2      net (fanout=4)        1.324   myState/N30
    SLICE_X13Y38.A       Tilo                  0.259   myState/N41
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_2
    SLICE_X12Y47.B3      net (fanout=3)        2.409   myState/M_btnReg_out[7]_PWR_3_o_equal_18_o21_1
    SLICE_X12Y47.B       Tilo                  0.254   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X16Y45.B5      net (fanout=13)       0.769   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X16Y45.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (1.536ns logic, 5.301ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_0/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_6/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_7/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_8/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_9/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_10/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_11/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_12/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_13/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_14/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_15/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_16/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_17/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_18/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond3/M_ctr_q_19/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/edge_ctr/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/edge_ctr/M_ctr_q_18/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/edge_ctr/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/edge_ctr/M_ctr_q_19/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/M_edge_ctr_value/CLK
  Logical resource: myState/btnCounter/edge_ctr/M_ctr_q_20/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/M_edge_ctr_value/CLK
  Logical resource: myState/btnCounter/edge_ctr/M_ctr_q_21/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/M_edge_ctr_value/CLK
  Logical resource: myState/btnCounter/edge_ctr/M_ctr_q_22/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myState_totalScore[5]/CLK
  Logical resource: myState/scoreSum/M_regs_q_0/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.222|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8743 paths, 0 nets, and 1171 connections

Design statistics:
   Minimum period:   7.222ns{1}   (Maximum frequency: 138.466MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 14:17:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



