# ğŸ® Tic-Tac-Toe Game System (v0.2)

A complete Verilog implementation of a Tic-Tac-Toe game with FSM-based game flow, AI opponent, and win detection.

  - [ğŸ”§ Features](#-features)
  - [ğŸ“‚ Project Structure](#-project-structure)
  - [ğŸ“ Testbench](#-testbench-diagrams)
  - [ğŸ§© Module Descriptions](#-module-descriptions)
  - [ğŸ¯ Tic-Tac-Toe Board Layout](#-tic-tac-toe-board-layout)
  - [ğŸ§ª Cell Mapping Bits](#-cell-mapping-bits)
  - [ğŸ† Winning Lines](#-winning-lines)
    - [`win_checker.v` - Win Condition Detector](#1-win_checkerv---win-condition-detector)
    - [`ai_agent.v` - AI Decision Maker](#2-ai_agentv---ai-decision-maker)
    - [`game_fsm.v` - Game State Machine](#3-game_fsmv---game-state-machine)
    - [`top_module.v` - Top-Level Integration](#4-top_modulev---top-level-integration)



## ğŸ”§ Features

- âœ… Turn-based gameplay (Player vs AI/AI vs AI)
- âœ… Win detection for all possible winning combinations
- âœ… Move validation (no illegal moves)
- âœ… AI agent with strategic logic
- âœ… Complete game flow management
- âœ… Asynchronous reset
- âœ… Comprehensive testbench for verification

## ğŸ“‚ Project Structure

```

tic_tac_toe/
â”œâ”€â”€ RTL/
â”‚   â”œâ”€â”€ ai_agent.v          # AI decision-making module
â”‚   â”œâ”€â”€ game_fsm.v          # Main game state machine
â”‚   â”œâ”€â”€ win_checker.v       # Win detection logic
â”‚   â””â”€â”€ top_module.v        # Top-level module
â”œâ”€â”€ TB/
â”‚   â”œâ”€â”€ tb_top_module.v     # Testbench for full system
|   â”œâ”€â”€ tb_game_fsm.v       # Testbench for FSM states
â”‚   â””â”€â”€ tb_ai_agent.v       # Testbench for AI's behavior
â””â”€â”€ README.md

```
## ğŸ“ Testbench Diagrams

### TB - `tb_top_module.v`
![TB Top Module](https://i.postimg.cc/vQjz8TGk/tb-top-module.png)

### TB - `tb_ai_agent.v`
![TB AI Agent](https://i.postimg.cc/RMqdzKxw/tb-ai-agent.png)

## ğŸ§© Module Descriptions
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         TIC-TAC-TOE TOP MODULE                      â”‚
â”‚                                                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                 â”‚    â”‚                 â”‚    â”‚                 â”‚  â”‚
â”‚  â”‚   game_fsm      â”‚â—„â”€â”€â”€â”¤   ai_agent      â”‚    â”‚   win_checker   â”‚  â”‚
â”‚  â”‚ (State Machine) â”‚    â”‚ (AI Logic)      â”‚    â”‚ (Win Detection) â”‚  â”‚
â”‚  â”‚                 â”‚    â”‚                 â”‚    â”‚                 â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚        â–²      â”‚                                                     â”‚
â”‚        â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â”‚        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”
â”‚  â”‚ Player   â”‚
â”‚  â”‚ Inputs   â”‚
â”‚  â”‚ (p_tick, â”‚
â”‚  â”‚p_confirm)â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

```
## ğŸ¯ Tic-Tac-Toe Board Layout
```
â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
â”‚  6  â”‚  7  â”‚  8  â”‚  â† Top row
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚  3  â”‚  4  â”‚  5  â”‚  â† Middle row  
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚  0  â”‚  1  â”‚  2  â”‚  â† Bottom row
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜
       Column
Left  Middle  Right
```

## ğŸ§ª Cell Mapping Bits
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 6 â€¢ Top-Left         â”‚ 7 â€¢ Top-Middle       â”‚ 8 â€¢ Top-Right        â”‚
â”‚      [13:12]         â”‚      [15:14]         â”‚      [17:16]         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 3 â€¢ Mid-Left         â”‚ 4 â€¢ Mid-Middle       â”‚ 5 â€¢ Mid-Right        â”‚
â”‚      [7:6]           â”‚      [9:8]           â”‚      [11:10]         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0 â€¢ Bot-Left         â”‚ 1 â€¢ Bot-Middle       â”‚ 2 â€¢ Bot-Right        â”‚
â”‚      [1:0]           â”‚      [3:2]           â”‚      [5:4]           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ† Winning Lines
```
ROWS:
â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
â”‚  6  â”‚  7  â”‚  8  â”‚    â”‚  â—‹  â”‚  â—‹  â”‚  â—‹  â”‚    â”‚     â”‚     â”‚     â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚     â”‚     â”‚     â”‚    â”‚  3  â”‚  4  â”‚  5  â”‚    â”‚  â—‹  â”‚  â—‹  â”‚  â—‹  â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚     â”‚     â”‚     â”‚    â”‚     â”‚     â”‚     â”‚    â”‚  0  â”‚  1  â”‚  2  â”‚
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜

COLUMNS:
â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
â”‚  â—‹  â”‚     â”‚     â”‚    â”‚     â”‚  â—‹  â”‚     â”‚    â”‚     â”‚     â”‚  â—‹  â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚  â—‹  â”‚     â”‚     â”‚    â”‚     â”‚  â—‹  â”‚     â”‚    â”‚     â”‚     â”‚  â—‹  â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚  â—‹  â”‚     â”‚     â”‚    â”‚     â”‚  â—‹  â”‚     â”‚    â”‚     â”‚     â”‚  â—‹  â”‚
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜

DIAGONALS:
â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
â”‚  â—‹  â”‚     â”‚     â”‚    â”‚     â”‚     â”‚  â—‹  â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚     â”‚  â—‹  â”‚     â”‚    â”‚     â”‚  â—‹  â”‚     â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚     â”‚     â”‚  â—‹  â”‚    â”‚  â—‹  â”‚     â”‚     â”‚
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜
```
#### 1. `win_checker.v` - Win Condition Detector

```verilog
module win_checker (
    input  [17:0] cell_position,
    output reg [1:0] winner
);
```
- Purpose: Detects if a player or AI has won, or if the game is a tie.
- Mechanism:
    - Scans all 8 winning combinations (3 rows, 3 columns, 2 diagonals)
    - Outputs winner:
        - `2'b00`: No winner (game in progress)
        - `2'b01`: Player wins
        - `2'b10`: AI wins
        - `2'b11`: Tie (board full, no winner)

#### 2. `ai_agent.v` - AI Decision Maker
```verilog
module ai_agent (
    input        clk, rst,
    input        start,
    input  [17:0] cell_position,
    output reg [3:0] ai_tick,
    output reg       done
);
```
- Purpose: Decides the AIâ€™s next move.
- Strategy (Rule-Based):
    - Take the center (position 4) if available.
    - Otherwise, select the first empty cell (scanning 0 to 8).

- Signals:
    - `start`: Triggered by game FSM to request AI move
    - `done`: AI signals move is ready
    - `ai_tick`: Output position (0â€“8)
     
     
#### 3. `game_fsm.v` - Game State Machine
```verilog
module game_fsm(
    input wire rst, clk,
    input wire [3:0] p_tick, 
    input wire p_confirm,
    output reg ai_confirm,
    input wire [3:0] ai_tick,
    input wire ai_ack,
    output reg [17:0] cell_position,
    output reg [1:0] winner,
    output reg player_turn,
    output reg [3:0] move_cnt
);
```
- Purpose: Manages the entire game flow using FSM.
- States:
    - `IDLE`: Starting state, decides who goes first
    - `P_TURN_WAIT`: Waiting for player to make a move
    - `P_VALIDATE`: Checking if player's move is valid
    - `P_APPLY`: Actually placing player's mark on the board
    - `P_CHECK`: Checking if player won or game is tied
    - `AI_REQ`: Requesting AI to make a move
    - `AI_WAIT`: Waiting for AI to respond
    - `AI_APPLY`: Placing AI's mark on the board
    - `AI_CHECK`: Checking if AI won or game is tied
    - `GAME_OVER`: Game has ended, waiting for reset
     
#### 4. `top_module.v` - Top-Level Integration
```verilog
module top_module (
    input wire clk,
    input wire rst,
    input wire [3:0] p_tick,
    input wire p_confirm,
    output wire [17:0] cell_position,
    output wire [1:0] winner,
    output wire player_turn,
    output wire [3:0] move_cnt
);
```
- Purpose: Top-level module that wires all components together.
- Signal Flow:
    - Player inputs â†’ `game_fsm`
    - `game_fsm` â†’ requests AI move via ai_confirm
    - `ai_agent` â†’ computes move and responds via ai_tick and ai_ack
    - `win_checker` â†’ embedded in game_fsm for result detection
     
