

================================================================
== Vivado HLS Report for 'dut_matmul'
================================================================
* Date:           Tue Dec  6 01:13:00 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.83|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  128009|  128009|  128009|  128009|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                   |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- LOOP_ROW_LOOP_COL_LOOP_DOT_PROD  |  128007|  128007|        13|          5|          1|  25600|    yes   |
        +-----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    103|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|     196|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     544|    937|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U6  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U7   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    | Memory|    Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |A_U    |dut_matmul_A  |        1|  0|   0|   100|   32|     1|         3200|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |Total  |              |        1|  0|   0|   100|   32|     1|         3200|
    +-------+--------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next1_fu_203_p2  |     +    |      0|  0|  15|          15|           1|
    |indvar_flatten_op_fu_295_p2     |     +    |      0|  0|  12|          12|           1|
    |j_1_fu_253_p2                   |     +    |      0|  0|   5|           5|           1|
    |k_1_fu_327_p2                   |     +    |      0|  0|   7|           7|           1|
    |ap_sig_102                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_127                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_394                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_396                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_247_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten1_fu_197_p2     |   icmp   |      0|  0|   6|          15|          14|
    |exitcond_flatten_fu_209_p2      |   icmp   |      0|  0|   5|          12|          11|
    |exitcond_fu_241_p2              |   icmp   |      0|  0|   3|           7|           6|
    |tmp20_fu_223_p2                 |   icmp   |      0|  0|   2|           5|           1|
    |tmp_2_fu_313_p2                 |   icmp   |      0|  0|   3|           7|           1|
    |tmp_6_fu_322_p2                 |   icmp   |      0|  0|   3|           7|           6|
    |tmp_mid1_fu_273_p2              |   icmp   |      0|  0|   2|           5|           1|
    |ap_sig_98                       |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_259_p2                 |    or    |      0|  0|   1|           1|           1|
    |tmp_mid_fu_229_p2               |    or    |      0|  0|   1|           1|           1|
    |indvar_flatten_next_fu_301_p3   |  select  |      0|  0|  12|           1|           1|
    |j_mid2_fu_287_p3                |  select  |      0|  0|   5|           1|           5|
    |j_mid_fu_215_p3                 |  select  |      0|  0|   5|           1|           1|
    |k_mid2_fu_265_p3                |  select  |      0|  0|   7|           1|           1|
    |tmp_mid2_fu_279_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_235_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 103|         111|          63|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_address0                     |   7|          4|    7|         28|
    |ap_NS_fsm                      |   2|          8|    1|          8|
    |ap_reg_ppiten_pp0_it2          |   1|          2|    1|          2|
    |indvar_flatten1_phi_fu_128_p4  |  15|          2|   15|         30|
    |indvar_flatten1_reg_124        |  15|          2|   15|         30|
    |indvar_flatten_phi_fu_139_p4   |  12|          2|   12|         24|
    |indvar_flatten_reg_135         |  12|          2|   12|         24|
    |j_phi_fu_150_p4                |   5|          2|    5|         10|
    |j_reg_146                      |   5|          2|    5|         10|
    |k_phi_fu_161_p4                |   7|          2|    7|         14|
    |k_reg_157                      |   7|          2|    7|         14|
    |strm_in_V_blk_n                |   1|          2|    1|          2|
    |strm_out_V_blk_n               |   1|          2|    1|          2|
    |tmp_fu_76                      |  32|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 122|         37|  121|        294|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   7|   0|    7|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_6_reg_405_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_flatten1_reg_364             |   1|   0|    1|          0|
    |indvar_flatten1_reg_124               |  15|   0|   15|          0|
    |indvar_flatten_next1_reg_368          |  15|   0|   15|          0|
    |indvar_flatten_next_reg_391           |  12|   0|   12|          0|
    |indvar_flatten_reg_135                |  12|   0|   12|          0|
    |j_mid2_reg_386                        |   5|   0|    5|          0|
    |j_reg_146                             |   5|   0|    5|          0|
    |k_1_reg_409                           |   7|   0|    7|          0|
    |k_mid2_reg_373                        |   7|   0|    7|          0|
    |k_reg_157                             |   7|   0|    7|          0|
    |reg_177                               |  32|   0|   32|          0|
    |reg_187                               |  32|   0|   32|          0|
    |tmp_2_reg_396                         |   1|   0|    1|          0|
    |tmp_6_reg_405                         |   1|   0|    1|          0|
    |tmp_fu_76                             |  32|   0|   32|          0|
    |tmp_mid2_reg_382                      |   1|   0|    1|          0|
    |tmp_2_reg_396                         |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 196|   1|  197|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 5, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: tmp [1/1] 0.00ns
:0  %tmp = alloca float

ST_1: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_11 [1/1] 0.00ns
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: A [1/1] 2.71ns
:3  %A = alloca [100 x float], align 16

ST_1: A_addr_1 [1/1] 0.00ns
:4  %A_addr_1 = getelementptr inbounds [100 x float]* %A, i64 0, i64 0

ST_1: stg_21 [1/1] 1.57ns
:5  store float 0.000000e+00, float* %tmp

ST_1: stg_22 [1/1] 1.57ns
:6  br label %1


 <State 2>: 8.51ns
ST_2: indvar_flatten1 [1/1] 0.00ns
:0  %indvar_flatten1 = phi i15 [ 0, %0 ], [ %indvar_flatten_next1, %._crit_edge9 ]

ST_2: indvar_flatten [1/1] 0.00ns
:1  %indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge9 ]

ST_2: j [1/1] 0.00ns
:2  %j = phi i5 [ 0, %0 ], [ %j_mid2, %._crit_edge9 ]

ST_2: k [1/1] 0.00ns
:3  %k = phi i7 [ 0, %0 ], [ %k_1, %._crit_edge9 ]

ST_2: exitcond_flatten1 [1/1] 2.25ns
:4  %exitcond_flatten1 = icmp eq i15 %indvar_flatten1, -7168

ST_2: indvar_flatten_next1 [1/1] 1.96ns
:5  %indvar_flatten_next1 = add i15 %indvar_flatten1, 1

ST_2: stg_29 [1/1] 0.00ns
:6  br i1 %exitcond_flatten1, label %7, label %.reset6

ST_2: exitcond_flatten [1/1] 2.14ns
.reset6:2  %exitcond_flatten = icmp eq i12 %indvar_flatten, 1600

ST_2: j_mid [1/1] 1.37ns
.reset6:3  %j_mid = select i1 %exitcond_flatten, i5 0, i5 %j

ST_2: tmp20 [1/1] 1.91ns
.reset6:4  %tmp20 = icmp eq i5 %j, 0

ST_2: tmp_mid [1/1] 0.00ns (grouped into LUT with out node tmp_mid2)
.reset6:5  %tmp_mid = or i1 %exitcond_flatten, %tmp20

ST_2: not_exitcond_flatten [1/1] 0.00ns (grouped into LUT with out node exitcond_mid)
.reset6:6  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_2: exitcond [1/1] 1.97ns
.reset6:7  %exitcond = icmp eq i7 %k, -28

ST_2: exitcond_mid [1/1] 1.37ns (out node of the LUT)
.reset6:8  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

ST_2: j_1 [1/1] 1.72ns
.reset6:9  %j_1 = add i5 %j_mid, 1

ST_2: tmp_7 [1/1] 0.00ns (grouped into LUT with out node k_mid2)
.reset6:11  %tmp_7 = or i1 %exitcond_mid, %exitcond_flatten

ST_2: k_mid2 [1/1] 1.37ns (out node of the LUT)
.reset6:12  %k_mid2 = select i1 %tmp_7, i7 0, i7 %k

ST_2: tmp_mid1 [1/1] 1.91ns
.reset6:13  %tmp_mid1 = icmp eq i5 %j_1, 0

ST_2: tmp_mid2 [1/1] 1.37ns (out node of the LUT)
.reset6:14  %tmp_mid2 = select i1 %exitcond_mid, i1 %tmp_mid1, i1 %tmp_mid

ST_2: j_mid2 [1/1] 1.37ns
.reset6:15  %j_mid2 = select i1 %exitcond_mid, i5 %j_1, i5 %j_mid

ST_2: stg_43 [1/1] 0.00ns
.reset6:19  br i1 %tmp_mid2, label %2, label %._crit_edge

ST_2: indvar_flatten_op [1/1] 1.84ns
._crit_edge9:2  %indvar_flatten_op = add i12 %indvar_flatten, 1

ST_2: indvar_flatten_next [1/1] 1.37ns
._crit_edge9:3  %indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op


 <State 3>: 7.08ns
ST_3: tmp_21 [1/1] 4.38ns
:0  %tmp_21 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_3: tmp_s [1/1] 0.00ns
:1  %tmp_s = zext i7 %k_mid2 to i64

ST_3: A_addr [1/1] 0.00ns
:2  %A_addr = getelementptr inbounds [100 x float]* %A, i64 0, i64 %tmp_s

ST_3: stg_49 [1/1] 2.71ns
:3  store float %tmp_21, float* %A_addr, align 4

ST_3: tmp_2 [1/1] 1.97ns
._crit_edge:0  %tmp_2 = icmp eq i7 %k_mid2, 0

ST_3: stg_51 [1/1] 0.00ns
._crit_edge:1  br i1 %tmp_2, label %3, label %4


 <State 4>: 4.38ns
ST_4: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i7 %k_mid2 to i64

ST_4: A_addr_2 [1/1] 0.00ns
:2  %A_addr_2 = getelementptr inbounds [100 x float]* %A, i64 0, i64 %tmp_3

ST_4: A_load_1 [2/2] 2.71ns
:3  %A_load_1 = load float* %A_addr_2, align 4

ST_4: tmp_23 [1/1] 4.38ns
:4  %tmp_23 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_4: A_load [2/2] 2.71ns
:0  %A_load = load float* %A_addr_1, align 16

ST_4: tmp_22 [1/1] 4.38ns
:1  %tmp_22 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_4: tmp_6 [1/1] 1.97ns
:0  %tmp_6 = icmp eq i7 %k_mid2, -29

ST_4: stg_59 [1/1] 0.00ns
:1  br i1 %tmp_6, label %6, label %._crit_edge9

ST_4: k_1 [1/1] 1.72ns
._crit_edge9:1  %k_1 = add i7 %k_mid2, 1


 <State 5>: 8.41ns
ST_5: A_load_1 [1/2] 2.71ns
:3  %A_load_1 = load float* %A_addr_2, align 4

ST_5: tmp_4 [4/4] 5.70ns
:5  %tmp_4 = fmul float %A_load_1, %tmp_23

ST_5: A_load [1/2] 2.71ns
:0  %A_load = load float* %A_addr_1, align 16

ST_5: result [4/4] 5.70ns
:2  %result = fmul float %A_load, %tmp_22


 <State 6>: 5.70ns
ST_6: tmp_4 [3/4] 5.70ns
:5  %tmp_4 = fmul float %A_load_1, %tmp_23

ST_6: result [3/4] 5.70ns
:2  %result = fmul float %A_load, %tmp_22


 <State 7>: 5.70ns
ST_7: tmp_4 [2/4] 5.70ns
:5  %tmp_4 = fmul float %A_load_1, %tmp_23

ST_7: result [2/4] 5.70ns
:2  %result = fmul float %A_load, %tmp_22


 <State 8>: 5.70ns
ST_8: tmp_4 [1/4] 5.70ns
:5  %tmp_4 = fmul float %A_load_1, %tmp_23

ST_8: result [1/4] 5.70ns
:2  %result = fmul float %A_load, %tmp_22


 <State 9>: 7.26ns
ST_9: p_04_2_load [1/1] 0.00ns
:0  %p_04_2_load = load float* %tmp

ST_9: result_1 [5/5] 7.26ns
:6  %result_1 = fadd float %p_04_2_load, %tmp_4

ST_9: stg_73 [1/1] 1.57ns
:3  store float %result, float* %tmp


 <State 10>: 7.26ns
ST_10: result_1 [4/5] 7.26ns
:6  %result_1 = fadd float %p_04_2_load, %tmp_4


 <State 11>: 7.26ns
ST_11: result_1 [3/5] 7.26ns
:6  %result_1 = fadd float %p_04_2_load, %tmp_4


 <State 12>: 7.26ns
ST_12: result_1 [2/5] 7.26ns
:6  %result_1 = fadd float %p_04_2_load, %tmp_4


 <State 13>: 8.83ns
ST_13: result_1 [1/5] 7.26ns
:6  %result_1 = fadd float %p_04_2_load, %tmp_4

ST_13: stg_78 [1/1] 1.57ns
:7  store float %result_1, float* %tmp


 <State 14>: 4.38ns
ST_14: stg_79 [1/1] 0.00ns
.reset6:0  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @LOOP_ROW_LOOP_COL_LOOP_DOT_PRO)

ST_14: empty_13 [1/1] 0.00ns
.reset6:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25600, i64 25600, i64 25600)

ST_14: stg_81 [1/1] 0.00ns
.reset6:10  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @LOOP_COL_LOOP_DOT_PROD_str)

ST_14: stg_82 [1/1] 0.00ns
.reset6:16  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1806) nounwind

ST_14: tmp_1 [1/1] 0.00ns
.reset6:17  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str1806)

ST_14: stg_84 [1/1] 0.00ns
.reset6:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_14: stg_85 [1/1] 0.00ns
:4  br label %._crit_edge

ST_14: stg_86 [1/1] 0.00ns
:8  br label %5

ST_14: stg_87 [1/1] 0.00ns
:4  br label %5

ST_14: p_04_2_load39 [1/1] 0.00ns
:0  %p_04_2_load39 = load float* %tmp

ST_14: stg_89 [1/1] 4.38ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %p_04_2_load39)

ST_14: stg_90 [1/1] 0.00ns
:2  br label %._crit_edge9

ST_14: empty_12 [1/1] 0.00ns
._crit_edge9:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str1806, i32 %tmp_1)

ST_14: stg_92 [1/1] 0.00ns
._crit_edge9:4  br label %1


 <State 15>: 0.00ns
ST_15: stg_93 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (alloca           ) [ 0111111111111110]
empty                (specinterface    ) [ 0000000000000000]
empty_11             (specinterface    ) [ 0000000000000000]
A                    (alloca           ) [ 0011111111111110]
A_addr_1             (getelementptr    ) [ 0011111111111110]
stg_21               (store            ) [ 0000000000000000]
stg_22               (br               ) [ 0111111111111110]
indvar_flatten1      (phi              ) [ 0010000000000000]
indvar_flatten       (phi              ) [ 0010000000000000]
j                    (phi              ) [ 0010000000000000]
k                    (phi              ) [ 0010000000000000]
exitcond_flatten1    (icmp             ) [ 0011111111111110]
indvar_flatten_next1 (add              ) [ 0111111111111110]
stg_29               (br               ) [ 0000000000000000]
exitcond_flatten     (icmp             ) [ 0000000000000000]
j_mid                (select           ) [ 0000000000000000]
tmp20                (icmp             ) [ 0000000000000000]
tmp_mid              (or               ) [ 0000000000000000]
not_exitcond_flatten (xor              ) [ 0000000000000000]
exitcond             (icmp             ) [ 0000000000000000]
exitcond_mid         (and              ) [ 0000000000000000]
j_1                  (add              ) [ 0000000000000000]
tmp_7                (or               ) [ 0000000000000000]
k_mid2               (select           ) [ 0001100000000000]
tmp_mid1             (icmp             ) [ 0000000000000000]
tmp_mid2             (select           ) [ 0011111111111110]
j_mid2               (select           ) [ 0111111111111110]
stg_43               (br               ) [ 0000000000000000]
indvar_flatten_op    (add              ) [ 0000000000000000]
indvar_flatten_next  (select           ) [ 0111111111111110]
tmp_21               (read             ) [ 0000000000000000]
tmp_s                (zext             ) [ 0000000000000000]
A_addr               (getelementptr    ) [ 0000000000000000]
stg_49               (store            ) [ 0000000000000000]
tmp_2                (icmp             ) [ 0011111111111110]
stg_51               (br               ) [ 0000000000000000]
tmp_3                (zext             ) [ 0000000000000000]
A_addr_2             (getelementptr    ) [ 0000010000000000]
tmp_23               (read             ) [ 0011011110000000]
tmp_22               (read             ) [ 0011011110000000]
tmp_6                (icmp             ) [ 0011111111111110]
stg_59               (br               ) [ 0000000000000000]
k_1                  (add              ) [ 0111111111111110]
A_load_1             (load             ) [ 0011001110000000]
A_load               (load             ) [ 0011001110000000]
tmp_4                (fmul             ) [ 0011111001111100]
result               (fmul             ) [ 0000100001000000]
p_04_2_load          (load             ) [ 0011011000111100]
stg_73               (store            ) [ 0000000000000000]
result_1             (fadd             ) [ 0000000000000000]
stg_78               (store            ) [ 0000000000000000]
stg_79               (specloopname     ) [ 0000000000000000]
empty_13             (speclooptripcount) [ 0000000000000000]
stg_81               (specloopname     ) [ 0000000000000000]
stg_82               (specloopname     ) [ 0000000000000000]
tmp_1                (specregionbegin  ) [ 0000000000000000]
stg_84               (specpipeline     ) [ 0000000000000000]
stg_85               (br               ) [ 0000000000000000]
stg_86               (br               ) [ 0000000000000000]
stg_87               (br               ) [ 0000000000000000]
p_04_2_load39        (load             ) [ 0000000000000000]
stg_89               (write            ) [ 0000000000000000]
stg_90               (br               ) [ 0000000000000000]
empty_12             (specregionend    ) [ 0000000000000000]
stg_92               (br               ) [ 0111111111111110]
stg_93               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_ROW_LOOP_COL_LOOP_DOT_PRO"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_COL_LOOP_DOT_PROD_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_21/3 tmp_23/4 tmp_22/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="stg_89_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_89/14 "/>
</bind>
</comp>

<comp id="97" class="1004" name="A_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_49/3 A_load_1/4 A_load/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="A_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="indvar_flatten1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="1"/>
<pin id="126" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten1_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="15" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvar_flatten_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="1"/>
<pin id="137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="k_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="1"/>
<pin id="159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="k_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="7" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="result_1/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/5 result/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 tmp_22 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 A_load "/>
</bind>
</comp>

<comp id="187" class="1005" name="reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 result "/>
</bind>
</comp>

<comp id="192" class="1004" name="stg_21_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_21/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="exitcond_flatten1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="15" slack="0"/>
<pin id="199" dir="0" index="1" bw="15" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten_next1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="exitcond_flatten_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_mid_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp20_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp20/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_mid_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_mid/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="not_exitcond_flatten_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="exitcond_mid_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_7_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="k_mid2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_mid1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_mid2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="j_mid2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_flatten_op_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="indvar_flatten_next_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="12" slack="0"/>
<pin id="304" dir="0" index="2" bw="12" slack="0"/>
<pin id="305" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="1"/>
<pin id="315" dir="0" index="1" bw="7" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="2"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="2"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="k_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="2"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_04_2_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="8"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_04_2_load/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="stg_73_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="8"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_73/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="stg_78_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="12"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_78/13 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_04_2_load39_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="13"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_04_2_load39/14 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="359" class="1005" name="A_addr_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="3"/>
<pin id="361" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="exitcond_flatten1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="indvar_flatten_next1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="k_mid2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="1"/>
<pin id="375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_mid2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="j_mid2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="indvar_flatten_next_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="A_addr_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="1"/>
<pin id="402" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_6_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="10"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="409" class="1005" name="k_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="1"/>
<pin id="411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="p_04_2_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_04_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="72" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="80" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="84" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="111" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="84" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="185"><net_src comp="111" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="172" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="128" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="128" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="139" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="150" pin="4"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="150" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="209" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="209" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="161" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="235" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="215" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="247" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="209" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="161" pin="4"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="253" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="247" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="229" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="247" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="253" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="215" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="139" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="209" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="295" pin="2"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="340"><net_src comp="187" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="168" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="353"><net_src comp="76" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="362"><net_src comp="97" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="367"><net_src comp="197" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="203" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="376"><net_src comp="265" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="385"><net_src comp="279" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="287" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="394"><net_src comp="301" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="399"><net_src comp="313" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="117" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="408"><net_src comp="322" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="327" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="417"><net_src comp="332" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_in_V | {}
	Port: strm_out_V | {14 }
 - Input state : 
	Port: dut_matmul : strm_in_V | {3 4 }
	Port: dut_matmul : strm_out_V | {}
  - Chain level:
	State 1
		A_addr_1 : 1
		stg_21 : 1
	State 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_29 : 2
		exitcond_flatten : 1
		j_mid : 2
		tmp20 : 1
		tmp_mid : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		j_1 : 3
		tmp_7 : 2
		k_mid2 : 2
		tmp_mid1 : 4
		tmp_mid2 : 5
		j_mid2 : 2
		stg_43 : 6
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		A_addr : 1
		stg_49 : 2
		stg_51 : 1
	State 4
		A_addr_2 : 1
		A_load_1 : 2
		stg_59 : 1
	State 5
		tmp_4 : 1
		result : 1
	State 6
	State 7
	State 8
	State 9
		result_1 : 1
	State 10
	State 11
	State 12
	State 13
		stg_78 : 1
	State 14
		stg_89 : 1
		empty_12 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_168         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_172         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_203 |    0    |    0    |    15   |
|    add   |          j_1_fu_253         |    0    |    0    |    5    |
|          |   indvar_flatten_op_fu_295  |    0    |    0    |    12   |
|          |          k_1_fu_327         |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|          |         j_mid_fu_215        |    0    |    0    |    5    |
|          |        k_mid2_fu_265        |    0    |    0    |    7    |
|  select  |       tmp_mid2_fu_279       |    0    |    0    |    1    |
|          |        j_mid2_fu_287        |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_301 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten1_fu_197  |    0    |    0    |    6    |
|          |   exitcond_flatten_fu_209   |    0    |    0    |    5    |
|          |         tmp20_fu_223        |    0    |    0    |    2    |
|   icmp   |       exitcond_fu_241       |    0    |    0    |    3    |
|          |       tmp_mid1_fu_273       |    0    |    0    |    2    |
|          |         tmp_2_fu_313        |    0    |    0    |    3    |
|          |         tmp_6_fu_322        |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_mid_fu_229       |    0    |    0    |    1    |
|          |         tmp_7_fu_259        |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_235 |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_247     |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |        grp_read_fu_84       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |      stg_89_write_fu_90     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_s_fu_309        |    0    |    0    |    0    |
|          |         tmp_3_fu_318        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   348   |   808   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      A_addr_1_reg_359      |    7   |
|      A_addr_2_reg_400      |    7   |
|  exitcond_flatten1_reg_364 |    1   |
|   indvar_flatten1_reg_124  |   15   |
|indvar_flatten_next1_reg_368|   15   |
| indvar_flatten_next_reg_391|   12   |
|   indvar_flatten_reg_135   |   12   |
|       j_mid2_reg_386       |    5   |
|          j_reg_146         |    5   |
|         k_1_reg_409        |    7   |
|       k_mid2_reg_373       |    7   |
|          k_reg_157         |    7   |
|     p_04_2_load_reg_414    |   32   |
|           reg_177          |   32   |
|           reg_182          |   32   |
|           reg_187          |   32   |
|        tmp_2_reg_396       |    1   |
|        tmp_6_reg_405       |    1   |
|      tmp_mid2_reg_382      |    1   |
|         tmp_reg_350        |   32   |
+----------------------------+--------+
|            Total           |   263  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   4  |   7  |   28   ||    7    |
|     grp_fu_168    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_172    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   156  ||  4.713  ||    71   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |   808  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   71   |
|  Register |    -   |    -   |    -   |   263  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |    4   |   611  |   879  |
+-----------+--------+--------+--------+--------+--------+
