// Seed: 4024579978
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  wire id_3;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output logic id_3,
    output tri0 id_4,
    output logic id_5,
    output wand id_6,
    input tri1 id_7,
    output supply1 id_8,
    input tri1 id_9,
    output wire id_10,
    output wand id_11,
    input wor id_12,
    output tri0 id_13,
    output wire id_14,
    input tri id_15,
    input supply0 id_16,
    input supply1 id_17
);
  wire id_19;
  wire id_20;
  reg  id_21;
  always @(posedge 1) begin : LABEL_0
    id_3 <= id_21;
    id_5 <= #1 1;
  end
  reg id_22 = id_21;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_9,
      id_16
  );
  assign id_4 = id_17;
endmodule
