INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arv/puzzle/puzzle.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arv/puzzle/puzzle.srcs/sim_1/new/tb_lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_TB
