{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 01:27:16 2017 " "Info: Processing started: Tue Mar 14 01:27:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_SCOMP -c TOP_SCOMP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_SCOMP -c TOP_SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-SYN " "Info: Found design unit 1: shifter-SYN" {  } { { "shifter.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/shifter.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/shifter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP_SCOMP.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TOP_SCOMP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_SCOMP " "Info: Found entity 1: TOP_SCOMP" {  } { { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_SCOMP " "Info: Elaborating entity \"TOP_SCOMP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altpll0.vhd 2 1 " "Warning: Using design file altpll0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/altpll0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "TOP_SCOMP.bdf" "inst1" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 192 312 576 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/altpll0.vhd" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/altpll0.vhd" 138 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 21 " "Info: Parameter \"clk0_divide_by\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Info: Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/altpll0.vhd" 138 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "scomp.vhd 2 1 " "Warning: Using design file scomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Info: Found design unit 1: SCOMP-a" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Info: Found entity 1: SCOMP" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Info: Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "TOP_SCOMP.bdf" "inst" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 224 712 896 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:MEMORY " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:MEMORY\"" {  } { { "scomp.vhd" "MEMORY" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:MEMORY " "Info: Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:MEMORY\"" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:MEMORY " "Info: Instantiated megafunction \"SCOMP:inst\|altsyncram:MEMORY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prelab.mif " "Info: Parameter \"init_file\" = \"prelab.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23t3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_23t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23t3 " "Info: Found entity 1: altsyncram_23t3" {  } { { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_23t3 SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated " "Info: Elaborating entity \"altsyncram_23t3\" for hierarchy \"SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "11 1024 11 10 " "Warning: 11 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 11 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 14 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "10 " "Warning: Memory Initialization File address 10 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 15 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11 " "Warning: Memory Initialization File address 11 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 16 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "12 " "Warning: Memory Initialization File address 12 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 17 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "13 " "Warning: Memory Initialization File address 13 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 18 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "14 " "Warning: Memory Initialization File address 14 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 19 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "48 " "Warning: Memory Initialization File address 48 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 20 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "49 " "Warning: Memory Initialization File address 49 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 21 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "50 " "Warning: Memory Initialization File address 50 is reinitialized" {  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 22 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/prelab.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\"" {  } { { "scomp.vhd" "SHIFTER" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\"" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Info: Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_0kc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_0kc " "Info: Found entity 1: lpm_clshift_0kc" {  } { { "db/lpm_clshift_0kc.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/lpm_clshift_0kc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_0kc SCOMP:inst\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_0kc:auto_generated " "Info: Elaborating entity \"lpm_clshift_0kc\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_0kc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:IO_BUS " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:IO_BUS\"" {  } { { "scomp.vhd" "IO_BUS" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:IO_BUS " "Info: Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:IO_BUS\"" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 112 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:IO_BUS " "Info: Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:IO_BUS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 112 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\] SCOMP:inst\|Selector11 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]\" to the node \"SCOMP:inst\|Selector11\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\] SCOMP:inst\|Selector12 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\]\" to the node \"SCOMP:inst\|Selector12\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[13\] SCOMP:inst\|Selector13 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[13\]\" to the node \"SCOMP:inst\|Selector13\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[12\] SCOMP:inst\|Selector14 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[12\]\" to the node \"SCOMP:inst\|Selector14\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[11\] SCOMP:inst\|Selector15 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[11\]\" to the node \"SCOMP:inst\|Selector15\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\] SCOMP:inst\|Selector16 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]\" to the node \"SCOMP:inst\|Selector16\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[9\] SCOMP:inst\|Selector17 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[9\]\" to the node \"SCOMP:inst\|Selector17\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[8\] SCOMP:inst\|Selector18 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[8\]\" to the node \"SCOMP:inst\|Selector18\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[7\] SCOMP:inst\|Selector19 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[7\]\" to the node \"SCOMP:inst\|Selector19\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[6\] SCOMP:inst\|Selector20 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[6\]\" to the node \"SCOMP:inst\|Selector20\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[5\] SCOMP:inst\|Selector21 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[5\]\" to the node \"SCOMP:inst\|Selector21\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[4\] SCOMP:inst\|Selector22 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[4\]\" to the node \"SCOMP:inst\|Selector22\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[3\] SCOMP:inst\|Selector23 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[3\]\" to the node \"SCOMP:inst\|Selector23\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[2\] SCOMP:inst\|Selector24 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[2\]\" to the node \"SCOMP:inst\|Selector24\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\] SCOMP:inst\|Selector25 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\]\" to the node \"SCOMP:inst\|Selector25\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[0\] SCOMP:inst\|Selector26 " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[0\]\" to the node \"SCOMP:inst\|Selector26\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "443 " "Info: Implemented 443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Info: Implemented 371 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 01:27:25 2017 " "Info: Processing ended: Tue Mar 14 01:27:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 01:27:27 2017 " "Info: Processing started: Tue Mar 14 01:27:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOP_SCOMP -c TOP_SCOMP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TOP_SCOMP -c TOP_SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_SCOMP EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"TOP_SCOMP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|_clk0 25 21 0 0 " "Info: Implementing clock multiplication of 25, clock division of 21, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 55 " "Critical Warning: No exact pin location assignment(s) for 52 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[15\] " "Info: Pin AC\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[15] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[14\] " "Info: Pin AC\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[14] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[13\] " "Info: Pin AC\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[13] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[12\] " "Info: Pin AC\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[12] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[11\] " "Info: Pin AC\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[11] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[10\] " "Info: Pin AC\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[10] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[9\] " "Info: Pin AC\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[9] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[8\] " "Info: Pin AC\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[8] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[7\] " "Info: Pin AC\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[7] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[6\] " "Info: Pin AC\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[6] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[5\] " "Info: Pin AC\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[5] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[4\] " "Info: Pin AC\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[4] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[3\] " "Info: Pin AC\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[3] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[2\] " "Info: Pin AC\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[2] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[1\] " "Info: Pin AC\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[1] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC\[0\] " "Info: Pin AC\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { AC[0] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 264 992 1168 280 "AC\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[9\] " "Info: Pin MAR\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[9] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[8\] " "Info: Pin MAR\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[8] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[7\] " "Info: Pin MAR\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[7] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[6\] " "Info: Pin MAR\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[6] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[5\] " "Info: Pin MAR\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[5] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[4\] " "Info: Pin MAR\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[4] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[3\] " "Info: Pin MAR\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[3] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[2\] " "Info: Pin MAR\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[2] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[1\] " "Info: Pin MAR\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[1] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[0\] " "Info: Pin MAR\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MAR[0] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 296 992 1168 312 "MAR\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MAR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[15\] " "Info: Pin MDR\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[15] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[14\] " "Info: Pin MDR\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[14] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[13\] " "Info: Pin MDR\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[13] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[12\] " "Info: Pin MDR\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[12] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[11\] " "Info: Pin MDR\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[11] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[10\] " "Info: Pin MDR\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[10] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[9\] " "Info: Pin MDR\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[9] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[8\] " "Info: Pin MDR\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[8] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[7\] " "Info: Pin MDR\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[7] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[6\] " "Info: Pin MDR\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[6] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[5\] " "Info: Pin MDR\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[5] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[4\] " "Info: Pin MDR\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[4] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[3\] " "Info: Pin MDR\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[3] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[2\] " "Info: Pin MDR\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[2] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[1\] " "Info: Pin MDR\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[1] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR\[0\] " "Info: Pin MDR\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { MDR[0] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { MDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[9] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[8] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[7] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[6] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[5] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[4] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[3] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[2] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[1] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.1sp2/quartus/linux/pin_planner.ppl" { PC[0] } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 992 1168 264 "PC\[9..0\]" "" } } } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altpll0:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 3.3V 0 52 0 " "Info: Number of I/O pins in group: 52 (unused VREF, 3.3V VCCIO, 0 input, 52 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 2 63 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|pll clk\[0\] SCOMP_CLK " "Warning: PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"SCOMP_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "altpll0.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/altpll0.vhd" 138 0 0 } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 192 312 576 352 "inst1" "" } } } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 152 992 1168 168 "SCOMP_CLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.799 ns memory register " "Info: Estimated most critical path is memory to register delay of 8.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a2~porta_address_reg9 1 MEM M4K_X26_Y32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y32; Fanout = 1; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a2~porta_address_reg9'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a2~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[2\] 2 MEM M4K_X26_Y32 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y32; Fanout = 6; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[2\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a2~porta_address_reg9 SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.275 ns) 3.729 ns SCOMP:inst\|Add1~37 3 COMB LAB_X25_Y32 1 " "Info: 3: + IC(0.461 ns) + CELL(0.275 ns) = 3.729 ns; Loc. = LAB_X25_Y32; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~37'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.736 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] SCOMP:inst|Add1~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.294 ns SCOMP:inst\|Add1~38 4 COMB LAB_X25_Y32 2 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 4.294 ns; Loc. = LAB_X25_Y32; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~38'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SCOMP:inst|Add1~37 SCOMP:inst|Add1~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.393 ns) 5.561 ns SCOMP:inst\|Add1~52 5 COMB LAB_X27_Y32 2 " "Info: 5: + IC(0.874 ns) + CELL(0.393 ns) = 5.561 ns; Loc. = LAB_X27_Y32; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~52'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.267 ns" { SCOMP:inst|Add1~38 SCOMP:inst|Add1~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.632 ns SCOMP:inst\|Add1~54 6 COMB LAB_X27_Y32 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.632 ns; Loc. = LAB_X27_Y32; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~54'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~52 SCOMP:inst|Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.703 ns SCOMP:inst\|Add1~56 7 COMB LAB_X27_Y32 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.703 ns; Loc. = LAB_X27_Y32; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~56'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~54 SCOMP:inst|Add1~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.774 ns SCOMP:inst\|Add1~58 8 COMB LAB_X27_Y32 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.774 ns; Loc. = LAB_X27_Y32; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~58'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~56 SCOMP:inst|Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.845 ns SCOMP:inst\|Add1~60 9 COMB LAB_X27_Y32 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.845 ns; Loc. = LAB_X27_Y32; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~60'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~58 SCOMP:inst|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 6.006 ns SCOMP:inst\|Add1~62 10 COMB LAB_X27_Y31 2 " "Info: 10: + IC(0.090 ns) + CELL(0.071 ns) = 6.006 ns; Loc. = LAB_X27_Y31; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~62'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.161 ns" { SCOMP:inst|Add1~60 SCOMP:inst|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.077 ns SCOMP:inst\|Add1~64 11 COMB LAB_X27_Y31 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.077 ns; Loc. = LAB_X27_Y31; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~64'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~62 SCOMP:inst|Add1~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.148 ns SCOMP:inst\|Add1~66 12 COMB LAB_X27_Y31 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.148 ns; Loc. = LAB_X27_Y31; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~66'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~64 SCOMP:inst|Add1~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.558 ns SCOMP:inst\|Add1~67 13 COMB LAB_X27_Y31 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 6.558 ns; Loc. = LAB_X27_Y31; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~67'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst|Add1~66 SCOMP:inst|Add1~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 7.615 ns SCOMP:inst\|Selector16~5 14 COMB LAB_X27_Y34 1 " "Info: 14: + IC(0.782 ns) + CELL(0.275 ns) = 7.615 ns; Loc. = LAB_X27_Y34; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector16~5'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.057 ns" { SCOMP:inst|Add1~67 SCOMP:inst|Selector16~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 8.180 ns SCOMP:inst\|Selector16~6 15 COMB LAB_X27_Y34 1 " "Info: 15: + IC(0.145 ns) + CELL(0.420 ns) = 8.180 ns; Loc. = LAB_X27_Y34; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector16~6'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SCOMP:inst|Selector16~5 SCOMP:inst|Selector16~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.245 ns) 8.715 ns SCOMP:inst\|Selector16~7 16 COMB LAB_X27_Y34 1 " "Info: 16: + IC(0.290 ns) + CELL(0.245 ns) = 8.715 ns; Loc. = LAB_X27_Y34; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector16~7'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.535 ns" { SCOMP:inst|Selector16~6 SCOMP:inst|Selector16~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.799 ns SCOMP:inst\|AC\[10\] 17 REG LAB_X27_Y34 9 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 8.799 ns; Loc. = LAB_X27_Y34; Fanout = 9; REG Node = 'SCOMP:inst\|AC\[10\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|Selector16~7 SCOMP:inst|AC[10] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.030 ns ( 68.53 % ) " "Info: Total cell delay = 6.030 ns ( 68.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.769 ns ( 31.47 % ) " "Info: Total interconnect delay = 2.769 ns ( 31.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "8.799 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a2~porta_address_reg9 SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] SCOMP:inst|Add1~37 SCOMP:inst|Add1~38 SCOMP:inst|Add1~52 SCOMP:inst|Add1~54 SCOMP:inst|Add1~56 SCOMP:inst|Add1~58 SCOMP:inst|Add1~60 SCOMP:inst|Add1~62 SCOMP:inst|Add1~64 SCOMP:inst|Add1~66 SCOMP:inst|Add1~67 SCOMP:inst|Selector16~5 SCOMP:inst|Selector16~6 SCOMP:inst|Selector16~7 SCOMP:inst|AC[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "53 " "Warning: Found 53 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCOMP_CLK 0 " "Info: Pin \"SCOMP_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[15\] 0 " "Info: Pin \"AC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[14\] 0 " "Info: Pin \"AC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[13\] 0 " "Info: Pin \"AC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[12\] 0 " "Info: Pin \"AC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[11\] 0 " "Info: Pin \"AC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[10\] 0 " "Info: Pin \"AC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[9\] 0 " "Info: Pin \"AC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[8\] 0 " "Info: Pin \"AC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[7\] 0 " "Info: Pin \"AC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[6\] 0 " "Info: Pin \"AC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[5\] 0 " "Info: Pin \"AC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[4\] 0 " "Info: Pin \"AC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[3\] 0 " "Info: Pin \"AC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[2\] 0 " "Info: Pin \"AC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[1\] 0 " "Info: Pin \"AC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC\[0\] 0 " "Info: Pin \"AC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[9\] 0 " "Info: Pin \"MAR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[8\] 0 " "Info: Pin \"MAR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[7\] 0 " "Info: Pin \"MAR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[6\] 0 " "Info: Pin \"MAR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[5\] 0 " "Info: Pin \"MAR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[4\] 0 " "Info: Pin \"MAR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[3\] 0 " "Info: Pin \"MAR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[2\] 0 " "Info: Pin \"MAR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[1\] 0 " "Info: Pin \"MAR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[0\] 0 " "Info: Pin \"MAR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[15\] 0 " "Info: Pin \"MDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[14\] 0 " "Info: Pin \"MDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[13\] 0 " "Info: Pin \"MDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[12\] 0 " "Info: Pin \"MDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[11\] 0 " "Info: Pin \"MDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[10\] 0 " "Info: Pin \"MDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[9\] 0 " "Info: Pin \"MDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[8\] 0 " "Info: Pin \"MDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[7\] 0 " "Info: Pin \"MDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[6\] 0 " "Info: Pin \"MDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[5\] 0 " "Info: Pin \"MDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[4\] 0 " "Info: Pin \"MDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[3\] 0 " "Info: Pin \"MDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[2\] 0 " "Info: Pin \"MDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[1\] 0 " "Info: Pin \"MDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR\[0\] 0 " "Info: Pin \"MDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Info: Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Info: Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 01:27:52 2017 " "Info: Processing ended: Tue Mar 14 01:27:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Info: Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 01:27:54 2017 " "Info: Processing started: Tue Mar 14 01:27:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOP_SCOMP -c TOP_SCOMP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TOP_SCOMP -c TOP_SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 01:28:01 2017 " "Info: Processing ended: Tue Mar 14 01:28:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 01:28:02 2017 " "Info: Processing started: Tue Mar 14 01:28:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOP_SCOMP -c TOP_SCOMP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP_SCOMP -c TOP_SCOMP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 memory SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9 register SCOMP:inst\|AC\[13\] 207 ps " "Info: Slack time is 207 ps for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" between source memory \"SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9\" and destination register \"SCOMP:inst\|AC\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "61.03 MHz 16.386 ns " "Info: Fmax is 61.03 MHz (period= 16.386 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.174 ns + Largest memory register " "Info: + Largest memory to register requirement is 8.174 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.400 ns + " "Info: + Setup relationship between source and destination is 8.400 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 14.442 ns " "Info: + Latch edge is 14.442 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk0 16.800 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 16.800 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.042 ns " "Info: - Launch edge is 6.042 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk0 16.800 ns 6.042 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 16.800 ns with inverted offset of 6.042 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.053 ns + Largest " "Info: + Largest clock skew is -0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.668 ns SCOMP:inst\|AC\[13\] 3 REG LCFF_X28_Y33_N5 9 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X28_Y33_N5; Fanout = 9; REG Node = 'SCOMP:inst\|AC\[13\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[13] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.131 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.668 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[13] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.668 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[13] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.721 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source memory is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.661 ns) 2.721 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9 3 MEM M4K_X26_Y32 4 " "Info: 3: + IC(0.969 ns) + CELL(0.661 ns) = 2.721 ns; Loc. = M4K_X26_Y32; Fanout = 4; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.630 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.29 % ) " "Info: Total cell delay = 0.661 ns ( 24.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 75.71 % ) " "Info: Total interconnect delay = 2.060 ns ( 75.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.721 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.721 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 1.091ns 0.969ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.668 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[13] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.668 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[13] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.721 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.721 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 1.091ns 0.969ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.668 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[13] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.668 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[13] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.721 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.721 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 1.091ns 0.969ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.967 ns - Longest memory register " "Info: - Longest memory to register delay is 7.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9 1 MEM M4K_X26_Y32 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y32; Fanout = 4; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[2\] 2 MEM M4K_X26_Y32 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y32; Fanout = 6; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[2\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.275 ns) 3.714 ns SCOMP:inst\|Add1~37 3 COMB LCCOMB_X25_Y32_N0 1 " "Info: 3: + IC(0.446 ns) + CELL(0.275 ns) = 3.714 ns; Loc. = LCCOMB_X25_Y32_N0; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~37'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.721 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] SCOMP:inst|Add1~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 4.108 ns SCOMP:inst\|Add1~38 4 COMB LCCOMB_X25_Y32_N30 2 " "Info: 4: + IC(0.245 ns) + CELL(0.149 ns) = 4.108 ns; Loc. = LCCOMB_X25_Y32_N30; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~38'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.394 ns" { SCOMP:inst|Add1~37 SCOMP:inst|Add1~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.393 ns) 5.184 ns SCOMP:inst\|Add1~52 5 COMB LCCOMB_X27_Y32_N22 2 " "Info: 5: + IC(0.683 ns) + CELL(0.393 ns) = 5.184 ns; Loc. = LCCOMB_X27_Y32_N22; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~52'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.076 ns" { SCOMP:inst|Add1~38 SCOMP:inst|Add1~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.255 ns SCOMP:inst\|Add1~54 6 COMB LCCOMB_X27_Y32_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.255 ns; Loc. = LCCOMB_X27_Y32_N24; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~54'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~52 SCOMP:inst|Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.326 ns SCOMP:inst\|Add1~56 7 COMB LCCOMB_X27_Y32_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.326 ns; Loc. = LCCOMB_X27_Y32_N26; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~56'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~54 SCOMP:inst|Add1~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.397 ns SCOMP:inst\|Add1~58 8 COMB LCCOMB_X27_Y32_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.397 ns; Loc. = LCCOMB_X27_Y32_N28; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~58'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~56 SCOMP:inst|Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.543 ns SCOMP:inst\|Add1~60 9 COMB LCCOMB_X27_Y32_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 5.543 ns; Loc. = LCCOMB_X27_Y32_N30; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~60'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { SCOMP:inst|Add1~58 SCOMP:inst|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.614 ns SCOMP:inst\|Add1~62 10 COMB LCCOMB_X27_Y31_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.614 ns; Loc. = LCCOMB_X27_Y31_N0; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~62'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~60 SCOMP:inst|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.685 ns SCOMP:inst\|Add1~64 11 COMB LCCOMB_X27_Y31_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.685 ns; Loc. = LCCOMB_X27_Y31_N2; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~64'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~62 SCOMP:inst|Add1~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.756 ns SCOMP:inst\|Add1~66 12 COMB LCCOMB_X27_Y31_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.756 ns; Loc. = LCCOMB_X27_Y31_N4; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~66'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~64 SCOMP:inst|Add1~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.827 ns SCOMP:inst\|Add1~68 13 COMB LCCOMB_X27_Y31_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.827 ns; Loc. = LCCOMB_X27_Y31_N6; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~68'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~66 SCOMP:inst|Add1~68 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.898 ns SCOMP:inst\|Add1~70 14 COMB LCCOMB_X27_Y31_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.898 ns; Loc. = LCCOMB_X27_Y31_N8; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~70'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~68 SCOMP:inst|Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.969 ns SCOMP:inst\|Add1~72 15 COMB LCCOMB_X27_Y31_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.969 ns; Loc. = LCCOMB_X27_Y31_N10; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~72'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~70 SCOMP:inst|Add1~72 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.379 ns SCOMP:inst\|Add1~73 16 COMB LCCOMB_X27_Y31_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 6.379 ns; Loc. = LCCOMB_X27_Y31_N12; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~73'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst|Add1~72 SCOMP:inst|Add1~73 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.150 ns) 7.484 ns SCOMP:inst\|Selector13~5 17 COMB LCCOMB_X28_Y33_N0 1 " "Info: 17: + IC(0.955 ns) + CELL(0.150 ns) = 7.484 ns; Loc. = LCCOMB_X28_Y33_N0; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector13~5'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.105 ns" { SCOMP:inst|Add1~73 SCOMP:inst|Selector13~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 7.883 ns SCOMP:inst\|Selector13~7 18 COMB LCCOMB_X28_Y33_N4 1 " "Info: 18: + IC(0.250 ns) + CELL(0.149 ns) = 7.883 ns; Loc. = LCCOMB_X28_Y33_N4; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector13~7'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.399 ns" { SCOMP:inst|Selector13~5 SCOMP:inst|Selector13~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.967 ns SCOMP:inst\|AC\[13\] 19 REG LCFF_X28_Y33_N5 9 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 7.967 ns; Loc. = LCFF_X28_Y33_N5; Fanout = 9; REG Node = 'SCOMP:inst\|AC\[13\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|Selector13~7 SCOMP:inst|AC[13] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.388 ns ( 67.63 % ) " "Info: Total cell delay = 5.388 ns ( 67.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.579 ns ( 32.37 % ) " "Info: Total interconnect delay = 2.579 ns ( 32.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "7.967 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] SCOMP:inst|Add1~37 SCOMP:inst|Add1~38 SCOMP:inst|Add1~52 SCOMP:inst|Add1~54 SCOMP:inst|Add1~56 SCOMP:inst|Add1~58 SCOMP:inst|Add1~60 SCOMP:inst|Add1~62 SCOMP:inst|Add1~64 SCOMP:inst|Add1~66 SCOMP:inst|Add1~68 SCOMP:inst|Add1~70 SCOMP:inst|Add1~72 SCOMP:inst|Add1~73 SCOMP:inst|Selector13~5 SCOMP:inst|Selector13~7 SCOMP:inst|AC[13] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "7.967 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] {} SCOMP:inst|Add1~37 {} SCOMP:inst|Add1~38 {} SCOMP:inst|Add1~52 {} SCOMP:inst|Add1~54 {} SCOMP:inst|Add1~56 {} SCOMP:inst|Add1~58 {} SCOMP:inst|Add1~60 {} SCOMP:inst|Add1~62 {} SCOMP:inst|Add1~64 {} SCOMP:inst|Add1~66 {} SCOMP:inst|Add1~68 {} SCOMP:inst|Add1~70 {} SCOMP:inst|Add1~72 {} SCOMP:inst|Add1~73 {} SCOMP:inst|Selector13~5 {} SCOMP:inst|Selector13~7 {} SCOMP:inst|AC[13] {} } { 0.000ns 0.000ns 0.446ns 0.245ns 0.683ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.250ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.668 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[13] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.668 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[13] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.721 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.721 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 1.091ns 0.969ns } { 0.000ns 0.000ns 0.661ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "7.967 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] SCOMP:inst|Add1~37 SCOMP:inst|Add1~38 SCOMP:inst|Add1~52 SCOMP:inst|Add1~54 SCOMP:inst|Add1~56 SCOMP:inst|Add1~58 SCOMP:inst|Add1~60 SCOMP:inst|Add1~62 SCOMP:inst|Add1~64 SCOMP:inst|Add1~66 SCOMP:inst|Add1~68 SCOMP:inst|Add1~70 SCOMP:inst|Add1~72 SCOMP:inst|Add1~73 SCOMP:inst|Selector13~5 SCOMP:inst|Selector13~7 SCOMP:inst|AC[13] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "7.967 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] {} SCOMP:inst|Add1~37 {} SCOMP:inst|Add1~38 {} SCOMP:inst|Add1~52 {} SCOMP:inst|Add1~54 {} SCOMP:inst|Add1~56 {} SCOMP:inst|Add1~58 {} SCOMP:inst|Add1~60 {} SCOMP:inst|Add1~62 {} SCOMP:inst|Add1~64 {} SCOMP:inst|Add1~66 {} SCOMP:inst|Add1~68 {} SCOMP:inst|Add1~70 {} SCOMP:inst|Add1~72 {} SCOMP:inst|Add1~73 {} SCOMP:inst|Selector13~5 {} SCOMP:inst|Selector13~7 {} SCOMP:inst|AC[13] {} } { 0.000ns 0.000ns 0.446ns 0.245ns 0.683ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.250ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.149ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 register SCOMP:inst\|IO_WRITE_INT register SCOMP:inst\|IO_WRITE_INT 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" between source register \"SCOMP:inst\|IO_WRITE_INT\" and destination register \"SCOMP:inst\|IO_WRITE_INT\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|IO_WRITE_INT 1 REG LCFF_X24_Y31_N23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y31_N23; Fanout = 17; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns SCOMP:inst\|Selector27~0 2 COMB LCCOMB_X24_Y31_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y31_N22; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector27~0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { SCOMP:inst|IO_WRITE_INT SCOMP:inst|Selector27~0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns SCOMP:inst\|IO_WRITE_INT 3 REG LCFF_X24_Y31_N23 17 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X24_Y31_N23; Fanout = 17; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|Selector27~0 SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { SCOMP:inst|IO_WRITE_INT SCOMP:inst|Selector27~0 SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|Selector27~0 {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk0 16.800 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 16.800 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk0 16.800 ns -2.358 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 16.800 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.655 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns SCOMP:inst\|IO_WRITE_INT 3 REG LCFF_X24_Y31_N23 17 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X24_Y31_N23; Fanout = 17; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.655 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns SCOMP:inst\|IO_WRITE_INT 3 REG LCFF_X24_Y31_N23 17 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X24_Y31_N23; Fanout = 17; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { SCOMP:inst|IO_WRITE_INT SCOMP:inst|Selector27~0 SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|Selector27~0 {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst\|PC\[2\] KEY\[0\] CLOCK_50 9.299 ns register " "Info: tsu for register \"SCOMP:inst\|PC\[2\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 9.299 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.641 ns + Longest pin register " "Info: + Longest pin to register delay is 9.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 43 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 43; PIN Node = 'KEY\[0\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 520 40 208 536 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.762 ns) + CELL(0.150 ns) 7.774 ns SCOMP:inst\|PC\[9\]~9 2 COMB LCCOMB_X25_Y31_N24 10 " "Info: 2: + IC(6.762 ns) + CELL(0.150 ns) = 7.774 ns; Loc. = LCCOMB_X25_Y31_N24; Fanout = 10; COMB Node = 'SCOMP:inst\|PC\[9\]~9'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.912 ns" { KEY[0] SCOMP:inst|PC[9]~9 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.660 ns) 9.641 ns SCOMP:inst\|PC\[2\] 3 REG LCFF_X25_Y33_N19 5 " "Info: 3: + IC(1.207 ns) + CELL(0.660 ns) = 9.641 ns; Loc. = LCFF_X25_Y33_N19; Fanout = 5; REG Node = 'SCOMP:inst\|PC\[2\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.867 ns" { SCOMP:inst|PC[9]~9 SCOMP:inst|PC[2] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 17.34 % ) " "Info: Total cell delay = 1.672 ns ( 17.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.969 ns ( 82.66 % ) " "Info: Total interconnect delay = 7.969 ns ( 82.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.641 ns" { KEY[0] SCOMP:inst|PC[9]~9 SCOMP:inst|PC[2] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.641 ns" { KEY[0] {} KEY[0]~combout {} SCOMP:inst|PC[9]~9 {} SCOMP:inst|PC[2] {} } { 0.000ns 0.000ns 6.762ns 1.207ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst1\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 56 224 264 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.664 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns SCOMP:inst\|PC\[2\] 3 REG LCFF_X25_Y33_N19 5 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X25_Y33_N19; Fanout = 5; REG Node = 'SCOMP:inst\|PC\[2\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.573 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|PC[2] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.664 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|PC[2] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.664 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|PC[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.641 ns" { KEY[0] SCOMP:inst|PC[9]~9 SCOMP:inst|PC[2] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.641 ns" { KEY[0] {} KEY[0]~combout {} SCOMP:inst|PC[9]~9 {} SCOMP:inst|PC[2] {} } { 0.000ns 0.000ns 6.762ns 1.207ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.664 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|PC[2] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.664 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|PC[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 MDR\[15\] SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg 8.782 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"MDR\[15\]\" through memory \"SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg\" is 8.782 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 56 224 264 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.727 ns + Longest memory " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.661 ns) 2.727 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg 3 MEM M4K_X26_Y34 4 " "Info: 3: + IC(0.975 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X26_Y34; Fanout = 4; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.636 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.24 % ) " "Info: Total cell delay = 0.661 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 75.76 % ) " "Info: Total interconnect delay = 2.066 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.727 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 288 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.204 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg 1 MEM M4K_X26_Y34 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y34; Fanout = 4; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a12~porta_we_reg'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[15\] 2 MEM M4K_X26_Y34 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y34; Fanout = 6; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[15\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(2.798 ns) 8.204 ns MDR\[15\] 3 PIN PIN_B17 0 " "Info: 3: + IC(2.413 ns) + CELL(2.798 ns) = 8.204 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'MDR\[15\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "5.211 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[15] MDR[15] } "NODE_NAME" } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 280 992 1168 296 "MDR\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.791 ns ( 70.59 % ) " "Info: Total cell delay = 5.791 ns ( 70.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.413 ns ( 29.41 % ) " "Info: Total interconnect delay = 2.413 ns ( 29.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "8.204 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[15] MDR[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "8.204 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[15] {} MDR[15] {} } { 0.000ns 0.000ns 2.413ns } { 0.000ns 2.993ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.727 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "8.204 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[15] MDR[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "8.204 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a12~porta_we_reg {} SCOMP:inst|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[15] {} MDR[15] {} } { 0.000ns 0.000ns 2.413ns } { 0.000ns 2.993ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SCOMP:inst\|AC\[15\] KEY\[0\] CLOCK_50 -6.569 ns register " "Info: th for register \"SCOMP:inst\|AC\[15\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is -6.569 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 248 56 224 264 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.661 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.661 ns SCOMP:inst\|AC\[15\] 3 REG LCFF_X30_Y31_N29 10 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X30_Y31_N29; Fanout = 10; REG Node = 'SCOMP:inst\|AC\[15\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.570 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.18 % ) " "Info: Total cell delay = 0.537 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.124 ns ( 79.82 % ) " "Info: Total interconnect delay = 2.124 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.661 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.661 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.138 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 43 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 43; PIN Node = 'KEY\[0\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "TOP_SCOMP.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/TOP_SCOMP.bdf" { { 520 40 208 536 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.616 ns) + CELL(0.660 ns) 7.138 ns SCOMP:inst\|AC\[15\] 2 REG LCFF_X30_Y31_N29 10 " "Info: 2: + IC(5.616 ns) + CELL(0.660 ns) = 7.138 ns; Loc. = LCFF_X30_Y31_N29; Fanout = 10; REG Node = 'SCOMP:inst\|AC\[15\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.276 ns" { KEY[0] SCOMP:inst|AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 21.32 % ) " "Info: Total cell delay = 1.522 ns ( 21.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.616 ns ( 78.68 % ) " "Info: Total interconnect delay = 5.616 ns ( 78.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "7.138 ns" { KEY[0] SCOMP:inst|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "7.138 ns" { KEY[0] {} KEY[0]~combout {} SCOMP:inst|AC[15] {} } { 0.000ns 0.000ns 5.616ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.661 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.661 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "7.138 ns" { KEY[0] SCOMP:inst|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "7.138 ns" { KEY[0] {} KEY[0]~combout {} SCOMP:inst|AC[15] {} } { 0.000ns 0.000ns 5.616ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 01:28:03 2017 " "Info: Processing ended: Tue Mar 14 01:28:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Info: Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
