$comment
	File created using the following command:
		vcd file Mux4to1_8Bit.msim.vcd -direction
$end
$date
	Sat Apr 25 12:09:31 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Mux4to1_8Bit_vlg_vec_tst $end
$var reg 8 ! In0 [7:0] $end
$var reg 8 " In1 [7:0] $end
$var reg 8 # In2 [7:0] $end
$var reg 8 $ In3 [7:0] $end
$var reg 2 % S [1:0] $end
$var wire 1 & Out [7] $end
$var wire 1 ' Out [6] $end
$var wire 1 ( Out [5] $end
$var wire 1 ) Out [4] $end
$var wire 1 * Out [3] $end
$var wire 1 + Out [2] $end
$var wire 1 , Out [1] $end
$var wire 1 - Out [0] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 In3[0]~input_o $end
$var wire 1 6 In0[0]~input_o $end
$var wire 1 7 In2[0]~input_o $end
$var wire 1 8 In1[0]~input_o $end
$var wire 1 9 S[0]~input_o $end
$var wire 1 : S[1]~input_o $end
$var wire 1 ; comb_10|inst~0_combout $end
$var wire 1 < In0[1]~input_o $end
$var wire 1 = In3[1]~input_o $end
$var wire 1 > In1[1]~input_o $end
$var wire 1 ? In2[1]~input_o $end
$var wire 1 @ comb_9|inst~0_combout $end
$var wire 1 A In3[2]~input_o $end
$var wire 1 B In0[2]~input_o $end
$var wire 1 C In2[2]~input_o $end
$var wire 1 D In1[2]~input_o $end
$var wire 1 E comb_8|inst~0_combout $end
$var wire 1 F In0[3]~input_o $end
$var wire 1 G In3[3]~input_o $end
$var wire 1 H In2[3]~input_o $end
$var wire 1 I In1[3]~input_o $end
$var wire 1 J comb_7|inst~0_combout $end
$var wire 1 K In1[4]~input_o $end
$var wire 1 L In3[4]~input_o $end
$var wire 1 M In2[4]~input_o $end
$var wire 1 N In0[4]~input_o $end
$var wire 1 O comb_6|inst~0_combout $end
$var wire 1 P In1[5]~input_o $end
$var wire 1 Q In2[5]~input_o $end
$var wire 1 R In3[5]~input_o $end
$var wire 1 S In0[5]~input_o $end
$var wire 1 T comb_5|inst~0_combout $end
$var wire 1 U In1[6]~input_o $end
$var wire 1 V In2[6]~input_o $end
$var wire 1 W In3[6]~input_o $end
$var wire 1 X In0[6]~input_o $end
$var wire 1 Y comb_4|inst~0_combout $end
$var wire 1 Z In0[7]~input_o $end
$var wire 1 [ In2[7]~input_o $end
$var wire 1 \ In1[7]~input_o $end
$var wire 1 ] In3[7]~input_o $end
$var wire 1 ^ comb_3|inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b1100 "
b110000 #
b11000000 $
b0 %
1-
1,
0+
0*
0)
0(
0'
0&
0.
1/
x0
11
12
13
04
05
16
07
08
09
0:
1;
1<
0=
0>
0?
1@
0A
0B
0C
1D
0E
0F
0G
0H
1I
0J
0K
0L
1M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
1]
0^
$end
#100000
b1 %
19
1J
1E
0@
0;
0-
0,
1+
1*
#200000
b11 %
b10 %
09
1:
1T
1O
0J
0E
0+
0*
1)
1(
#300000
b11 %
19
1^
1Y
0T
0O
0)
0(
1'
1&
#400000
b1 %
b0 %
09
0:
0^
0Y
1@
1;
1-
1,
0'
0&
#500000
