

Implementation tool: Xilinx Vivado v.2022.2
Project:             POSIT_HLS
Solution:            solution1
Device target:       xc7a12ti-csg325-1L
Report date:         Sat Nov 09 22:11:28 +0530 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          18024
FF:            8886
DSP:             40
BRAM:             6
URAM:             0
LATCH:            0
SRL:            351
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      12.251
Timing not met
