<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="269" />
   <clocksource preferredWidth="269" />
   <frequency preferredWidth="250" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Project,Library/Memories and Memory Controllers/External Memory Interfaces,Library,Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces,Library/Memories and Memory Controllers,Library/University Program/Memory,Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces,Library/University Program" />
 <window width="1100" height="728" x="104" y="2" />
 <hdlexample language="VERILOG" />
 <generation synthesis="VHDL" />
</preferences>
