[ START MERGED ]
[ END MERGED ]
[ START CLIPPED ]
VCC_net
left_3__16__I_0_354_13/S1
left_3__16__I_0_354_13/CO
left_3__16__I_0_354_1/S0
left_3__16__I_0_354_1/CI
left_15__16__I_0_add_2_18/S1
left_15__16__I_0_add_2_18/CO
left_15__16__I_0_add_2_16/S1
left_15__16__I_0_add_2_16/S0
left_15__16__I_0_add_2_14/S1
left_15__16__I_0_add_2_14/S0
left_15__16__I_0_add_2_12/S1
left_15__16__I_0_add_2_12/S0
left_15__16__I_0_add_2_10/S1
left_15__16__I_0_add_2_10/S0
left_15__16__I_0_add_2_8/S1
left_15__16__I_0_add_2_8/S0
left_15__16__I_0_add_2_6/S1
left_15__16__I_0_add_2_6/S0
left_15__16__I_0_add_2_4/S1
left_15__16__I_0_add_2_4/S0
left_15__16__I_0_add_2_2/S1
left_15__16__I_0_add_2_2/S0
left_15__16__I_0_add_2_2/CI
left_14__16__I_0_add_2_17/S0
left_14__16__I_0_add_2_17/CO
left_14__16__I_0_add_2_1/S0
left_14__16__I_0_add_2_1/CI
left_13__16__I_0_add_2_17/S0
left_13__16__I_0_add_2_17/CO
left_13__16__I_0_add_2_1/S0
left_13__16__I_0_add_2_1/CI
left_12__16__I_0_add_2_17/S0
left_12__16__I_0_add_2_17/CO
left_12__16__I_0_add_2_1/S0
left_12__16__I_0_add_2_1/CI
left_11__16__I_0_add_2_17/S0
left_11__16__I_0_add_2_17/CO
left_3__16__I_0_add_2_13/CO
left_4__16__I_0_355_1/S0
left_4__16__I_0_355_1/CI
left_4__16__I_0_355_15/CO
left_5__16__I_0_add_2_1/S0
left_5__16__I_0_add_2_1/CI
left_5__16__I_0_add_2_17/S0
left_5__16__I_0_add_2_17/CO
left_4__16__I_0_add_2_1/S0
left_4__16__I_0_add_2_1/CI
left_4__16__I_0_add_2_15/CO
left_5__16__I_0_356_1/S0
left_5__16__I_0_356_1/CI
left_5__16__I_0_356_17/S0
left_5__16__I_0_356_17/CO
left_2__16__I_0_353_1/S0
left_2__16__I_0_353_1/CI
left_2__16__I_0_353_9/CO
left_6__16__I_0_357_1/S0
left_6__16__I_0_357_1/CI
left_6__16__I_0_357_17/S0
left_6__16__I_0_357_17/CO
left_7__16__I_0_358_1/S0
left_7__16__I_0_358_1/CI
left_7__16__I_0_358_17/S0
left_7__16__I_0_358_17/CO
left_8__16__I_0_359_1/S0
left_8__16__I_0_359_1/CI
left_8__16__I_0_359_17/S0
left_8__16__I_0_359_17/CO
left_9__16__I_0_360_1/S0
left_9__16__I_0_360_1/CI
left_9__16__I_0_360_17/S0
left_9__16__I_0_360_17/CO
left_10__16__I_0_361_1/S0
left_10__16__I_0_361_1/CI
left_10__16__I_0_361_17/S0
left_10__16__I_0_361_17/CO
left_11__16__I_0_362_1/S0
left_11__16__I_0_362_1/CI
left_11__16__I_0_362_17/S0
left_11__16__I_0_362_17/CO
left_1__16__I_0_add_2_1/S1
left_1__16__I_0_add_2_1/S0
left_1__16__I_0_add_2_1/CI
left_1__16__I_0_add_2_7/CO
left_12__16__I_0_363_1/S0
left_12__16__I_0_363_1/CI
left_12__16__I_0_363_17/S0
left_12__16__I_0_363_17/CO
left_13__16__I_0_364_1/S0
left_13__16__I_0_364_1/CI
left_13__16__I_0_364_17/S0
left_13__16__I_0_364_17/CO
left_14__16__I_0_365_1/S0
left_14__16__I_0_365_1/CI
left_14__16__I_0_365_17/S0
left_14__16__I_0_365_17/CO
left_8__16__I_0_add_2_1/S0
left_8__16__I_0_add_2_1/CI
left_8__16__I_0_add_2_17/S0
left_8__16__I_0_add_2_17/CO
add_383_1/S1
add_383_1/S0
add_383_1/CI
add_383_3/S1
add_383_3/S0
add_383_5/S1
add_383_5/S0
add_383_7/S1
add_383_7/S0
add_383_9/S1
add_383_9/S0
add_383_11/S1
add_383_11/S0
add_383_13/S1
add_383_13/S0
add_383_15/S1
add_383_15/S0
add_383_17/S1
add_383_17/CO
left_9__16__I_0_add_2_1/S0
left_9__16__I_0_add_2_1/CI
left_9__16__I_0_add_2_17/S0
left_9__16__I_0_add_2_17/CO
left_10__16__I_0_add_2_1/S0
left_10__16__I_0_add_2_1/CI
left_10__16__I_0_add_2_17/S0
left_10__16__I_0_add_2_17/CO
left_11__16__I_0_add_2_1/S0
left_11__16__I_0_add_2_1/CI
left_7__16__I_0_add_2_1/S0
left_7__16__I_0_add_2_1/CI
left_7__16__I_0_add_2_17/S0
left_7__16__I_0_add_2_17/CO
left_6__16__I_0_add_2_1/S0
left_6__16__I_0_add_2_1/CI
left_6__16__I_0_add_2_17/S0
left_6__16__I_0_add_2_17/CO
left_2__16__I_0_add_2_1/S1
left_2__16__I_0_add_2_1/S0
left_2__16__I_0_add_2_1/CI
left_2__16__I_0_add_2_11/S1
left_2__16__I_0_add_2_11/CO
left_3__16__I_0_add_2_1/S1
left_3__16__I_0_add_2_1/S0
left_3__16__I_0_add_2_1/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.13.0.56.2 -- WARNING: Map write only section -- Sat Jul  6 03:59:18 2024

SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=2.4 TRANSFR=OFF CONFIG_IOVOLTAGE=2.5 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=OFF CONFIG_MODE=JTAG INBUF=OFF ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
