TimeQuest Timing Analyzer report for processor
Mon Aug 12 16:54:31 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 30. Fast Model Recovery: 'clk'
 31. Fast Model Removal: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processor                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; clk                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                              ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control:controlunit|reg4:statereg|flipflop:ff0|q } ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 188.86 MHz ; 188.86 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -4.295 ; -315.251      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.235 ; -17.063       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -2.542 ; -72.857       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.160 ; -17.958       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.271 ; -20.183       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.545 ; -6.425        ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -341.716      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -16.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.295 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.219      ;
; -4.295 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.219      ;
; -4.295 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.219      ;
; -4.295 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.219      ;
; -4.295 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.219      ;
; -4.295 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.219      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.214      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.214      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.214      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.214      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.214      ;
; -4.290 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.214      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.209      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.209      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.209      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.209      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.209      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.209      ;
; -4.172 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.096      ;
; -4.172 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.096      ;
; -4.172 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.096      ;
; -4.172 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.096      ;
; -4.172 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.096      ;
; -4.172 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.096      ;
; -4.168 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.092      ;
; -4.168 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.092      ;
; -4.168 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.092      ;
; -4.168 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.092      ;
; -4.168 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.092      ;
; -4.168 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.092      ;
; -4.160 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.084      ;
; -4.160 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.084      ;
; -4.160 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.084      ;
; -4.160 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.084      ;
; -4.160 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.084      ;
; -4.160 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.084      ;
; -4.137 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.061      ;
; -4.137 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.061      ;
; -4.137 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.061      ;
; -4.137 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.061      ;
; -4.137 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.061      ;
; -4.137 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.041     ; 5.061      ;
; -4.135 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.059      ;
; -4.135 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.059      ;
; -4.135 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.059      ;
; -4.135 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.059      ;
; -4.135 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.059      ;
; -4.135 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.041     ; 5.059      ;
; -4.024 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.948      ;
; -4.024 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.948      ;
; -4.024 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.948      ;
; -4.024 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.948      ;
; -4.024 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.948      ;
; -4.024 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.948      ;
; -4.019 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.943      ;
; -4.019 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.943      ;
; -4.019 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.943      ;
; -4.019 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.943      ;
; -4.019 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.943      ;
; -4.019 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.943      ;
; -4.006 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.930      ;
; -4.006 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.930      ;
; -4.006 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.930      ;
; -4.006 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.930      ;
; -4.006 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.930      ;
; -4.006 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.041     ; 4.930      ;
; -3.908 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.832      ;
; -3.908 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.832      ;
; -3.908 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.832      ;
; -3.908 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.832      ;
; -3.908 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.832      ;
; -3.908 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.832      ;
; -3.895 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.819      ;
; -3.895 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.819      ;
; -3.895 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.819      ;
; -3.895 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.819      ;
; -3.895 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.819      ;
; -3.895 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.819      ;
; -3.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.790      ;
; -3.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.790      ;
; -3.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.790      ;
; -3.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.790      ;
; -3.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.790      ;
; -3.866 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.790      ;
; -3.785 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.709      ;
; -3.785 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.709      ;
; -3.785 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.709      ;
; -3.785 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.709      ;
; -3.785 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.709      ;
; -3.785 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.709      ;
; -3.769 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.693      ;
; -3.769 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.693      ;
; -3.769 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.693      ;
; -3.769 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.693      ;
; -3.769 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.693      ;
; -3.769 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.041     ; 4.693      ;
; -3.611 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; clk          ; clk         ; 1.000        ; -0.099     ; 4.548      ;
; -3.611 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; clk          ; clk         ; 1.000        ; -0.099     ; 4.548      ;
; -3.611 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; clk          ; clk         ; 1.000        ; -0.099     ; 4.548      ;
; -3.611 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; clk          ; clk         ; 1.000        ; -0.099     ; 4.548      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.235 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.149      ;
; -1.235 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.149      ;
; -1.235 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.149      ;
; -1.229 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.143      ;
; -1.229 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.143      ;
; -1.229 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.143      ;
; -1.228 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.142      ;
; -1.228 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.142      ;
; -1.228 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.142      ;
; -1.227 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.141      ;
; -1.227 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.141      ;
; -1.227 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.141      ;
; -1.227 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.141      ;
; -1.227 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.141      ;
; -1.227 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.878      ; 4.141      ;
; -1.210 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 4.112      ;
; -1.210 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 4.112      ;
; -1.210 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 4.112      ;
; -1.075 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.977      ;
; -1.075 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.977      ;
; -1.075 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.977      ;
; -1.058 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.960      ;
; -1.058 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.960      ;
; -1.058 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.960      ;
; -0.958 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.857      ;
; -0.958 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.857      ;
; -0.958 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.857      ;
; -0.957 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.856      ;
; -0.957 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.856      ;
; -0.957 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.856      ;
; -0.956 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.855      ;
; -0.956 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.855      ;
; -0.956 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.855      ;
; -0.954 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.853      ;
; -0.954 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.853      ;
; -0.954 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.853      ;
; -0.954 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.853      ;
; -0.954 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.853      ;
; -0.954 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.853      ;
; -0.947 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.849      ;
; -0.947 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.849      ;
; -0.947 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.849      ;
; -0.946 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.848      ;
; -0.946 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.848      ;
; -0.946 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.866      ; 3.848      ;
; -0.902 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.801      ;
; -0.902 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.801      ;
; -0.902 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.863      ; 3.801      ;
; -0.401 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 3.391      ;
; -0.254 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.256      ;
; -0.253 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.255      ;
; -0.250 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.252      ;
; -0.248 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.250      ;
; -0.247 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.249      ;
; -0.182 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 3.172      ;
; -0.154 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 3.144      ;
; -0.153 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 3.143      ;
; -0.151 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 3.141      ;
; -0.123 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 3.113      ;
; -0.035 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.037      ;
; -0.034 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.036      ;
; -0.031 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.033      ;
; -0.029 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.031      ;
; -0.028 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.030      ;
; -0.020 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 3.010      ;
; -0.004 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.006      ;
; -0.003 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.005      ;
; 0.000  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.002      ;
; 0.002  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 3.000      ;
; 0.003  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.999      ;
; 0.024  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.978      ;
; 0.025  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.977      ;
; 0.028  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.974      ;
; 0.030  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.972      ;
; 0.031  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.971      ;
; 0.059  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.931      ;
; 0.065  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.925      ;
; 0.066  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.924      ;
; 0.096  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.894      ;
; 0.097  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.893      ;
; 0.124  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.866      ;
; 0.125  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.865      ;
; 0.127  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.875      ;
; 0.127  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.863      ;
; 0.128  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.874      ;
; 0.131  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.871      ;
; 0.133  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.869      ;
; 0.134  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.868      ;
; 0.148  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.842      ;
; 0.152  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.838      ;
; 0.206  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.796      ;
; 0.207  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.795      ;
; 0.210  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.792      ;
; 0.212  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.790      ;
; 0.213  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.966      ; 2.789      ;
; 0.227  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.763      ;
; 0.228  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.762      ;
; 0.255  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.951      ; 2.732      ;
; 0.255  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.954      ; 2.735      ;
; 0.256  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.951      ; 2.731      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.542 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.683      ; 0.657      ;
; -2.042 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.683      ; 0.657      ;
; -1.705 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.683      ; 1.494      ;
; -1.704 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.683      ; 1.495      ;
; -1.702 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.683      ; 1.497      ;
; -1.701 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.683      ; 1.498      ;
; -1.700 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.683      ; 1.499      ;
; -1.652 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.900      ; 1.764      ;
; -1.599 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.767      ; 1.652      ;
; -1.599 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.767      ; 1.652      ;
; -1.599 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.767      ; 1.652      ;
; -1.360 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.836      ;
; -1.360 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.695      ; 1.851      ;
; -1.230 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.966      ;
; -1.221 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.695      ; 1.990      ;
; -1.220 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.695      ; 1.991      ;
; -1.218 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.695      ; 1.993      ;
; -1.215 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.695      ; 1.996      ;
; -1.210 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.986      ;
; -1.209 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.987      ;
; -1.207 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.989      ;
; -1.205 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.683      ; 1.494      ;
; -1.204 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.680      ; 1.992      ;
; -1.204 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.683      ; 1.495      ;
; -1.202 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.683      ; 1.497      ;
; -1.201 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.683      ; 1.498      ;
; -1.200 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.683      ; 1.499      ;
; -1.152 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.900      ; 1.764      ;
; -1.126 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_we_reg                        ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.751      ; 2.109      ;
; -1.099 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.767      ; 1.652      ;
; -1.099 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.767      ; 1.652      ;
; -1.099 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.767      ; 1.652      ;
; -1.078 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.900      ; 2.338      ;
; -0.981 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.679      ; 2.214      ;
; -0.936 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.286      ;
; -0.935 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.287      ;
; -0.930 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.292      ;
; -0.928 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.294      ;
; -0.904 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.318      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.315      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff14|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.678      ; 2.318      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.678      ; 2.318      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff15|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.678      ; 2.318      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.678      ; 2.318      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[5]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.692      ; 2.332      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.692      ; 2.332      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[2]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.692      ; 2.332      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.692      ; 2.332      ;
; -0.876 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.692      ; 2.332      ;
; -0.875 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.679      ; 2.320      ;
; -0.875 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.679      ; 2.320      ;
; -0.875 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.679      ; 2.320      ;
; -0.875 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff2|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.679      ; 2.320      ;
; -0.860 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.836      ;
; -0.860 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.695      ; 1.851      ;
; -0.855 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff5|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.692      ; 2.353      ;
; -0.855 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff4|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.692      ; 2.353      ;
; -0.852 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.676      ; 2.340      ;
; -0.852 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff1|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.676      ; 2.340      ;
; -0.838 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.384      ;
; -0.737 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.739      ; 2.486      ;
; -0.730 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.966      ;
; -0.721 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.695      ; 1.990      ;
; -0.720 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.695      ; 1.991      ;
; -0.718 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.695      ; 1.993      ;
; -0.715 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.695      ; 1.996      ;
; -0.710 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.986      ;
; -0.709 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.513      ;
; -0.709 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.987      ;
; -0.707 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.989      ;
; -0.704 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.680      ; 1.992      ;
; -0.700 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.522      ;
; -0.695 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.527      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.531      ;
; -0.687 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.738      ; 2.535      ;
; -0.626 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_we_reg                        ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.751      ; 2.109      ;
; -0.578 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.900      ; 2.338      ;
; -0.481 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.679      ; 2.214      ;
; -0.436 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.738      ; 2.286      ;
; -0.435 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.738      ; 2.287      ;
; -0.430 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.738      ; 2.292      ;
; -0.428 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.738      ; 2.294      ;
; -0.404 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.738      ; 2.318      ;
; -0.378 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.315      ;
; -0.378 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.315      ;
; -0.378 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.315      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.160 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.056      ;
; -1.159 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.057      ;
; -1.159 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.057      ;
; -1.157 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.059      ;
; -1.154 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.062      ;
; -1.153 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.063      ;
; -1.152 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.064      ;
; -1.136 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.080      ;
; -1.125 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.091      ;
; -1.122 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.094      ;
; -1.121 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.095      ;
; -1.118 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.098      ;
; -1.118 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.098      ;
; -1.115 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.101      ;
; -1.108 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.108      ;
; -0.901 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.950      ; 1.315      ;
; -0.147 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.070      ;
; -0.143 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.074      ;
; -0.143 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.074      ;
; -0.142 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.075      ;
; -0.142 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.075      ;
; -0.141 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.076      ;
; -0.038 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.182      ;
; -0.034 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.186      ;
; -0.019 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.198      ;
; -0.015 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.202      ;
; -0.015 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.202      ;
; -0.014 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.203      ;
; -0.014 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.203      ;
; -0.013 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.204      ;
; 0.049  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.266      ;
; 0.053  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.270      ;
; 0.053  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.270      ;
; 0.054  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.271      ;
; 0.054  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.271      ;
; 0.055  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.272      ;
; 0.090  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.310      ;
; 0.094  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.314      ;
; 0.128  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.345      ;
; 0.132  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.349      ;
; 0.132  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.349      ;
; 0.133  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.350      ;
; 0.133  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.350      ;
; 0.134  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.351      ;
; 0.158  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.378      ;
; 0.162  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.382      ;
; 0.231  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.448      ;
; 0.235  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.452      ;
; 0.235  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.452      ;
; 0.236  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.453      ;
; 0.236  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.453      ;
; 0.237  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.454      ;
; 0.237  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.457      ;
; 0.241  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.461      ;
; 0.259  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.476      ;
; 0.263  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.480      ;
; 0.263  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.480      ;
; 0.264  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.481      ;
; 0.264  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.481      ;
; 0.265  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.482      ;
; 0.267  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.487      ;
; 0.268  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.488      ;
; 0.290  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.507      ;
; 0.294  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.511      ;
; 0.294  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.511      ;
; 0.295  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.512      ;
; 0.295  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.512      ;
; 0.296  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.513      ;
; 0.340  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.560      ;
; 0.344  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.564      ;
; 0.361  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.593      ;
; 0.362  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.594      ;
; 0.364  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.596      ;
; 0.367  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.599      ;
; 0.368  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.600      ;
; 0.368  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.588      ;
; 0.372  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.592      ;
; 0.395  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.615      ;
; 0.396  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.616      ;
; 0.399  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.619      ;
; 0.403  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.623      ;
; 0.463  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.683      ;
; 0.464  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.684      ;
; 0.489  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.721      ;
; 0.490  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.722      ;
; 0.492  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.724      ;
; 0.495  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.727      ;
; 0.496  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.728      ;
; 0.509  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.726      ;
; 0.513  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.730      ;
; 0.513  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.730      ;
; 0.514  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.731      ;
; 0.514  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.731      ;
; 0.515  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.735      ;
; 0.515  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.951      ; 2.732      ;
; 0.542  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.762      ;
; 0.543  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.954      ; 2.763      ;
; 0.557  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.789      ;
; 0.558  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.790      ;
; 0.560  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.966      ; 2.792      ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                              ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.271 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 2.084      ;
; -1.118 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.222     ; 1.932      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -1.046 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.223     ; 1.859      ;
; -0.893 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.222     ; 1.707      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.662  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.677      ; 2.801      ;
; 0.815  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.678      ; 2.649      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.162  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.677      ; 2.801      ;
; 1.315  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.678      ; 2.649      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.545 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.678      ; 2.649      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.392 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.677      ; 2.801      ;
; -0.045 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.678      ; 2.649      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 0.108  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.677      ; 2.801      ;
; 1.663  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.222     ; 1.707      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.816  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 1.859      ;
; 1.888  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.222     ; 1.932      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
; 2.041  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.223     ; 2.084      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_we_reg                        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_we_reg                        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[9]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.604 ; 10.604 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 9.870  ; 9.870  ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 9.970  ; 9.970  ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.604 ; 10.604 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 9.863  ; 9.863  ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.094 ; 10.094 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 9.955  ; 9.955  ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.086 ; 10.086 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.583 ; 10.583 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.074 ; 10.074 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 9.857  ; 9.857  ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 9.884  ; 9.884  ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.114 ; 10.114 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.171 ; 10.171 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.967  ; 9.967  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 9.898  ; 9.898  ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.209 ; 10.209 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.180  ; 7.180  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 6.817  ; 6.817  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 6.806  ; 6.806  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 6.996  ; 6.996  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.180  ; 7.180  ; Rise       ; clk                                              ;
;  IR_data[5]   ; clk                                              ; 6.933  ; 6.933  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.049  ; 7.049  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 6.703  ; 6.703  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.019  ; 7.019  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 6.956  ; 6.956  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 6.956  ; 6.956  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 6.795  ; 6.795  ; Rise       ; clk                                              ;
;  IR_data[15]  ; clk                                              ; 6.798  ; 6.798  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 6.723  ; 6.723  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 6.527  ; 6.527  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 6.792  ; 6.792  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 6.876  ; 6.876  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 6.825  ; 6.825  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 6.923  ; 6.923  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 6.536  ; 6.536  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 6.808  ; 6.808  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 6.854  ; 6.854  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 6.823  ; 6.823  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 6.870  ; 6.870  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.876  ; 6.876  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 6.815  ; 6.815  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.462  ; 9.462  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.262  ; 9.262  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.996  ; 8.996  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.952  ; 8.952  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.090  ; 9.090  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.722  ; 8.722  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.125  ; 9.125  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.140  ; 9.140  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.306  ; 9.306  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.926  ; 8.926  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.923  ; 8.923  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.883  ; 8.883  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.378  ; 9.378  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.462  ; 9.462  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.737  ; 8.737  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.364  ; 9.364  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.141  ; 9.141  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 9.857  ; 9.857  ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 9.870  ; 9.870  ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 9.970  ; 9.970  ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.604 ; 10.604 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 9.863  ; 9.863  ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.094 ; 10.094 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 9.955  ; 9.955  ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.086 ; 10.086 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.583 ; 10.583 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.074 ; 10.074 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 9.857  ; 9.857  ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 9.884  ; 9.884  ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.114 ; 10.114 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.171 ; 10.171 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.967  ; 9.967  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 9.898  ; 9.898  ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.209 ; 10.209 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 6.703  ; 6.703  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 6.817  ; 6.817  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 6.806  ; 6.806  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 6.996  ; 6.996  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.180  ; 7.180  ; Rise       ; clk                                              ;
;  IR_data[5]   ; clk                                              ; 6.933  ; 6.933  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.049  ; 7.049  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 6.703  ; 6.703  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.019  ; 7.019  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 6.956  ; 6.956  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 6.956  ; 6.956  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 6.795  ; 6.795  ; Rise       ; clk                                              ;
;  IR_data[15]  ; clk                                              ; 6.798  ; 6.798  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 6.527  ; 6.527  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 6.723  ; 6.723  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 6.527  ; 6.527  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 6.792  ; 6.792  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 6.876  ; 6.876  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 6.825  ; 6.825  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 6.923  ; 6.923  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 6.536  ; 6.536  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 6.808  ; 6.808  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 6.854  ; 6.854  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 6.823  ; 6.823  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 6.870  ; 6.870  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.876  ; 6.876  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 6.815  ; 6.815  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.722  ; 8.722  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.262  ; 9.262  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.996  ; 8.996  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.952  ; 8.952  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.090  ; 9.090  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.722  ; 8.722  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.125  ; 9.125  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.140  ; 9.140  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.306  ; 9.306  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.926  ; 8.926  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.923  ; 8.923  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.883  ; 8.883  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.378  ; 9.378  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.462  ; 9.462  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.737  ; 8.737  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.364  ; 9.364  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.141  ; 9.141  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.966 ; -123.404      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.632 ; -8.930        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.584 ; -65.235       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.503 ; -7.789        ;
+--------------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.014 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.594 ; -8.379        ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -341.716      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -16.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.966 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.949      ;
; -1.966 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.949      ;
; -1.966 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.949      ;
; -1.966 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.949      ;
; -1.966 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.949      ;
; -1.966 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.949      ;
; -1.960 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.943      ;
; -1.960 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.943      ;
; -1.960 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.943      ;
; -1.960 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.943      ;
; -1.960 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.943      ;
; -1.960 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.943      ;
; -1.949 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.932      ;
; -1.949 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.932      ;
; -1.949 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.932      ;
; -1.949 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.932      ;
; -1.949 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.932      ;
; -1.949 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.932      ;
; -1.900 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.883      ;
; -1.900 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.883      ;
; -1.900 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.883      ;
; -1.900 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.883      ;
; -1.900 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.883      ;
; -1.900 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.883      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.880      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.880      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.880      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.880      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.880      ;
; -1.897 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.880      ;
; -1.889 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.872      ;
; -1.889 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.872      ;
; -1.889 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.872      ;
; -1.889 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.872      ;
; -1.889 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.872      ;
; -1.889 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.872      ;
; -1.878 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.861      ;
; -1.878 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.861      ;
; -1.878 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.861      ;
; -1.878 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.861      ;
; -1.878 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.861      ;
; -1.878 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.861      ;
; -1.876 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.859      ;
; -1.876 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.859      ;
; -1.876 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.859      ;
; -1.876 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.859      ;
; -1.876 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.859      ;
; -1.876 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.859      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.817      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.817      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.817      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.817      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.817      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.817      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.816      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.816      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.816      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.816      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.816      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.816      ;
; -1.826 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.809      ;
; -1.826 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.809      ;
; -1.826 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.809      ;
; -1.826 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.809      ;
; -1.826 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.809      ;
; -1.826 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.809      ;
; -1.771 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.754      ;
; -1.771 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.754      ;
; -1.771 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.754      ;
; -1.771 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.754      ;
; -1.771 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.754      ;
; -1.771 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.754      ;
; -1.761 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.744      ;
; -1.761 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.744      ;
; -1.761 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.744      ;
; -1.761 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.744      ;
; -1.761 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.744      ;
; -1.761 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.744      ;
; -1.757 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.740      ;
; -1.757 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.740      ;
; -1.757 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.740      ;
; -1.757 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.740      ;
; -1.757 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.740      ;
; -1.757 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.740      ;
; -1.726 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.709      ;
; -1.726 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.709      ;
; -1.726 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.709      ;
; -1.726 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.709      ;
; -1.726 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.709      ;
; -1.726 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.709      ;
; -1.714 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.697      ;
; -1.714 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.697      ;
; -1.714 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.697      ;
; -1.714 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.697      ;
; -1.714 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.697      ;
; -1.714 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; -0.016     ; 2.697      ;
; -1.694 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; clk          ; clk         ; 1.000        ; -0.079     ; 2.647      ;
; -1.694 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; clk          ; clk         ; 1.000        ; -0.079     ; 2.647      ;
; -1.694 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; clk          ; clk         ; 1.000        ; -0.079     ; 2.647      ;
; -1.694 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; clk          ; clk         ; 1.000        ; -0.079     ; 2.647      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.632 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.468      ;
; -0.632 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.468      ;
; -0.632 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.468      ;
; -0.629 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.465      ;
; -0.629 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.465      ;
; -0.629 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.465      ;
; -0.628 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.453      ;
; -0.628 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.453      ;
; -0.628 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.453      ;
; -0.627 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.463      ;
; -0.627 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.463      ;
; -0.627 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.463      ;
; -0.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.462      ;
; -0.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.462      ;
; -0.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.462      ;
; -0.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.462      ;
; -0.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.462      ;
; -0.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.804      ; 2.462      ;
; -0.556 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.381      ;
; -0.556 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.381      ;
; -0.556 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.381      ;
; -0.552 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.377      ;
; -0.552 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.377      ;
; -0.552 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.377      ;
; -0.512 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.334      ;
; -0.512 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.334      ;
; -0.512 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.334      ;
; -0.512 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.334      ;
; -0.512 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.334      ;
; -0.512 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.334      ;
; -0.511 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.333      ;
; -0.511 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.333      ;
; -0.511 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.333      ;
; -0.509 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.331      ;
; -0.509 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.331      ;
; -0.509 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.331      ;
; -0.509 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.331      ;
; -0.509 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.331      ;
; -0.509 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.331      ;
; -0.505 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.330      ;
; -0.505 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.330      ;
; -0.505 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.330      ;
; -0.504 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.329      ;
; -0.504 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.329      ;
; -0.504 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.793      ; 2.329      ;
; -0.492 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.314      ;
; -0.492 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.314      ;
; -0.492 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.790      ; 2.314      ;
; 0.359  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.535      ;
; 0.418  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.487      ;
; 0.420  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.485      ;
; 0.423  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.482      ;
; 0.423  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.482      ;
; 0.423  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.482      ;
; 0.462  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.432      ;
; 0.465  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.429      ;
; 0.470  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.424      ;
; 0.475  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.419      ;
; 0.477  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.417      ;
; 0.503  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.391      ;
; 0.529  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.376      ;
; 0.531  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.374      ;
; 0.534  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.371      ;
; 0.534  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.371      ;
; 0.534  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.371      ;
; 0.534  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.371      ;
; 0.536  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.369      ;
; 0.536  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.369      ;
; 0.538  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.367      ;
; 0.539  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.366      ;
; 0.539  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.366      ;
; 0.539  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.366      ;
; 0.541  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.364      ;
; 0.541  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.364      ;
; 0.541  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.364      ;
; 0.553  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.341      ;
; 0.562  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.343      ;
; 0.564  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.341      ;
; 0.567  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.338      ;
; 0.567  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.338      ;
; 0.567  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.338      ;
; 0.573  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.321      ;
; 0.576  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.318      ;
; 0.578  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.316      ;
; 0.580  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.314      ;
; 0.581  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.313      ;
; 0.583  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.311      ;
; 0.589  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.305      ;
; 0.592  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.302      ;
; 0.599  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.295      ;
; 0.606  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.288      ;
; 0.609  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.285      ;
; 0.612  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.293      ;
; 0.614  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.291      ;
; 0.617  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.288      ;
; 0.617  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.288      ;
; 0.617  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10]                                                                ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.873      ; 1.288      ;
; 0.623  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.862      ; 1.271      ;
; 0.643  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.859      ; 1.248      ;
; 0.643  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]                                                                 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.859      ; 1.248      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.584 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 0.367      ;
; -1.245 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 0.706      ;
; -1.244 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 0.707      ;
; -1.242 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 0.709      ;
; -1.240 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 0.711      ;
; -1.240 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.658      ; 0.711      ;
; -1.207 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.723      ; 0.795      ;
; -1.207 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.723      ; 0.795      ;
; -1.207 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.723      ; 0.795      ;
; -1.096 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.669      ; 0.866      ;
; -1.095 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.853      ;
; -1.084 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.658      ; 0.367      ;
; -1.043 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.669      ; 0.919      ;
; -1.041 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.669      ; 0.921      ;
; -1.038 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.669      ; 0.924      ;
; -1.038 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.669      ; 0.924      ;
; -1.024 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.924      ;
; -1.023 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.925      ;
; -1.022 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.926      ;
; -1.022 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.569      ; 0.840      ;
; -1.021 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.927      ;
; -1.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.655      ; 0.929      ;
; -1.013 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_we_reg                        ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.730      ; 0.996      ;
; -0.943 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.054      ;
; -0.942 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.055      ;
; -0.940 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.057      ;
; -0.940 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.057      ;
; -0.925 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.072      ;
; -0.912 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.085      ;
; -0.898 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.049      ;
; -0.847 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.150      ;
; -0.846 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.151      ;
; -0.844 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.153      ;
; -0.840 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.157      ;
; -0.838 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.159      ;
; -0.833 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.719      ; 1.165      ;
; -0.785 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff14|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.653      ; 1.161      ;
; -0.785 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.653      ; 1.161      ;
; -0.785 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff15|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.653      ; 1.161      ;
; -0.785 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.653      ; 1.161      ;
; -0.785 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.162      ;
; -0.785 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.162      ;
; -0.785 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.162      ;
; -0.785 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff2|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.654      ; 1.162      ;
; -0.783 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[5]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.176      ;
; -0.783 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.176      ;
; -0.783 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[2]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.176      ;
; -0.783 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.176      ;
; -0.783 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.176      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.781 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.164      ;
; -0.780 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff5|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.179      ;
; -0.780 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff4|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.666      ; 1.179      ;
; -0.766 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.569      ; 1.096      ;
; -0.765 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff0|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 1.179      ;
; -0.765 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff1|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 1.179      ;
; -0.745 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.658      ; 0.706      ;
; -0.744 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.658      ; 0.707      ;
; -0.742 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.658      ; 0.709      ;
; -0.740 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.658      ; 0.711      ;
; -0.740 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.658      ; 0.711      ;
; -0.707 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.723      ; 0.795      ;
; -0.707 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.723      ; 0.795      ;
; -0.707 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.723      ; 0.795      ;
; -0.645 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.352      ;
; -0.598 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.399      ;
; -0.596 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.669      ; 0.866      ;
; -0.595 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.853      ;
; -0.593 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.404      ;
; -0.589 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.408      ;
; -0.585 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.718      ; 1.412      ;
; -0.543 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.669      ; 0.919      ;
; -0.541 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.669      ; 0.921      ;
; -0.538 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.669      ; 0.924      ;
; -0.538 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.669      ; 0.924      ;
; -0.524 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.924      ;
; -0.523 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.925      ;
; -0.522 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.926      ;
; -0.522 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.569      ; 0.840      ;
; -0.521 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.927      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.655      ; 0.929      ;
; -0.513 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_we_reg                        ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.730      ; 0.996      ;
; -0.443 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.718      ; 1.054      ;
; -0.442 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.718      ; 1.055      ;
; -0.440 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.718      ; 1.057      ;
; -0.440 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.718      ; 1.057      ;
; -0.425 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.718      ; 1.072      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.503 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.507      ;
; -0.503 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.507      ;
; -0.502 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.508      ;
; -0.500 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.510      ;
; -0.499 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.511      ;
; -0.498 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.512      ;
; -0.496 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.514      ;
; -0.492 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.518      ;
; -0.490 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.520      ;
; -0.490 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.520      ;
; -0.489 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.521      ;
; -0.488 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.522      ;
; -0.488 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.522      ;
; -0.480 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.530      ;
; -0.477 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.533      ;
; -0.394 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.858      ; 0.616      ;
; -0.033 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 0.978      ;
; -0.030 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 0.981      ;
; -0.029 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 0.982      ;
; -0.028 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 0.983      ;
; -0.027 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 0.984      ;
; -0.027 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 0.984      ;
; -0.009 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.002      ;
; -0.006 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.005      ;
; -0.005 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.006      ;
; -0.004 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.007      ;
; -0.003 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.008      ;
; -0.003 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.008      ;
; 0.024  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.038      ;
; 0.027  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.041      ;
; 0.037  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.048      ;
; 0.040  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.051      ;
; 0.041  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.052      ;
; 0.042  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.053      ;
; 0.043  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.054      ;
; 0.043  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.054      ;
; 0.048  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.062      ;
; 0.051  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.065      ;
; 0.087  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.098      ;
; 0.090  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.101      ;
; 0.091  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.102      ;
; 0.092  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.103      ;
; 0.093  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.104      ;
; 0.093  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.104      ;
; 0.094  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.108      ;
; 0.097  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.111      ;
; 0.113  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.124      ;
; 0.115  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.126      ;
; 0.116  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.127      ;
; 0.117  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.128      ;
; 0.118  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.129      ;
; 0.118  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.129      ;
; 0.119  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.130      ;
; 0.119  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.130      ;
; 0.119  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.130      ;
; 0.120  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.131      ;
; 0.120  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.131      ;
; 0.121  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.132      ;
; 0.121  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.132      ;
; 0.123  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.134      ;
; 0.124  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.135      ;
; 0.125  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.136      ;
; 0.126  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.137      ;
; 0.126  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.137      ;
; 0.144  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.158      ;
; 0.147  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[6]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.161      ;
; 0.151  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.165      ;
; 0.154  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.168      ;
; 0.170  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.184      ;
; 0.172  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.186      ;
; 0.173  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.187      ;
; 0.175  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[2]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.189      ;
; 0.175  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.189      ;
; 0.177  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.191      ;
; 0.178  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.192      ;
; 0.180  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.194      ;
; 0.193  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.218      ;
; 0.193  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.218      ;
; 0.193  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.218      ;
; 0.196  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.221      ;
; 0.198  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.223      ;
; 0.217  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.242      ;
; 0.217  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.242      ;
; 0.217  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.242      ;
; 0.220  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.245      ;
; 0.221  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.235      ;
; 0.222  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.247      ;
; 0.224  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.238      ;
; 0.231  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.242      ;
; 0.234  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.245      ;
; 0.235  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.246      ;
; 0.236  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.247      ;
; 0.237  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.248      ;
; 0.237  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[5]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.859      ; 1.248      ;
; 0.257  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[4]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.862      ; 1.271      ;
; 0.263  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.288      ;
; 0.263  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.288      ;
; 0.263  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.288      ;
; 0.266  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.291      ;
; 0.268  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.873      ; 1.293      ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                             ;
+-------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.014 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 1.101      ;
; 0.089 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.084      ; 1.027      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.136 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; 0.083      ; 0.979      ;
; 0.211 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; 0.084      ; 0.905      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.899 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.652      ; 1.426      ;
; 0.974 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.653      ; 1.352      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.399 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.652      ; 1.426      ;
; 1.474 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.653      ; 1.352      ;
+-------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.594 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.653      ; 1.352      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.519 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.652      ; 1.426      ;
; -0.094 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.653      ; 1.352      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; -0.019 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.652      ; 1.426      ;
; 0.669  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; 0.084      ; 0.905      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.744  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 0.979      ;
; 0.791  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; 0.084      ; 1.027      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
; 0.866  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; 0.083      ; 1.101      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_we_reg                        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~porta_we_reg                        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a0~portb_address_reg5                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_c0l1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|datac                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[9]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 6.137 ; 6.137 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.830 ; 5.830 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.828 ; 5.828 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.137 ; 6.137 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.813 ; 5.813 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.922 ; 5.922 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.820 ; 5.820 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.921 ; 5.921 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.119 ; 6.119 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.910 ; 5.910 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.815 ; 5.815 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 5.839 ; 5.839 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.937 ; 5.937 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.990 ; 5.990 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.892 ; 5.892 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.832 ; 5.832 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.982 ; 5.982 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 4.018 ; 4.018 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 3.813 ; 3.813 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 3.805 ; 3.805 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.018 ; 4.018 ; Rise       ; clk                                              ;
;  IR_data[5]   ; clk                                              ; 3.907 ; 3.907 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 3.743 ; 3.743 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 3.882 ; 3.882 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 3.782 ; 3.782 ; Rise       ; clk                                              ;
;  IR_data[15]  ; clk                                              ; 3.798 ; 3.798 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.876 ; 3.876 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.876 ; 3.876 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.752 ; 3.752 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 3.669 ; 3.669 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 3.796 ; 3.796 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 3.848 ; 3.848 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.809 ; 3.809 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.847 ; 3.847 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 3.868 ; 3.868 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 3.688 ; 3.688 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 3.791 ; 3.791 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 3.835 ; 3.835 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 3.809 ; 3.809 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.851 ; 3.851 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.857 ; 3.857 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.804 ; 3.804 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 3.838 ; 3.838 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.042 ; 5.042 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.970 ; 4.970 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.791 ; 4.791 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.819 ; 4.819 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.860 ; 4.860 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.714 ; 4.714 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.885 ; 4.885 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.903 ; 4.903 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.957 ; 4.957 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.791 ; 4.791 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.798 ; 4.798 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.779 ; 4.779 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.032 ; 5.032 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.042 ; 5.042 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.697 ; 4.697 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.996 ; 4.996 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.897 ; 4.897 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.813 ; 5.813 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.830 ; 5.830 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.828 ; 5.828 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.137 ; 6.137 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.813 ; 5.813 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.922 ; 5.922 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.820 ; 5.820 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.921 ; 5.921 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.119 ; 6.119 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.910 ; 5.910 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.815 ; 5.815 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 5.839 ; 5.839 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.937 ; 5.937 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.990 ; 5.990 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.892 ; 5.892 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.832 ; 5.832 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.982 ; 5.982 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.743 ; 3.743 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 3.813 ; 3.813 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 3.805 ; 3.805 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.018 ; 4.018 ; Rise       ; clk                                              ;
;  IR_data[5]   ; clk                                              ; 3.907 ; 3.907 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 3.743 ; 3.743 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 3.882 ; 3.882 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 3.782 ; 3.782 ; Rise       ; clk                                              ;
;  IR_data[15]  ; clk                                              ; 3.798 ; 3.798 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.669 ; 3.669 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.876 ; 3.876 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.752 ; 3.752 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 3.669 ; 3.669 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 3.796 ; 3.796 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 3.848 ; 3.848 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.809 ; 3.809 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.847 ; 3.847 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 3.868 ; 3.868 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 3.688 ; 3.688 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 3.791 ; 3.791 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 3.835 ; 3.835 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 3.809 ; 3.809 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.851 ; 3.851 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.857 ; 3.857 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.804 ; 3.804 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 3.838 ; 3.838 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.697 ; 4.697 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.970 ; 4.970 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.791 ; 4.791 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.819 ; 4.819 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.860 ; 4.860 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.714 ; 4.714 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.885 ; 4.885 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.903 ; 4.903 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.957 ; 4.957 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.791 ; 4.791 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.798 ; 4.798 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.779 ; 4.779 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.032 ; 5.032 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.042 ; 5.042 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.697 ; 4.697 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.996 ; 4.996 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.897 ; 4.897 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -4.295   ; -2.542  ; -1.271   ; -0.594  ; -1.627              ;
;  clk                                              ; -4.295   ; -2.542  ; -1.271   ; -0.594  ; -1.627              ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.235   ; -1.160  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                   ; -332.314 ; -90.815 ; -20.183  ; -8.379  ; -357.716            ;
;  clk                                              ; -315.251 ; -72.857 ; -20.183  ; -8.379  ; -341.716            ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -17.063  ; -17.958 ; N/A      ; N/A     ; -16.000             ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.604 ; 10.604 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 9.870  ; 9.870  ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 9.970  ; 9.970  ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 10.604 ; 10.604 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 9.863  ; 9.863  ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.094 ; 10.094 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 9.955  ; 9.955  ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.086 ; 10.086 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 10.583 ; 10.583 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.074 ; 10.074 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 9.857  ; 9.857  ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 9.884  ; 9.884  ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.114 ; 10.114 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 10.171 ; 10.171 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.967  ; 9.967  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 9.898  ; 9.898  ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.209 ; 10.209 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.180  ; 7.180  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 6.817  ; 6.817  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 6.806  ; 6.806  ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 6.996  ; 6.996  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.180  ; 7.180  ; Rise       ; clk                                              ;
;  IR_data[5]   ; clk                                              ; 6.933  ; 6.933  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.049  ; 7.049  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 6.703  ; 6.703  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.019  ; 7.019  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 6.956  ; 6.956  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 6.956  ; 6.956  ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 6.795  ; 6.795  ; Rise       ; clk                                              ;
;  IR_data[15]  ; clk                                              ; 6.798  ; 6.798  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 6.723  ; 6.723  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 6.527  ; 6.527  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 6.792  ; 6.792  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 6.876  ; 6.876  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 6.825  ; 6.825  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 6.923  ; 6.923  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 6.536  ; 6.536  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 6.808  ; 6.808  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 6.854  ; 6.854  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 6.823  ; 6.823  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 6.870  ; 6.870  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.876  ; 6.876  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 6.815  ; 6.815  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 6.856  ; 6.856  ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.462  ; 9.462  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.262  ; 9.262  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.996  ; 8.996  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.952  ; 8.952  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.090  ; 9.090  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.722  ; 8.722  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.125  ; 9.125  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.140  ; 9.140  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.306  ; 9.306  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.926  ; 8.926  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.923  ; 8.923  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.883  ; 8.883  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.378  ; 9.378  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.462  ; 9.462  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.737  ; 8.737  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.364  ; 9.364  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 9.141  ; 9.141  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.813 ; 5.813 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.830 ; 5.830 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.828 ; 5.828 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 6.137 ; 6.137 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.813 ; 5.813 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.922 ; 5.922 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.820 ; 5.820 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 5.921 ; 5.921 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 6.119 ; 6.119 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.910 ; 5.910 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.815 ; 5.815 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 5.839 ; 5.839 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.937 ; 5.937 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.990 ; 5.990 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.892 ; 5.892 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.832 ; 5.832 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.982 ; 5.982 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.743 ; 3.743 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 3.813 ; 3.813 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 3.805 ; 3.805 ; Rise       ; clk                                              ;
;  IR_data[2]   ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 4.018 ; 4.018 ; Rise       ; clk                                              ;
;  IR_data[5]   ; clk                                              ; 3.907 ; 3.907 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 3.743 ; 3.743 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 3.882 ; 3.882 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 3.912 ; 3.912 ; Rise       ; clk                                              ;
;  IR_data[14]  ; clk                                              ; 3.782 ; 3.782 ; Rise       ; clk                                              ;
;  IR_data[15]  ; clk                                              ; 3.798 ; 3.798 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.669 ; 3.669 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 3.876 ; 3.876 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.752 ; 3.752 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 3.669 ; 3.669 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 3.796 ; 3.796 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 3.848 ; 3.848 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.809 ; 3.809 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 3.847 ; 3.847 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 3.868 ; 3.868 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 3.688 ; 3.688 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 3.791 ; 3.791 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 3.835 ; 3.835 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 3.809 ; 3.809 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 3.851 ; 3.851 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.857 ; 3.857 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.804 ; 3.804 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 3.838 ; 3.838 ; Rise       ; clk                                              ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.697 ; 4.697 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.970 ; 4.970 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.791 ; 4.791 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.819 ; 4.819 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.860 ; 4.860 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.714 ; 4.714 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.885 ; 4.885 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.903 ; 4.903 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.957 ; 4.957 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.791 ; 4.791 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.798 ; 4.798 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.779 ; 4.779 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.032 ; 5.032 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 5.042 ; 5.042 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.697 ; 4.697 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.996 ; 4.996 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.897 ; 4.897 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 654      ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 154      ; 106      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 192      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 654      ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 154      ; 106      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 192      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 32       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 32       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 12 16:54:30 2024
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name control:controlunit|reg4:statereg|flipflop:ff0|q control:controlunit|reg4:statereg|flipflop:ff0|q
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.295
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.295      -315.251 clk 
    Info (332119):    -1.235       -17.063 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -2.542
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.542       -72.857 clk 
    Info (332119):    -1.160       -17.958 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is -1.271
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.271       -20.183 clk 
Info (332146): Worst-case removal slack is -0.545
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.545        -6.425 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -341.716 clk 
    Info (332119):    -0.500       -16.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.966
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.966      -123.404 clk 
    Info (332119):    -0.632        -8.930 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -1.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.584       -65.235 clk 
    Info (332119):    -0.503        -7.789 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is 0.014
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.014         0.000 clk 
Info (332146): Worst-case removal slack is -0.594
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.594        -8.379 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -341.716 clk 
    Info (332119):    -0.500       -16.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Mon Aug 12 16:54:31 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


