module top(
    input         clk, reset, 
    output [31:0] WriteData, DataAdr, 
    output        MemWrite
);
  
  wire [31:0] PC, Instr, ReadData; 
  
  // Instanciamos el procesador Pipelined
  riscv_pipeline rvpipe(
    .clk        (clk), 
    .reset      (reset), 
    .PCF        (PC), 
    .InstrF     (Instr), 
    .MemWriteM  (MemWrite), 
    .ALUResultM (DataAdr), 
    .WriteDataM (WriteData), 
    .ReadDataM  (ReadData)
  ); 

  imem imem(
    .a  (PC), 
    .rd (Instr)
  ); 

  dmem dmem(
    .clk (clk), 
    .we  (MemWrite), 
    .a   (DataAdr), 
    .wd  (WriteData), 
    .rd  (ReadData)
  ); 
endmodule
