<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>compute_neighbor_tables</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.499</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>284</Average-caseLatency>
            <Worst-caseLatency>559</Worst-caseLatency>
            <Best-caseRealTimeLatency>55.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.420 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.795 us</Worst-caseRealTimeLatency>
            <Interval-min>12</Interval-min>
            <Interval-max>560</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <FF>254</FF>
            <LUT>561</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>compute_neighbor_tables</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>compute_neighbor_tables</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>compute_neighbor_tables</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>compute_neighbor_tables</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>compute_neighbor_tables</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>compute_neighbor_tables</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>edge_list_address0</name>
            <Object>edge_list</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edge_list_ce0</name>
            <Object>edge_list</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edge_list_q0</name>
            <Object>edge_list</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edge_list_address1</name>
            <Object>edge_list</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edge_list_ce1</name>
            <Object>edge_list</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edge_list_q1</name>
            <Object>edge_list</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_degree_table_address0</name>
            <Object>in_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_degree_table_ce0</name>
            <Object>in_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_degree_table_q0</name>
            <Object>in_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_address0</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_ce0</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_we0</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_d0</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_q0</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_address1</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_ce1</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_we1</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_d1</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_degree_table_q1</name>
            <Object>out_degree_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>neighbor_table_offsets_address0</name>
            <Object>neighbor_table_offsets</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>neighbor_table_offsets_ce0</name>
            <Object>neighbor_table_offsets</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>neighbor_table_offsets_we0</name>
            <Object>neighbor_table_offsets</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>neighbor_table_offsets_d0</name>
            <Object>neighbor_table_offsets</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>neighbor_table_address0</name>
            <Object>neighbor_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>neighbor_table_ce0</name>
            <Object>neighbor_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>neighbor_table_we0</name>
            <Object>neighbor_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>neighbor_table_d0</name>
            <Object>neighbor_table</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>num_nodes</name>
            <Object>num_nodes</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>num_edges</name>
            <Object>num_edges</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>compute_neighbor_tables</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1_fu_100</InstName>
                    <ModuleName>compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>100</ID>
                    <BindInstances>add_ln25_fu_154_p2 csum_fu_194_p2 add_ln23_fu_175_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2_fu_111</InstName>
                    <ModuleName>compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>111</ID>
                    <BindInstances>add_ln31_fu_164_p2 neightbor_table_offsets_temp_d1</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>neightbor_table_offsets_temp_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>compute_neighbor_tables_Pipeline_VITIS_LOOP_23_1</Name>
            <Loops>
                <VITIS_LOOP_23_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.135 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_1>
                        <Name>VITIS_LOOP_23_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>50</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 50</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>97</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_154_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1" OPTYPE="add" PRAGMA="" RTLNAME="csum_fu_194_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25" URAM="0" VARIABLE="csum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_175_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_neighbor_tables_Pipeline_VITIS_LOOP_31_2</Name>
            <Loops>
                <VITIS_LOOP_31_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.499</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>253</Average-caseLatency>
                    <Worst-caseLatency>503</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.265 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.515 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 503</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_2>
                        <Name>VITIS_LOOP_31_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>500</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 501</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 2.505 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_164_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="neightbor_table_offsets_temp_d1" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:38" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_neighbor_tables</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.499</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>284</Average-caseLatency>
                    <Worst-caseLatency>559</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.795 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12 ~ 560</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>254</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>561</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="neightbor_table_offsets_temp_U" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:15" URAM="0" VARIABLE="neightbor_table_offsets_temp"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="edge_list" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="edge_list_address0" name="edge_list_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="edge_list_ce0" name="edge_list_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="edge_list_q0" name="edge_list_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="edge_list_address1" name="edge_list_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="edge_list_ce1" name="edge_list_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="edge_list_q1" name="edge_list_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_degree_table" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="in_degree_table_address0" name="in_degree_table_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_degree_table_ce0" name="in_degree_table_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_degree_table_q0" name="in_degree_table_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_degree_table" index="2" direction="unused" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_degree_table_address0" name="out_degree_table_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_degree_table_ce0" name="out_degree_table_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_degree_table_we0" name="out_degree_table_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_degree_table_d0" name="out_degree_table_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_degree_table_q0" name="out_degree_table_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="out_degree_table_address1" name="out_degree_table_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="out_degree_table_ce1" name="out_degree_table_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_degree_table_we1" name="out_degree_table_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_degree_table_d1" name="out_degree_table_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="out_degree_table_q1" name="out_degree_table_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="neighbor_table_offsets" index="3" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="neighbor_table_offsets_address0" name="neighbor_table_offsets_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="neighbor_table_offsets_ce0" name="neighbor_table_offsets_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="neighbor_table_offsets_we0" name="neighbor_table_offsets_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="neighbor_table_offsets_d0" name="neighbor_table_offsets_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="neighbor_table" index="4" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="neighbor_table_address0" name="neighbor_table_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="neighbor_table_ce0" name="neighbor_table_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="neighbor_table_we0" name="neighbor_table_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="neighbor_table_d0" name="neighbor_table_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="num_nodes" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="num_nodes" name="num_nodes" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="num_edges" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="num_edges" name="num_edges" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="edge_list_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="edge_list_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>edge_list_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="edge_list"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="edge_list_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="edge_list_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>edge_list_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="edge_list"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="edge_list_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="edge_list_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>edge_list_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="edge_list"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="edge_list_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="edge_list_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>edge_list_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="edge_list"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_degree_table_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="in_degree_table_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_degree_table_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_degree_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_degree_table_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_degree_table_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_degree_table_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_degree_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_degree_table_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="out_degree_table_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_degree_table_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_degree_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_degree_table_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_degree_table_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_degree_table_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_degree_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_degree_table_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_degree_table_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_degree_table_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_degree_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_degree_table_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="out_degree_table_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_degree_table_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_degree_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_degree_table_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_degree_table_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_degree_table_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_degree_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_degree_table_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_degree_table_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_degree_table_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_degree_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="neighbor_table_offsets_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="neighbor_table_offsets_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>neighbor_table_offsets_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="neighbor_table_offsets"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="neighbor_table_offsets_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="neighbor_table_offsets_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>neighbor_table_offsets_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="neighbor_table_offsets"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="neighbor_table_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="neighbor_table_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>neighbor_table_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="neighbor_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="neighbor_table_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="neighbor_table_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>neighbor_table_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="neighbor_table"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="num_nodes" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="num_nodes">DATA</portMap>
            </portMaps>
            <ports>
                <port>num_nodes</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="num_nodes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="num_edges" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="num_edges">DATA</portMap>
            </portMaps>
            <ports>
                <port>num_edges</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="num_edges"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="edge_list_address0">11, , </column>
                    <column name="edge_list_address1">11, , </column>
                    <column name="edge_list_q0">32, , </column>
                    <column name="edge_list_q1">32, , </column>
                    <column name="in_degree_table_address0">7, , </column>
                    <column name="in_degree_table_q0">32, , </column>
                    <column name="neighbor_table_address0">10, , </column>
                    <column name="neighbor_table_d0">32, , </column>
                    <column name="neighbor_table_offsets_address0">7, , </column>
                    <column name="neighbor_table_offsets_d0">32, , </column>
                    <column name="out_degree_table_address0">7, , </column>
                    <column name="out_degree_table_address1">7, , </column>
                    <column name="out_degree_table_d0">32, , </column>
                    <column name="out_degree_table_d1">32, , </column>
                    <column name="out_degree_table_q0">32, , </column>
                    <column name="out_degree_table_q1">32, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="num_edges">ap_none, 32, , </column>
                    <column name="num_nodes">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="edge_list">in, int*</column>
                    <column name="in_degree_table">in, int*</column>
                    <column name="out_degree_table">unused, int*</column>
                    <column name="neighbor_table_offsets">out, int*</column>
                    <column name="neighbor_table">out, int*</column>
                    <column name="num_nodes">in, int</column>
                    <column name="num_edges">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="edge_list">edge_list_address0, port, offset, </column>
                    <column name="edge_list">edge_list_ce0, port, , </column>
                    <column name="edge_list">edge_list_q0, port, , </column>
                    <column name="edge_list">edge_list_address1, port, offset, </column>
                    <column name="edge_list">edge_list_ce1, port, , </column>
                    <column name="edge_list">edge_list_q1, port, , </column>
                    <column name="in_degree_table">in_degree_table_address0, port, offset, </column>
                    <column name="in_degree_table">in_degree_table_ce0, port, , </column>
                    <column name="in_degree_table">in_degree_table_q0, port, , </column>
                    <column name="out_degree_table">out_degree_table_address0, port, offset, </column>
                    <column name="out_degree_table">out_degree_table_ce0, port, , </column>
                    <column name="out_degree_table">out_degree_table_we0, port, , </column>
                    <column name="out_degree_table">out_degree_table_d0, port, , </column>
                    <column name="out_degree_table">out_degree_table_q0, port, , </column>
                    <column name="out_degree_table">out_degree_table_address1, port, offset, </column>
                    <column name="out_degree_table">out_degree_table_ce1, port, , </column>
                    <column name="out_degree_table">out_degree_table_we1, port, , </column>
                    <column name="out_degree_table">out_degree_table_d1, port, , </column>
                    <column name="out_degree_table">out_degree_table_q1, port, , </column>
                    <column name="neighbor_table_offsets">neighbor_table_offsets_address0, port, offset, </column>
                    <column name="neighbor_table_offsets">neighbor_table_offsets_ce0, port, , </column>
                    <column name="neighbor_table_offsets">neighbor_table_offsets_we0, port, , </column>
                    <column name="neighbor_table_offsets">neighbor_table_offsets_d0, port, , </column>
                    <column name="neighbor_table">neighbor_table_address0, port, offset, </column>
                    <column name="neighbor_table">neighbor_table_ce0, port, , </column>
                    <column name="neighbor_table">neighbor_table_we0, port, , </column>
                    <column name="neighbor_table">neighbor_table_d0, port, , </column>
                    <column name="num_nodes">num_nodes, port, , </column>
                    <column name="num_edges">num_edges, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="resource" location="compute_neighbor_tables_fast.cpp:16" status="warning" parentFunction="compute_neighbor_tables" variable="neightbor_table_offsets_temp" isDirective="0" options="variable=neightbor_table_offsets_temp core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="compute_neighbor_tables_fast.cpp:24" status="valid" parentFunction="compute_neighbor_tables" variable="" isDirective="0" options="min = 1 max = 50"/>
        <Pragma type="loop_tripcount" location="compute_neighbor_tables_fast.cpp:32" status="valid" parentFunction="compute_neighbor_tables" variable="" isDirective="0" options="min = 1 max = 500"/>
    </PragmaReport>
</profile>

