Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 12 13:51:07 2019
| Host         : Victor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sap_1_timing_summary_routed.rpt -pb sap_1_timing_summary_routed.pb -rpx sap_1_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: prog_run (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: write (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.185        0.000                      0                   82        0.238        0.000                      0                   82        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.185        0.000                      0                   76        0.238        0.000                      0                   76        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.045        0.000                      0                    6        0.748        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Q_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.723ns  (logic 1.725ns (36.520%)  route 2.998ns (63.480%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.361ns = ( 17.361 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.766    14.201    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT4 (Prop_lut4_I0_O)        0.326    14.527 r  U4/U2/Q_tmp[3]_i_14/O
                         net (fo=1, routed)           0.000    14.527    U4/U2/Su
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    14.891 r  U4/U2/Q_tmp_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.568    15.459    U4/U2/Q_tmp_reg[3]_i_12_n_7
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.303    15.762 r  U4/U2/Q_tmp[1]_i_4/O
                         net (fo=1, routed)           0.535    16.297    U4/U2/Q_tmp[1]_i_4_n_1
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.421 r  U4/U2/Q_tmp[1]_i_2/O
                         net (fo=1, routed)           0.491    16.912    U4/U2/Q_tmp[1]_i_2_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    17.036 r  U4/U2/Q_tmp[1]_i_1__1/O
                         net (fo=5, routed)           0.639    17.675    U1/D[1]
    SLICE_X60Y5          FDCE                                         r  U1/Q_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.518    17.361    U1/CLK
    SLICE_X60Y5          FDCE                                         r  U1/Q_tmp_reg[1]/C
                         clock pessimism              0.565    17.926    
                         clock uncertainty           -0.035    17.891    
    SLICE_X60Y5          FDCE (Setup_fdce_C_D)       -0.031    17.860    U1/Q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         17.860    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.536ns  (logic 1.725ns (38.026%)  route 2.811ns (61.974%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.361ns = ( 17.361 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.766    14.201    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT4 (Prop_lut4_I0_O)        0.326    14.527 r  U4/U2/Q_tmp[3]_i_14/O
                         net (fo=1, routed)           0.000    14.527    U4/U2/Su
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    14.891 r  U4/U2/Q_tmp_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.568    15.459    U4/U2/Q_tmp_reg[3]_i_12_n_7
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.303    15.762 r  U4/U2/Q_tmp[1]_i_4/O
                         net (fo=1, routed)           0.535    16.297    U4/U2/Q_tmp[1]_i_4_n_1
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.421 r  U4/U2/Q_tmp[1]_i_2/O
                         net (fo=1, routed)           0.491    16.912    U4/U2/Q_tmp[1]_i_2_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    17.036 r  U4/U2/Q_tmp[1]_i_1__1/O
                         net (fo=5, routed)           0.452    17.488    U3/D[1]
    SLICE_X58Y3          FDCE                                         r  U3/Q_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.518    17.361    U3/CLK
    SLICE_X58Y3          FDCE                                         r  U3/Q_tmp_reg[1]/C
                         clock pessimism              0.565    17.926    
                         clock uncertainty           -0.035    17.891    
    SLICE_X58Y3          FDCE (Setup_fdce_C_D)       -0.072    17.819    U3/Q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                         -17.488    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.522ns  (logic 1.725ns (38.150%)  route 2.797ns (61.850%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.361ns = ( 17.361 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.766    14.201    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT4 (Prop_lut4_I0_O)        0.326    14.527 r  U4/U2/Q_tmp[3]_i_14/O
                         net (fo=1, routed)           0.000    14.527    U4/U2/Su
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    14.891 r  U4/U2/Q_tmp_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.568    15.459    U4/U2/Q_tmp_reg[3]_i_12_n_7
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.303    15.762 r  U4/U2/Q_tmp[1]_i_4/O
                         net (fo=1, routed)           0.535    16.297    U4/U2/Q_tmp[1]_i_4_n_1
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.421 r  U4/U2/Q_tmp[1]_i_2/O
                         net (fo=1, routed)           0.491    16.912    U4/U2/Q_tmp[1]_i_2_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    17.036 r  U4/U2/Q_tmp[1]_i_1__1/O
                         net (fo=5, routed)           0.437    17.473    U8/D[1]
    SLICE_X59Y3          FDCE                                         r  U8/Q_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.518    17.361    U8/CLK
    SLICE_X59Y3          FDCE                                         r  U8/Q_tmp_reg[1]/C
                         clock pessimism              0.565    17.926    
                         clock uncertainty           -0.035    17.891    
    SLICE_X59Y3          FDCE (Setup_fdce_C_D)       -0.072    17.819    U8/Q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                         -17.473    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Q_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.448ns  (logic 1.725ns (38.785%)  route 2.723ns (61.215%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.361ns = ( 17.361 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.766    14.201    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT4 (Prop_lut4_I0_O)        0.326    14.527 r  U4/U2/Q_tmp[3]_i_14/O
                         net (fo=1, routed)           0.000    14.527    U4/U2/Su
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    14.891 r  U4/U2/Q_tmp_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.568    15.459    U4/U2/Q_tmp_reg[3]_i_12_n_7
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.303    15.762 r  U4/U2/Q_tmp[1]_i_4/O
                         net (fo=1, routed)           0.535    16.297    U4/U2/Q_tmp[1]_i_4_n_1
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.421 r  U4/U2/Q_tmp[1]_i_2/O
                         net (fo=1, routed)           0.491    16.912    U4/U2/Q_tmp[1]_i_2_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    17.036 r  U4/U2/Q_tmp[1]_i_1__1/O
                         net (fo=5, routed)           0.363    17.399    U5/D[1]
    SLICE_X59Y6          FDCE                                         r  U5/Q_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.518    17.361    U5/CLK
    SLICE_X59Y6          FDCE                                         r  U5/Q_tmp_reg[1]/C
                         clock pessimism              0.565    17.926    
                         clock uncertainty           -0.035    17.891    
    SLICE_X59Y6          FDCE (Setup_fdce_C_D)       -0.067    17.824    U5/Q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         17.824    
                         arrival time                         -17.399    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U7/Q_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.448ns  (logic 1.725ns (38.785%)  route 2.723ns (61.215%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.361ns = ( 17.361 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.766    14.201    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT4 (Prop_lut4_I0_O)        0.326    14.527 r  U4/U2/Q_tmp[3]_i_14/O
                         net (fo=1, routed)           0.000    14.527    U4/U2/Su
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    14.891 r  U4/U2/Q_tmp_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.568    15.459    U4/U2/Q_tmp_reg[3]_i_12_n_7
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.303    15.762 r  U4/U2/Q_tmp[1]_i_4/O
                         net (fo=1, routed)           0.535    16.297    U4/U2/Q_tmp[1]_i_4_n_1
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.421 r  U4/U2/Q_tmp[1]_i_2/O
                         net (fo=1, routed)           0.491    16.912    U4/U2/Q_tmp[1]_i_2_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    17.036 r  U4/U2/Q_tmp[1]_i_1__1/O
                         net (fo=5, routed)           0.363    17.399    U7/D[1]
    SLICE_X59Y5          FDCE                                         r  U7/Q_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.518    17.361    U7/CLK
    SLICE_X59Y5          FDCE                                         r  U7/Q_tmp_reg[1]/C
                         clock pessimism              0.565    17.926    
                         clock uncertainty           -0.035    17.891    
    SLICE_X59Y5          FDCE (Setup_fdce_C_D)       -0.040    17.851    U7/Q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                         -17.399    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U7/Q_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.371ns  (logic 1.912ns (43.744%)  route 2.459ns (56.256%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 17.362 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.765    14.200    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.298    14.498 r  U4/U2/Q_tmp[3]_i_17/O
                         net (fo=1, routed)           0.000    14.498    U4/U2/Q_tmp[3]_i_17_n_1
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.078 r  U4/U2/Q_tmp_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.317    15.395    U4/U2/Q_tmp_reg[3]_i_12_n_6
    SLICE_X60Y3          LUT6 (Prop_lut6_I0_O)        0.302    15.697 r  U4/U2/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.412    16.109    U4/U2/Q_tmp[2]_i_4_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    16.233 r  U4/U2/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.302    16.535    U4/U2/Q_tmp[2]_i_2_n_1
    SLICE_X58Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.659 r  U4/U2/Q_tmp[2]_i_1__1/O
                         net (fo=5, routed)           0.663    17.322    U7/D[2]
    SLICE_X62Y4          FDCE                                         r  U7/Q_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.519    17.362    U7/CLK
    SLICE_X62Y4          FDCE                                         r  U7/Q_tmp_reg[2]/C
                         clock pessimism              0.551    17.913    
                         clock uncertainty           -0.035    17.878    
    SLICE_X62Y4          FDCE (Setup_fdce_C_D)       -0.067    17.811    U7/Q_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         17.811    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Q_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.359ns  (logic 1.912ns (43.860%)  route 2.447ns (56.140%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.361ns = ( 17.361 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.765    14.200    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.298    14.498 r  U4/U2/Q_tmp[3]_i_17/O
                         net (fo=1, routed)           0.000    14.498    U4/U2/Q_tmp[3]_i_17_n_1
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.078 r  U4/U2/Q_tmp_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.317    15.395    U4/U2/Q_tmp_reg[3]_i_12_n_6
    SLICE_X60Y3          LUT6 (Prop_lut6_I0_O)        0.302    15.697 r  U4/U2/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.412    16.109    U4/U2/Q_tmp[2]_i_4_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    16.233 r  U4/U2/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.302    16.535    U4/U2/Q_tmp[2]_i_2_n_1
    SLICE_X58Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.659 r  U4/U2/Q_tmp[2]_i_1__1/O
                         net (fo=5, routed)           0.651    17.310    U1/D[2]
    SLICE_X60Y5          FDCE                                         r  U1/Q_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.518    17.361    U1/CLK
    SLICE_X60Y5          FDCE                                         r  U1/Q_tmp_reg[2]/C
                         clock pessimism              0.565    17.926    
                         clock uncertainty           -0.035    17.891    
    SLICE_X60Y5          FDCE (Setup_fdce_C_D)       -0.045    17.846    U1/Q_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         17.846    
                         arrival time                         -17.310    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.358ns  (logic 1.912ns (43.870%)  route 2.446ns (56.130%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.361ns = ( 17.361 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.765    14.200    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.298    14.498 r  U4/U2/Q_tmp[3]_i_17/O
                         net (fo=1, routed)           0.000    14.498    U4/U2/Q_tmp[3]_i_17_n_1
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.078 r  U4/U2/Q_tmp_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.317    15.395    U4/U2/Q_tmp_reg[3]_i_12_n_6
    SLICE_X60Y3          LUT6 (Prop_lut6_I0_O)        0.302    15.697 r  U4/U2/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.412    16.109    U4/U2/Q_tmp[2]_i_4_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    16.233 r  U4/U2/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.302    16.535    U4/U2/Q_tmp[2]_i_2_n_1
    SLICE_X58Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.659 r  U4/U2/Q_tmp[2]_i_1__1/O
                         net (fo=5, routed)           0.650    17.309    U8/D[2]
    SLICE_X61Y6          FDCE                                         r  U8/Q_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.518    17.361    U8/CLK
    SLICE_X61Y6          FDCE                                         r  U8/Q_tmp_reg[2]/C
                         clock pessimism              0.565    17.926    
                         clock uncertainty           -0.035    17.891    
    SLICE_X61Y6          FDCE (Setup_fdce_C_D)       -0.040    17.851    U8/Q_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Q_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.233ns  (logic 1.912ns (45.173%)  route 2.321ns (54.827%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.361ns = ( 17.361 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.765    14.200    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.298    14.498 r  U4/U2/Q_tmp[3]_i_17/O
                         net (fo=1, routed)           0.000    14.498    U4/U2/Q_tmp[3]_i_17_n_1
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.078 r  U4/U2/Q_tmp_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.317    15.395    U4/U2/Q_tmp_reg[3]_i_12_n_6
    SLICE_X60Y3          LUT6 (Prop_lut6_I0_O)        0.302    15.697 r  U4/U2/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.412    16.109    U4/U2/Q_tmp[2]_i_4_n_1
    SLICE_X59Y4          LUT2 (Prop_lut2_I0_O)        0.124    16.233 r  U4/U2/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.302    16.535    U4/U2/Q_tmp[2]_i_2_n_1
    SLICE_X58Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.659 r  U4/U2/Q_tmp[2]_i_1__1/O
                         net (fo=5, routed)           0.524    17.184    U5/D[2]
    SLICE_X61Y5          FDCE                                         r  U5/Q_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.518    17.361    U5/CLK
    SLICE_X61Y5          FDCE                                         r  U5/Q_tmp_reg[2]/C
                         clock pessimism              0.565    17.926    
                         clock uncertainty           -0.035    17.891    
    SLICE_X61Y5          FDCE (Setup_fdce_C_D)       -0.067    17.824    U5/Q_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         17.824    
                         arrival time                         -17.184    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.237ns  (logic 1.976ns (46.642%)  route 2.261ns (53.358%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 17.362 - 10.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.484    13.435 r  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.765    14.200    U4/U2/Q_tmp_reg[3]
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.298    14.498 r  U4/U2/Q_tmp[3]_i_17/O
                         net (fo=1, routed)           0.000    14.498    U4/U2/Q_tmp[3]_i_17_n_1
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.138 r  U4/U2/Q_tmp_reg[3]_i_12/O[3]
                         net (fo=1, routed)           0.435    15.574    U4/U2/Q_tmp_reg[3]_i_12_n_5
    SLICE_X61Y5          LUT6 (Prop_lut6_I0_O)        0.306    15.880 r  U4/U2/Q_tmp[3]_i_5/O
                         net (fo=1, routed)           0.394    16.274    U4/U2/Q_tmp[3]_i_5_n_1
    SLICE_X59Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.398 r  U4/U2/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.294    16.692    U4/U2/Q_tmp[3]_i_3_n_1
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.124    16.816 r  U4/U2/Q_tmp[3]_i_2__0/O
                         net (fo=5, routed)           0.372    17.188    U3/D[3]
    SLICE_X62Y5          FDCE                                         r  U3/Q_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    15.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.519    17.362    U3/CLK
    SLICE_X62Y5          FDCE                                         r  U3/Q_tmp_reg[3]/C
                         clock pessimism              0.551    17.913    
                         clock uncertainty           -0.035    17.878    
    SLICE_X62Y5          FDCE (Setup_fdce_C_D)       -0.040    17.838    U3/Q_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         17.838    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                  0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U4/U4/T_temp_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[5]/D
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 8.326 - 5.000 ) 
    Source Clock Delay      (SCD):    2.474ns = ( 7.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.214     6.854    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.595     7.474    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.146     7.620 r  U4/U4/T_temp_reg[0]/Q
                         net (fo=1, routed)           0.170     7.790    U4/U4/T_temp_reg_n_1_[0]
    SLICE_X63Y4          FDPE                                         r  U4/U4/T_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.238     7.432    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.326    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDPE                                         r  U4/U4/T_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.852     7.474    
    SLICE_X63Y4          FDPE (Hold_fdpe_C_D)         0.078     7.552    U4/U4/T_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.552    
                         arrival time                           7.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.450    U9/clk
    SLICE_X53Y0          FDRE                                         r  U9/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U9/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.104     1.695    U9/refresh_counter_reg_n_1_[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.805 r  U9/refresh_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.805    U9/refresh_counter_reg[0]_i_1_n_7
    SLICE_X53Y0          FDRE                                         r  U9/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     1.965    U9/clk
    SLICE_X53Y0          FDRE                                         r  U9/refresh_counter_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    U9/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.449    U9/clk
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U9/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.698    U9/refresh_counter_reg_n_1_[15]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  U9/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    U9/refresh_counter_reg[12]_i_1_n_5
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.964    U9/clk
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[15]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X53Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    U9/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.450    U9/clk
    SLICE_X53Y2          FDRE                                         r  U9/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U9/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.699    U9/refresh_counter_reg_n_1_[11]
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  U9/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    U9/refresh_counter_reg[8]_i_1_n_5
    SLICE_X53Y2          FDRE                                         r  U9/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     1.965    U9/clk
    SLICE_X53Y2          FDRE                                         r  U9/refresh_counter_reg[11]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    U9/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.450    U9/clk
    SLICE_X53Y0          FDRE                                         r  U9/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U9/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.699    U9/refresh_counter_reg_n_1_[3]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  U9/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    U9/refresh_counter_reg[0]_i_1_n_5
    SLICE_X53Y0          FDRE                                         r  U9/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     1.965    U9/clk
    SLICE_X53Y0          FDRE                                         r  U9/refresh_counter_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    U9/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.450    U9/clk
    SLICE_X53Y1          FDRE                                         r  U9/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U9/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.699    U9/refresh_counter_reg_n_1_[7]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  U9/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    U9/refresh_counter_reg[4]_i_1_n_5
    SLICE_X53Y1          FDRE                                         r  U9/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     1.965    U9/clk
    SLICE_X53Y1          FDRE                                         r  U9/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    U9/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.449    U9/clk
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U9/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.695    U9/refresh_counter_reg_n_1_[12]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  U9/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    U9/refresh_counter_reg[12]_i_1_n_8
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.964    U9/clk
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[12]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X53Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    U9/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.450    U9/clk
    SLICE_X53Y1          FDRE                                         r  U9/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U9/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.696    U9/refresh_counter_reg_n_1_[4]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  U9/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    U9/refresh_counter_reg[4]_i_1_n_8
    SLICE_X53Y1          FDRE                                         r  U9/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     1.965    U9/clk
    SLICE_X53Y1          FDRE                                         r  U9/refresh_counter_reg[4]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    U9/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.450    U9/clk
    SLICE_X53Y2          FDRE                                         r  U9/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U9/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.696    U9/refresh_counter_reg_n_1_[8]
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  U9/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    U9/refresh_counter_reg[8]_i_1_n_8
    SLICE_X53Y2          FDRE                                         r  U9/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     1.965    U9/clk
    SLICE_X53Y2          FDRE                                         r  U9/refresh_counter_reg[8]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X53Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    U9/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.449    U9/clk
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U9/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.700    U9/refresh_counter_reg_n_1_[14]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  U9/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    U9/refresh_counter_reg[12]_i_1_n_6
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.964    U9/clk
    SLICE_X53Y3          FDRE                                         r  U9/refresh_counter_reg[14]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X53Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    U9/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  U4/U4/prog_run_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y3    U0/Q_tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y3    U0/Q_tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y3    U0/Q_tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y3    U0/Q_tmp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y5    U1/Q_tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y5    U1/Q_tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y5    U1/Q_tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y5    U1/Q_tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    U0/Q_tmp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    U0/Q_tmp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    U0/Q_tmp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    U0/Q_tmp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y5    U1/Q_tmp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U1/Q_tmp_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U1/Q_tmp_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U1/Q_tmp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y3    U3/Q_tmp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y3    U3/Q_tmp_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    U0/Q_tmp_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    U0/Q_tmp_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    U0/Q_tmp_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    U0/Q_tmp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y5    U1/Q_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U1/Q_tmp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U1/Q_tmp_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U1/Q_tmp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y3    U3/Q_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y3    U3/Q_tmp_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.480ns  (logic 0.648ns (26.132%)  route 1.832ns (73.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 22.362 - 15.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.524    13.475 f  U4/U2/Q_tmp_reg[2]/Q
                         net (fo=18, routed)          1.140    14.615    U4/U2/Q_tmp_reg[2]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    14.739 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.692    15.431    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    20.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    20.241 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    20.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.843 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.519    22.362    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.551    22.913    
                         clock uncertainty           -0.035    22.878    
    SLICE_X63Y4          FDCE (Recov_fdce_C_CLR)     -0.402    22.476    U4/U4/T_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.480ns  (logic 0.648ns (26.132%)  route 1.832ns (73.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 22.362 - 15.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.524    13.475 f  U4/U2/Q_tmp_reg[2]/Q
                         net (fo=18, routed)          1.140    14.615    U4/U2/Q_tmp_reg[2]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    14.739 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.692    15.431    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    20.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    20.241 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    20.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.843 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.519    22.362    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.551    22.913    
                         clock uncertainty           -0.035    22.878    
    SLICE_X63Y4          FDCE (Recov_fdce_C_CLR)     -0.402    22.476    U4/U4/T_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.480ns  (logic 0.648ns (26.132%)  route 1.832ns (73.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 22.362 - 15.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.524    13.475 f  U4/U2/Q_tmp_reg[2]/Q
                         net (fo=18, routed)          1.140    14.615    U4/U2/Q_tmp_reg[2]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    14.739 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.692    15.431    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    20.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    20.241 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    20.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.843 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.519    22.362    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.551    22.913    
                         clock uncertainty           -0.035    22.878    
    SLICE_X63Y4          FDCE (Recov_fdce_C_CLR)     -0.402    22.476    U4/U4/T_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.480ns  (logic 0.648ns (26.132%)  route 1.832ns (73.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 22.362 - 15.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.524    13.475 f  U4/U2/Q_tmp_reg[2]/Q
                         net (fo=18, routed)          1.140    14.615    U4/U2/Q_tmp_reg[2]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    14.739 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.692    15.431    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    20.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    20.241 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    20.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.843 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.519    22.362    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.551    22.913    
                         clock uncertainty           -0.035    22.878    
    SLICE_X63Y4          FDCE (Recov_fdce_C_CLR)     -0.402    22.476    U4/U4/T_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.480ns  (logic 0.648ns (26.132%)  route 1.832ns (73.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 22.362 - 15.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.524    13.475 f  U4/U2/Q_tmp_reg[2]/Q
                         net (fo=18, routed)          1.140    14.615    U4/U2/Q_tmp_reg[2]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    14.739 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.692    15.431    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    20.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    20.241 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    20.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.843 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.519    22.362    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.551    22.913    
                         clock uncertainty           -0.035    22.878    
    SLICE_X63Y4          FDCE (Recov_fdce_C_CLR)     -0.402    22.476    U4/U4/T_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 U4/U2/Q_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.480ns  (logic 0.648ns (26.132%)  route 1.832ns (73.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.362ns = ( 22.362 - 15.000 ) 
    Source Clock Delay      (SCD):    7.951ns = ( 12.951 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.567    11.218    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.637    12.951    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.524    13.475 f  U4/U2/Q_tmp_reg[2]/Q
                         net (fo=18, routed)          1.140    14.615    U4/U2/Q_tmp_reg[2]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    14.739 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.692    15.431    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDPE                                         f  U4/U4/T_temp_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    20.141    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    20.241 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.511    20.752    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.843 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          1.519    22.362    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDPE                                         r  U4/U4/T_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.551    22.913    
                         clock uncertainty           -0.035    22.878    
    SLICE_X63Y4          FDPE (Recov_fdpe_C_PRE)     -0.356    22.522    U4/U4/T_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  7.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.521%)  route 0.452ns (64.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 8.326 - 5.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 7.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.214     6.854    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.594     7.473    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.151     7.624 f  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.212     7.837    U4/U2/Q_tmp_reg[3]
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.098     7.935 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.240     8.174    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.238     7.432    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.326    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.815     7.511    
    SLICE_X63Y4          FDCE (Remov_fdce_C_CLR)     -0.085     7.426    U4/U4/T_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.426    
                         arrival time                           8.174    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.521%)  route 0.452ns (64.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 8.326 - 5.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 7.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.214     6.854    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.594     7.473    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.151     7.624 f  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.212     7.837    U4/U2/Q_tmp_reg[3]
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.098     7.935 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.240     8.174    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.238     7.432    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.326    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.815     7.511    
    SLICE_X63Y4          FDCE (Remov_fdce_C_CLR)     -0.085     7.426    U4/U4/T_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.426    
                         arrival time                           8.174    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.521%)  route 0.452ns (64.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 8.326 - 5.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 7.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.214     6.854    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.594     7.473    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.151     7.624 f  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.212     7.837    U4/U2/Q_tmp_reg[3]
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.098     7.935 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.240     8.174    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.238     7.432    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.326    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.815     7.511    
    SLICE_X63Y4          FDCE (Remov_fdce_C_CLR)     -0.085     7.426    U4/U4/T_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.426    
                         arrival time                           8.174    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.521%)  route 0.452ns (64.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 8.326 - 5.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 7.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.214     6.854    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.594     7.473    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.151     7.624 f  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.212     7.837    U4/U2/Q_tmp_reg[3]
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.098     7.935 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.240     8.174    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.238     7.432    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.326    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.815     7.511    
    SLICE_X63Y4          FDCE (Remov_fdce_C_CLR)     -0.085     7.426    U4/U4/T_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.426    
                         arrival time                           8.174    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.521%)  route 0.452ns (64.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 8.326 - 5.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 7.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.214     6.854    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.594     7.473    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.151     7.624 f  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.212     7.837    U4/U2/Q_tmp_reg[3]
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.098     7.935 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.240     8.174    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDCE                                         f  U4/U4/T_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.238     7.432    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.326    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDCE                                         r  U4/U4/T_temp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.815     7.511    
    SLICE_X63Y4          FDCE (Remov_fdce_C_CLR)     -0.085     7.426    U4/U4/T_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.426    
                         arrival time                           8.174    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 U4/U2/Q_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U4/T_temp_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.249ns (35.521%)  route 0.452ns (64.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 8.326 - 5.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 7.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.214     6.854    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.594     7.473    U4/U2/Q_tmp_reg[3]_2
    SLICE_X60Y4          FDRE                                         r  U4/U2/Q_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.151     7.624 f  U4/U2/Q_tmp_reg[3]/Q
                         net (fo=17, routed)          0.212     7.837    U4/U2/Q_tmp_reg[3]
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.098     7.935 f  U4/U2/T_temp[5]_i_2/O
                         net (fo=6, routed)           0.240     8.174    U4/U4/T_temp_reg[0]_0
    SLICE_X63Y4          FDPE                                         f  U4/U4/T_temp_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/U4/T_temp[5]_i_1/O
                         net (fo=1, routed)           0.238     7.432    U4/U4/prog_run
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/U4/prog_run_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.326    U4/U4/prog_run_BUFG
    SLICE_X63Y4          FDPE                                         r  U4/U4/T_temp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.815     7.511    
    SLICE_X63Y4          FDPE (Remov_fdpe_C_PRE)     -0.088     7.423    U4/U4/T_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.423    
                         arrival time                           8.174    
  -------------------------------------------------------------------
                         slack                                  0.751    





