{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 12 16:02:12 2022 " "Info: Processing started: Sat Mar 12 16:02:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pulsegen -c pulsegen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pulsegen -c pulsegen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "STEP_TEMP " "Warning: Node \"STEP_TEMP\" is a latch" {  } { { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T1_TEMP " "Warning: Node \"T1_TEMP\" is a latch" {  } { { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "T2_TEMP " "Warning: Node \"T2_TEMP\" is a latch" {  } { { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 7 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register timer\[0\] timer\[4\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"timer\[0\]\" and destination register \"timer\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.541 ns + Longest register register " "Info: + Longest register to register delay is 1.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer\[0\] 1 REG LCFF_X1_Y37_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y37_N13; Fanout = 4; REG Node = 'timer\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[0] } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.414 ns) 0.746 ns timer\[0\]~6 2 COMB LCCOMB_X1_Y37_N12 2 " "Info: 2: + IC(0.332 ns) + CELL(0.414 ns) = 0.746 ns; Loc. = LCCOMB_X1_Y37_N12; Fanout = 2; COMB Node = 'timer\[0\]~6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.746 ns" { timer[0] timer[0]~6 } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.905 ns timer\[1\]~8 3 COMB LCCOMB_X1_Y37_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 0.905 ns; Loc. = LCCOMB_X1_Y37_N14; Fanout = 2; COMB Node = 'timer\[1\]~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { timer[0]~6 timer[1]~8 } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.976 ns timer\[2\]~10 4 COMB LCCOMB_X1_Y37_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.976 ns; Loc. = LCCOMB_X1_Y37_N16; Fanout = 2; COMB Node = 'timer\[2\]~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { timer[1]~8 timer[2]~10 } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.047 ns timer\[3\]~12 5 COMB LCCOMB_X1_Y37_N18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.047 ns; Loc. = LCCOMB_X1_Y37_N18; Fanout = 1; COMB Node = 'timer\[3\]~12'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { timer[2]~10 timer[3]~12 } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.457 ns timer\[4\]~13 6 COMB LCCOMB_X1_Y37_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.457 ns; Loc. = LCCOMB_X1_Y37_N20; Fanout = 1; COMB Node = 'timer\[4\]~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { timer[3]~12 timer[4]~13 } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.541 ns timer\[4\] 7 REG LCFF_X1_Y37_N21 8 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 1.541 ns; Loc. = LCFF_X1_Y37_N21; Fanout = 8; REG Node = 'timer\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { timer[4]~13 timer[4] } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 78.46 % ) " "Info: Total cell delay = 1.209 ns ( 78.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 21.54 % ) " "Info: Total interconnect delay = 0.332 ns ( 21.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.541 ns" { timer[0] timer[0]~6 timer[1]~8 timer[2]~10 timer[3]~12 timer[4]~13 timer[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.541 ns" { timer[0] {} timer[0]~6 {} timer[1]~8 {} timer[2]~10 {} timer[3]~12 {} timer[4]~13 {} timer[4] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.802 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.537 ns) 2.802 ns timer\[4\] 3 REG LCFF_X1_Y37_N21 8 " "Info: 3: + IC(1.162 ns) + CELL(0.537 ns) = 2.802 ns; Loc. = LCFF_X1_Y37_N21; Fanout = 8; REG Node = 'timer\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.699 ns" { clk~clkctrl timer[4] } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.46 % ) " "Info: Total cell delay = 1.526 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 45.54 % ) " "Info: Total interconnect delay = 1.276 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl timer[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} timer[4] {} } { 0.000ns 0.000ns 0.114ns 1.162ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.802 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.537 ns) 2.802 ns timer\[0\] 3 REG LCFF_X1_Y37_N13 4 " "Info: 3: + IC(1.162 ns) + CELL(0.537 ns) = 2.802 ns; Loc. = LCFF_X1_Y37_N13; Fanout = 4; REG Node = 'timer\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.699 ns" { clk~clkctrl timer[0] } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.46 % ) " "Info: Total cell delay = 1.526 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 45.54 % ) " "Info: Total interconnect delay = 1.276 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl timer[0] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} timer[0] {} } { 0.000ns 0.000ns 0.114ns 1.162ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl timer[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} timer[4] {} } { 0.000ns 0.000ns 0.114ns 1.162ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl timer[0] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} timer[0] {} } { 0.000ns 0.000ns 0.114ns 1.162ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.541 ns" { timer[0] timer[0]~6 timer[1]~8 timer[2]~10 timer[3]~12 timer[4]~13 timer[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.541 ns" { timer[0] {} timer[0]~6 {} timer[1]~8 {} timer[2]~10 {} timer[3]~12 {} timer[4]~13 {} timer[4] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl timer[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} timer[4] {} } { 0.000ns 0.000ns 0.114ns 1.162ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl timer[0] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} timer[0] {} } { 0.000ns 0.000ns 0.114ns 1.162ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { timer[4] {} } {  } {  } "" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 23 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk t1 t1~reg0 6.191 ns register " "Info: tco from clock \"clk\" to destination pin \"t1\" through register \"t1~reg0\" is 6.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.802 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.537 ns) 2.802 ns t1~reg0 3 REG LCFF_X1_Y37_N3 1 " "Info: 3: + IC(1.162 ns) + CELL(0.537 ns) = 2.802 ns; Loc. = LCFF_X1_Y37_N3; Fanout = 1; REG Node = 't1~reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.699 ns" { clk~clkctrl t1~reg0 } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.46 % ) " "Info: Total cell delay = 1.526 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 45.54 % ) " "Info: Total interconnect delay = 1.276 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl t1~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} t1~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.162ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 51 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.139 ns + Longest register pin " "Info: + Longest register to pin delay is 3.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns t1~reg0 1 REG LCFF_X1_Y37_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y37_N3; Fanout = 1; REG Node = 't1~reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t1~reg0 } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(2.622 ns) 3.139 ns t1 2 PIN PIN_N10 0 " "Info: 2: + IC(0.517 ns) + CELL(2.622 ns) = 3.139 ns; Loc. = PIN_N10; Fanout = 0; PIN Node = 't1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.139 ns" { t1~reg0 t1 } "NODE_NAME" } } { "pulsegen.vhd" "" { Text "D:/Documents/Thesis/kx9016_code/test_ok/steper_test/pulsegen.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 83.53 % ) " "Info: Total cell delay = 2.622 ns ( 83.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.517 ns ( 16.47 % ) " "Info: Total interconnect delay = 0.517 ns ( 16.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.139 ns" { t1~reg0 t1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "3.139 ns" { t1~reg0 {} t1 {} } { 0.000ns 0.517ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl t1~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.802 ns" { clk {} clk~combout {} clk~clkctrl {} t1~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.162ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.139 ns" { t1~reg0 t1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "3.139 ns" { t1~reg0 {} t1 {} } { 0.000ns 0.517ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 12 16:02:13 2022 " "Info: Processing ended: Sat Mar 12 16:02:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
