Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr 24 09:05:53 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_methodology -file receiver_top_methodology_drc_routed.rpt -pb receiver_top_methodology_drc_routed.pb -rpx receiver_top_methodology_drc_routed.rpx
| Design       : receiver_top
| Device       : xc7s25ftgb196-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 232
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 2          |
| TIMING-7  | Warning  | No common node between related clocks              | 2          |
| TIMING-16 | Warning  | Large setup violation                              | 187        |
| TIMING-17 | Warning  | Non-clocked sequential cell                        | 38         |
| TIMING-18 | Warning  | Missing input or output delay                      | 1          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock CLK48_O and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks CLK48_O and clk_out1_spi_clk_gen_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK48_O] -to [get_clocks clk_out1_spi_clk_gen_clk_wiz_0_0]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_spi_clk_gen_clk_wiz_0_0 and CLK48_O are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_spi_clk_gen_clk_wiz_0_0] -to [get_clocks CLK48_O]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks CLK48_O and clk_out1_spi_clk_gen_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK48_O] -to [get_clocks clk_out1_spi_clk_gen_clk_wiz_0_0]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_out1_spi_clk_gen_clk_wiz_0_0 and CLK48_O are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_spi_clk_gen_clk_wiz_0_0] -to [get_clocks CLK48_O]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[18]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[8]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[18]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.483 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[11]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[30]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[7]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[10]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[11]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[31]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[17]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[22]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[0]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.615 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[22]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.624 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[15]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[5]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[7]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[23]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[5]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.688 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[0]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.702 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[15]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.710 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[17]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.718 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[14]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.719 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[23]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[14]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.742 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[13]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.750 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[26]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.756 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[21]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.758 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[26]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.789 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[19]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[12]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[13]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.833 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[24]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[4]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[6]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[21]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[28]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.853 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[31]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.857 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[27]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.864 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[28]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.865 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[27]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.885 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[19]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[2]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[25]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.917 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[16]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.923 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[4]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.959 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[8]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.962 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[25]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.976 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[16]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.982 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[29]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.982 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[6]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.987 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[29]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.989 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[3]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[12]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -2.002 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[24]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -2.004 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[3]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -2.004 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[9]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[20]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -2.061 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[2]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.099 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[9]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.122 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[1]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.149 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[1]_replica/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.235 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[20]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.402 ns between RAM0/UNISIM_RAM0/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[10]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.722 ns between RAM0/UNISIM_RAM1/CLKARDCLK (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0) and QLINK1/data32_reg[30]/D (clocked by CLK48_O). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -4.458 ns between QLINK1/wr_reg/C (clocked by CLK48_O) and RAM0/RAM0/UNISIM_RAM0_cooolgate_en_gate_1_cooolDelFlop/D (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -4.727 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/sclk_active_reg/D (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -5.011 ns between QLINK1/adr_reg[0]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/ADDRARDADDR[5] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -5.017 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[10]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -5.017 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[1]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -5.038 ns between QLINK1/data32_reg[9]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[9] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -5.042 ns between QLINK1/data32_reg[20]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[20] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -5.043 ns between QLINK1/data32_reg[22]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[22] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -5.078 ns between QLINK1/wr_reg/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/WEA[0] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -5.078 ns between QLINK1/wr_reg/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/WEA[1] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -5.078 ns between QLINK1/wr_reg/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/WEA[2] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -5.097 ns between QLINK1/data32_reg[17]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[17] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -5.131 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[12]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -5.131 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[15]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -5.131 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[3]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -5.131 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[4]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -5.131 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[6]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -5.159 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/MOSI_O_reg/S (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -5.167 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[0]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/adr_reg[6]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/ADDRARDADDR[11] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[11]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[13]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[14]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[16]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[27]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[28]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[29]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[31]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -5.174 ns between QLINK1/adr_reg[5]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/ADDRARDADDR[10] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -5.175 ns between QLINK1/data32_reg[21]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[21] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -5.181 ns between QLINK1/data32_reg[26]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[26] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -5.181 ns between QLINK1/wr_reg/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/WEA[3] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -5.186 ns between QLINK1/data32_reg[13]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[13] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -5.190 ns between QLINK1/data32_reg[16]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[16] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -5.191 ns between QLINK1/data32_reg[18]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[18] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -5.194 ns between QLINK1/data32_reg[6]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[6] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -5.198 ns between QLINK1/data32_reg[24]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[24] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -5.203 ns between QLINK1/data32_reg[7]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[7] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -5.204 ns between QLINK1/data32_reg[31]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[31] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -5.207 ns between QLINK1/data32_reg[5]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[5] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -5.217 ns between QLINK1/adr_reg[0]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/ADDRARDADDR[5] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between QLINK1/adr_reg[6]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/ADDRARDADDR[11] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -5.226 ns between QLINK1/data32_reg[13]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[13] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -5.229 ns between QLINK1/adr_reg[3]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/ADDRARDADDR[8] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -5.230 ns between QLINK1/data32_reg[0]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[0] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -5.231 ns between QLINK1/data32_reg[14]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[14] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -5.231 ns between QLINK1/data32_reg[18]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[18] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -5.232 ns between QLINK1/data32_reg[15]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[15] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -5.233 ns between QLINK1/data32_reg[16]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[16] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -5.233 ns between QLINK1/data32_reg[23]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[23] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -5.235 ns between QLINK1/data32_reg[7]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[7] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -5.236 ns between QLINK1/data32_reg[26]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[26] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -5.236 ns between QLINK1/data32_reg[31]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[31] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -5.237 ns between QLINK1/data32_reg[5]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[5] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -5.246 ns between QLINK1/adr_reg[2]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/ADDRARDADDR[7] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -5.246 ns between QLINK1/data32_reg[9]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[9] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -5.247 ns between QLINK1/data32_reg[20]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[20] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -5.247 ns between QLINK1/data32_reg[22]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[22] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -5.249 ns between QLINK1/data32_reg[14]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[14] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -5.251 ns between QLINK1/data32_reg[27]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[27] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -5.252 ns between QLINK1/data32_reg[25]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[25] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -5.256 ns between QLINK1/data32_reg[2]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[2] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -5.259 ns between QLINK1/data32_reg[10]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[10] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -5.259 ns between QLINK1/data32_reg[8]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[8] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -5.268 ns between QLINK1/adr_reg[3]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/ADDRARDADDR[8] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -5.269 ns between QLINK1/data32_reg[1]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[1] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -5.275 ns between QLINK1/adr_reg[2]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/ADDRARDADDR[7] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -5.275 ns between QLINK1/data32_reg[27]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[27] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -5.280 ns between QLINK1/data32_reg[2]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[2] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -5.297 ns between QLINK1/data32_reg[3]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[3] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -5.300 ns between QLINK1/data32_reg[1]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[1] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -5.305 ns between QLINK1/data32_reg[10]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[10] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -5.309 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[17]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -5.309 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[24]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -5.309 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[25]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -5.309 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[26]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -5.311 ns between QLINK1/adr_reg[4]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/ADDRARDADDR[9] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -5.311 ns between QLINK1/data32_reg[8]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[8] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -5.315 ns between QLINK1/data32_reg[17]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[17] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[19]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[21]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[23]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[30]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[5]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[7]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[8]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[9]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -5.321 ns between QLINK1/data32_reg[15]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[15] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -5.332 ns between QLINK1/data32_reg[30]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[30] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -5.333 ns between QLINK1/data32_reg[19]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[19] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -5.333 ns between QLINK1/data32_reg[4]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[4] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -5.334 ns between QLINK1/data32_reg[23]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[23] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -5.335 ns between QLINK1/data32_reg[29]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[29] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -5.335 ns between QLINK1/data32_reg[6]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[6] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -5.337 ns between QLINK1/data32_reg[11]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[11] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -5.341 ns between QLINK1/wr_reg/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/ENBWREN (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -5.344 ns between QLINK1/data32_reg[28]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[28] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -5.347 ns between QLINK1/data32_reg[4]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[4] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -5.348 ns between QLINK1/data32_reg[28]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[28] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -5.349 ns between QLINK1/data32_reg[29]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[29] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -5.349 ns between QLINK1/data32_reg[30]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[30] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -5.354 ns between QLINK1/adr_reg[4]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/ADDRARDADDR[9] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -5.354 ns between QLINK1/adr_reg[5]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/ADDRARDADDR[10] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -5.358 ns between QLINK1/adr_reg[1]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/ADDRARDADDR[6] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -5.376 ns between QLINK1/data32_reg[19]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[19] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -5.379 ns between QLINK1/data32_reg[11]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[11] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -5.389 ns between QLINK1/adr_reg[1]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/ADDRARDADDR[6] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -5.389 ns between QLINK1/data32_reg[21]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[21] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -5.395 ns between QLINK1/data32_reg[24]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[24] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -5.396 ns between QLINK1/data32_reg[3]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[3] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -5.402 ns between QLINK1/data32_reg[25]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[25] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -5.405 ns between QLINK1/data32_reg[0]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[0] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -5.408 ns between QLINK1/data32_reg[12]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM0/DIADI[12] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -5.428 ns between QLINK1/data32_reg[12]_replica/C (clocked by CLK48_O) and RAM0/UNISIM_RAM1/DIADI[12] (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -5.473 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/bitcnt_reg[1]/R (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -5.473 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/bitcnt_reg[2]/R (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -5.473 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/bitcnt_reg[3]/R (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -5.473 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/bitcnt_reg[4]/R (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -5.478 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[18]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -5.478 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[20]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -5.478 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[22]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -5.478 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/nxt_data_reg[2]/CE (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -5.653 ns between QLINK1/sys_reset_reg/C (clocked by CLK48_O) and SpiTx/bitcnt_reg[0]/R (clocked by clk_out1_spi_clk_gen_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin SpiRx/bitcnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin SpiRx/bitcnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin SpiRx/bitcnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin SpiRx/bitcnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin SpiRx/bitcnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin SpiRx/nxt_wr_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on SPI_MOSI_O relative to clock(s) SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


