// Seed: 3857353457
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  always id_1 <= 1;
endmodule
module module_0 (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge (1)) id_1 = 1;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7, id_8;
  assign id_1 = 1;
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always #1 begin : LABEL_0
    id_2 = id_1;
    id_1 = id_2;
    id_1 = id_2;
    id_2 <= id_2;
  end
  wire id_3;
endmodule
