verilog xil_defaultlib --include "/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" \
"../../../bd/Zed_v1/ip/Zed_v1_xbar_0/sim/Zed_v1_xbar_0.v" \
"../../../bd/Zed_v1/ipshared/bb0e/src/PL_SPI.v" \
"../../../bd/Zed_v1/ipshared/bb0e/hdl/PL_SPI_ADAR_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/bb0e/hdl/PL_SPI_ADAR_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_ADAR_v1_0_0_0/sim/Zed_v1_PL_SPI_ADAR_v1_0_0_0.v" \
"../../../bd/Zed_v1/ipshared/2fc8/src/PL_SPI_9910.v" \
"../../../bd/Zed_v1/ipshared/2fc8/hdl/PL_SPI_DDS_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/2fc8/hdl/PL_SPI_DDS_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_DDS_v1_0_0_0/sim/Zed_v1_PL_SPI_DDS_v1_0_0_0.v" \
"../../../bd/Zed_v1/ipshared/28af/src/PL_SPI.v" \
"../../../bd/Zed_v1/ipshared/28af/hdl/PL_SPI_ADF4159_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/28af/hdl/PL_SPI_ADF4159_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_ADF4159_v1_0_0_0/sim/Zed_v1_PL_SPI_ADF4159_v1_0_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_ila_0_0/sim/Zed_v1_ila_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_ila_3_0/sim/Zed_v1_ila_3_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_ila_4_0/sim/Zed_v1_ila_4_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_processing_system7_0_0/sim/Zed_v1_processing_system7_0_0.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/synth_reg.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/synth_reg_w_init.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/convert_type.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/xlclockdriver_rd.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/vicfar_entity_declarations.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8357/hdl/vicfar.v" \
"../../../bd/Zed_v1/ip/Zed_v1_VICFAR_1_0/sim/Zed_v1_VICFAR_1_0.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_ADC.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_SPI_41B29.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/079e/src/PL_SPI_ADC_MasterStream_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_ADC_MasterStr_0_0/sim/Zed_v1_PL_SPI_ADC_MasterStr_0_0.v" \
"../../../bd/Zed_v1/ipshared/8711/hdl/PL_IO_TriggerCtrl_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/8711/hdl/PL_IO_TriggerCtrl_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_IO_TriggerCtrl_v1_0_0/sim/Zed_v1_PL_IO_TriggerCtrl_v1_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_2718_ila_lib_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/sim/bd_2718.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/sim/Zed_v1_system_ila_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconcat_0_0/sim/Zed_v1_xlconcat_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlslice_0_0/sim/Zed_v1_xlslice_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconstant_0_0/sim/Zed_v1_xlconstant_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconcat_0_1/sim/Zed_v1_xlconcat_0_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlslice_0_1/sim/Zed_v1_xlslice_0_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconstant_0_1/sim/Zed_v1_xlconstant_0_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/bd_0/ip/ip_0/sim/bd_e749_ila_lib_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/bd_0/ip/ip_1/bd_e749_g_inst_0_gigantic_mux.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/bd_0/ip/ip_1/sim/bd_e749_g_inst_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/bd_0/sim/bd_e749.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_1_0/sim/Zed_v1_system_ila_1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/bd_0/ip/ip_0/sim/bd_e7b9_ila_lib_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/bd_0/ip/ip_1/bd_e7b9_g_inst_0_gigantic_mux.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/bd_0/ip/ip_1/sim/bd_e7b9_g_inst_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/bd_0/sim/bd_e7b9.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_2_0/sim/Zed_v1_system_ila_2_0.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl/mft_overlap_add_2022_entity_declarations.v" \
"../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/25b3/hdl/mft_overlap_add_2022.v" \
"../../../bd/Zed_v1/ip/Zed_v1_mf_fft_overlap_add_0_0/sim/Zed_v1_mf_fft_overlap_add_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_axis_dwidth_converter_0_1/sim/Zed_v1_axis_dwidth_converter_0_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_axis_dwidth_converter_0_2/sim/Zed_v1_axis_dwidth_converter_0_2.v" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_pc_0/sim/Zed_v1_auto_pc_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_pc_1/sim/Zed_v1_auto_pc_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_us_0/sim/Zed_v1_auto_us_0.v" \
"../../../bd/Zed_v1/sim/Zed_v1.v" \

verilog xil_defaultlib "glbl.v"

nosort
