
*** Running vivado
    with args -log sev_seg_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sev_seg_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sev_seg_top.tcl -notrace
Command: synth_design -top sev_seg_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52197 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.680 ; gain = 155.688 ; free physical = 21402 ; free virtual = 34670
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sev_seg_top' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'K2Processor' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/K2Processor.sv:124]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/ProgramCounter.sv:39]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/ProgramCounter.sv:39]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/InstructionMemory.sv:30]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/InstructionMemory.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/Decoder.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/Decoder.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/Mux.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/Mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Demux' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/Demux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Demux' (5#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/Demux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/Register.sv:3]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (6#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/Register.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/ALU.sv:25]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/DFF.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DLatch' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/DLatch.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DLatch' (7#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/DLatch.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (8#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/DFF.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/ALU.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'K2Processor' (10#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/K2Processor.sv:124]
INFO: [Synth 8-6157] synthesizing module 'sev_seg' [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg.sv:3]
INFO: [Synth 8-226] default block is never used [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg' (11#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_top' (12#1) [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg_top.sv:3]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.430 ; gain = 210.438 ; free physical = 21341 ; free virtual = 34610
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1838.367 ; gain = 216.375 ; free physical = 21341 ; free virtual = 34610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1838.367 ; gain = 216.375 ; free physical = 21341 ; free virtual = 34610
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED0'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED1'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED2'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED3'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED4'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED5'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED6'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED7'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UP_DOWN'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LOAD'. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/it/DSD_A1/DSD_A1.srcs/constrs_1/new/pin_assignemnt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sev_seg_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sev_seg_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.055 ; gain = 0.000 ; free physical = 21350 ; free virtual = 34620
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2013.055 ; gain = 0.000 ; free physical = 21350 ; free virtual = 34620
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21365 ; free virtual = 34638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21365 ; free virtual = 34638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21365 ; free virtual = 34638
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21365 ; free virtual = 34638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	  17 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Demux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sev_seg_top has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21373 ; free virtual = 34646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21309 ; free virtual = 34590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21293 ; free virtual = 34574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_43/O (LUT2)
     1: i_43/I1 (LUT2)
     2: i_62/O (LUT3)
     3: i_62/I0 (LUT3)
     4: i_43/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg_top.sv:3]
Inferred a: "set_disable_timing -from I1 -to O i_43"
Found timing loop:
     0: i_42/O (LUT2)
     1: i_42/I0 (LUT2)
     2: i_39/O (LUT4)
     3: i_39/I0 (LUT4)
     4: i_42/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/it/DSD_A1/DSD_A1.srcs/sources_1/new/sev_seg_top.sv:3]
Inferred a: "set_disable_timing -from I0 -to O i_42"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21293 ; free virtual = 34574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21304 ; free virtual = 34577
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21304 ; free virtual = 34577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21304 ; free virtual = 34577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21304 ; free virtual = 34577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21304 ; free virtual = 34577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21304 ; free virtual = 34577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT3   |     8|
|5     |LUT4   |    12|
|6     |LUT5   |    10|
|7     |LUT6   |    15|
|8     |FDCE   |    48|
|9     |IBUF   |     2|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   122|
|2     |  processor_inst |K2Processor    |    68|
|3     |    ALU_inst     |ALU            |     8|
|4     |    PC           |ProgramCounter |    25|
|5     |    R_A          |Register       |     8|
|6     |    R_B          |Register_0     |     8|
|7     |    R_O          |Register_1     |    19|
|8     |  sev_seg_inst   |sev_seg        |    35|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21304 ; free virtual = 34577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.055 ; gain = 216.375 ; free physical = 21304 ; free virtual = 34577
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.055 ; gain = 391.062 ; free physical = 21304 ; free virtual = 34577
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.055 ; gain = 0.000 ; free physical = 21315 ; free virtual = 34591
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2013.055 ; gain = 629.977 ; free physical = 21290 ; free virtual = 34566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.055 ; gain = 0.000 ; free physical = 21290 ; free virtual = 34566
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/it/DSD_A1/DSD_A1.runs/synth_1/sev_seg_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sev_seg_top_utilization_synth.rpt -pb sev_seg_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 18:31:11 2024...
