FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright(c) 1999 - 2018 Intel Corporation. */

#ifndef _IXGBE_MODEL_H_
#define _IXGBE_MODEL_H_

#include "ixgbe.h"
/* bench 22036.3.0 5c8e03cbfe03 */
/* bench 22036.3.1 610ad8a12f61 */
/* bench 22036.3.2 98f55bbc1b5b */
/* bench 22036.3.3 e5764fde8371 */
/* bench 22036.3.4 249b9e7762a9 */
/* bench 22036.3.5 a066541d2c83 */
/* bench 22036.3.6 e344b7a34f95 */
/* bench 22036.3.7 43c5d765bc90 */
/* bench 22036.3.8 c8b46785538f */
/* bench 22036.3.9 b2eb9a8a2e5c */
/* bench 22036.3.10 adcb94e83e0f */
#include "ixgbe_type.h"

struct ixgbe_mat_field {
	unsigned int off;
	int (*val)(struct ixgbe_fdir_filter *input,
		   union ixgbe_atr_input *mask,
		   u32 val, u32 m);
	unsigned int type;
};

struct ixgbe_jump_table {
	struct ixgbe_mat_field *mat;
	struct ixgbe_fdir_filter *input;
	union ixgbe_atr_input *mask;
	u32 link_hdl;
	unsigned long child_loc_map[32];
};

#define IXGBE_MAX_HW_ENTRIES 2045

static inline int ixgbe_mat_prgm_sip(struct ixgbe_fdir_filter *input,
				     union ixgbe_atr_input *mask,
				     u32 val, u32 m)
{
	input->filter.formatted.src_ip[0] = (__force __be32)val;
	mask->formatted.src_ip[0] = (__force __be32)m;
	return 0;
}

static inline int ixgbe_mat_prgm_dip(struct ixgbe_fdir_filter *input,
				     union ixgbe_atr_input *mask,
				     u32 val, u32 m)
{
/* bench 6909.0.0 3ba006d5c39e */
/* bench 6909.0.1 b586def721b3 */
/* bench 6909.0.2 72262f9887b0 */
/* bench 6909.0.3 36edc074ab83 */
/* bench 6909.0.4 5fb60bf55048 */
}

static struct ixgbe_mat_field ixgbe_ipv4_fields[] = {
	{ .off = 12, .val = ixgbe_mat_prgm_sip,
	  .type = IXGBE_ATR_FLOW_TYPE_IPV4},
	{ .off = 16, .val = ixgbe_mat_prgm_dip,
	  .type = IXGBE_ATR_FLOW_TYPE_IPV4},
	{ .val = NULL } /* terminal node */
};

static inline int ixgbe_mat_prgm_ports(struct ixgbe_fdir_filter *input,
				       union ixgbe_atr_input *mask,
				       u32 val, u32 m)
{
	input->filter.formatted.src_port = (__force __be16)(val & 0xffff);
	mask->formatted.src_port = (__force __be16)(m & 0xffff);
	input->filter.formatted.dst_port = (__force __be16)(val >> 16);
	mask->formatted.dst_port = (__force __be16)(m >> 16);

	return 0;
};

static struct ixgbe_mat_field ixgbe_tcp_fields[] = {
	{.off = 0, .val = ixgbe_mat_prgm_ports,
	 .type = IXGBE_ATR_FLOW_TYPE_TCPV4},
	{ .val = NULL } /* terminal node */
};

static struct ixgbe_mat_field ixgbe_udp_fields[] = {
	{.off = 0, .val = ixgbe_mat_prgm_ports,
	 .type = IXGBE_ATR_FLOW_TYPE_UDPV4},
	{ .val = NULL } /* terminal node */
};

struct ixgbe_nexthdr {
	/* offset, shift, and mask of position to next header */
	unsigned int o;
	u32 s;
	u32 m;
	/* match criteria to make this jump*/
	unsigned int off;
	u32 val;
	u32 mask;
	/* location of jump to make */
/* bench 16193.3.0 9c337fa9a452 */
/* bench 16193.3.1 66a35e73a991 */
/* bench 16193.3.2 73563c765afe */
/* bench 16193.3.3 28994f529ca2 */
/* bench 16193.3.4 39c13846a0a3 */
/* bench 16193.3.5 d9be97b0edc5 */
/* bench 16193.3.6 4598c36a2ac2 */
/* bench 16193.3.7 6b34179399e7 */
/* bench 16193.3.8 5fa7d4350957 */
/* bench 16193.3.9 3e48f77df2c4 */
};

static struct ixgbe_nexthdr ixgbe_ipv4_jumps[] = {
	{ .o = 0, .s = 6, .m = 0xf,
	  .off = 8, .val = 0x600, .mask = 0xff00, .jump = ixgbe_tcp_fields},
	{ .o = 0, .s = 6, .m = 0xf,
	  .off = 8, .val = 0x1100, .mask = 0xff00, .jump = ixgbe_udp_fields},
	{ .jump = NULL } /* terminal node */
};
#endif /* _IXGBE_MODEL_H_ */
