INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab 1/project_1.srcs/sources_1/new/lab1_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab 1/project_1.srcs/sim_1/new/lab1_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_FSM_tb
