{
  "module_name": "Kconfig",
  "hash_id": "b8f5b509e36fc4c7130b4a41cfd3dc10bef38753b32700a5cc909160630953c6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/caam/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\nconfig CRYPTO_DEV_FSL_CAAM_COMMON\n\ttristate\n\nconfig CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC\n\ttristate\n\nconfig CRYPTO_DEV_FSL_CAAM_AHASH_API_DESC\n\ttristate\n\nconfig CRYPTO_DEV_FSL_CAAM\n\ttristate \"Freescale CAAM-Multicore platform driver backend\"\n\tdepends on FSL_SOC || ARCH_MXC || ARCH_LAYERSCAPE\n\tselect SOC_BUS\n\tselect CRYPTO_DEV_FSL_CAAM_COMMON\n\timply FSL_MC_BUS\n\thelp\n\t  Enables the driver module for Freescale's Cryptographic Accelerator\n\t  and Assurance Module (CAAM), also known as the SEC version 4 (SEC4).\n\t  This module creates job ring devices, and configures h/w\n\t  to operate as a DPAA component automatically, depending\n\t  on h/w feature availability.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called caam.\n\nif CRYPTO_DEV_FSL_CAAM\n\nconfig CRYPTO_DEV_FSL_CAAM_DEBUG\n\tbool \"Enable debug output in CAAM driver\"\n\thelp\n\t  Selecting this will enable printing of various debug\n\t  information in the CAAM driver.\n\nmenuconfig CRYPTO_DEV_FSL_CAAM_JR\n\ttristate \"Freescale CAAM Job Ring driver backend\"\n\tselect CRYPTO_ENGINE\n\tdefault y\n\thelp\n\t  Enables the driver module for Job Rings which are part of\n\t  Freescale's Cryptographic Accelerator\n\t  and Assurance Module (CAAM). This module adds a job ring operation\n\t  interface.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called caam_jr.\n\nif CRYPTO_DEV_FSL_CAAM_JR\n\nconfig CRYPTO_DEV_FSL_CAAM_RINGSIZE\n\tint \"Job Ring size\"\n\trange 2 9\n\tdefault \"9\"\n\thelp\n\t  Select size of Job Rings as a power of 2, within the\n\t  range 2-9 (ring size 4-512).\n\t  Examples:\n\t\t2 => 4\n\t\t3 => 8\n\t\t4 => 16\n\t\t5 => 32\n\t\t6 => 64\n\t\t7 => 128\n\t\t8 => 256\n\t\t9 => 512\n\nconfig CRYPTO_DEV_FSL_CAAM_INTC\n\tbool \"Job Ring interrupt coalescing\"\n\thelp\n\t  Enable the Job Ring's interrupt coalescing feature.\n\n\t  Note: the driver already provides adequate\n\t  interrupt coalescing in software.\n\nconfig CRYPTO_DEV_FSL_CAAM_INTC_COUNT_THLD\n\tint \"Job Ring interrupt coalescing count threshold\"\n\tdepends on CRYPTO_DEV_FSL_CAAM_INTC\n\trange 1 255\n\tdefault 255\n\thelp\n\t  Select number of descriptor completions to queue before\n\t  raising an interrupt, in the range 1-255. Note that a selection\n\t  of 1 functionally defeats the coalescing feature, and a selection\n\t  equal or greater than the job ring size will force timeouts.\n\nconfig CRYPTO_DEV_FSL_CAAM_INTC_TIME_THLD\n\tint \"Job Ring interrupt coalescing timer threshold\"\n\tdepends on CRYPTO_DEV_FSL_CAAM_INTC\n\trange 1 65535\n\tdefault 2048\n\thelp\n\t  Select number of bus clocks/64 to timeout in the case that one or\n\t  more descriptor completions are queued without reaching the count\n\t  threshold. Range is 1-65535.\n\nconfig CRYPTO_DEV_FSL_CAAM_CRYPTO_API\n\tbool \"Register algorithm implementations with the Crypto API\"\n\tdefault y\n\tselect CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC\n\tselect CRYPTO_AEAD\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_XTS\n\thelp\n\t  Selecting this will offload crypto for users of the\n\t  scatterlist crypto API (such as the linux native IPSec\n\t  stack) to the SEC4 via job ring.\n\nconfig CRYPTO_DEV_FSL_CAAM_CRYPTO_API_QI\n\tbool \"Queue Interface as Crypto API backend\"\n\tdepends on FSL_DPAA && NET\n\tdefault y\n\tselect CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_DES\n\tselect CRYPTO_XTS\n\thelp\n\t  Selecting this will use CAAM Queue Interface (QI) for sending\n\t  & receiving crypto jobs to/from CAAM. This gives better performance\n\t  than job ring interface when the number of cores are more than the\n\t  number of job rings assigned to the kernel. The number of portals\n\t  assigned to the kernel should also be more than the number of\n\t  job rings.\n\nconfig CRYPTO_DEV_FSL_CAAM_AHASH_API\n\tbool \"Register hash algorithm implementations with Crypto API\"\n\tdefault y\n\tselect CRYPTO_DEV_FSL_CAAM_AHASH_API_DESC\n\tselect CRYPTO_HASH\n\thelp\n\t  Selecting this will offload ahash for users of the\n\t  scatterlist crypto API to the SEC4 via job ring.\n\nconfig CRYPTO_DEV_FSL_CAAM_PKC_API\n\tbool \"Register public key cryptography implementations with Crypto API\"\n\tdefault y\n\tselect CRYPTO_RSA\n\thelp\n\t  Selecting this will allow SEC Public key support for RSA.\n\t  Supported cryptographic primitives: encryption, decryption,\n\t  signature and verification.\n\nconfig CRYPTO_DEV_FSL_CAAM_RNG_API\n\tbool \"Register caam device for hwrng API\"\n\tdefault y\n\tselect CRYPTO_RNG\n\tselect HW_RANDOM\n\thelp\n\t  Selecting this will register the SEC4 hardware rng to\n\t  the hw_random API for supplying the kernel entropy pool.\n\nconfig CRYPTO_DEV_FSL_CAAM_PRNG_API\n\tbool \"Register Pseudo random number generation implementation with Crypto API\"\n\tdefault y\n\tselect CRYPTO_RNG\n\thelp\n\t  Selecting this will register the SEC hardware prng to\n\t  the Crypto API.\n\nconfig CRYPTO_DEV_FSL_CAAM_BLOB_GEN\n\tbool\n\nconfig CRYPTO_DEV_FSL_CAAM_RNG_TEST\n\tbool \"Test caam rng\"\n\tselect CRYPTO_DEV_FSL_CAAM_RNG_API\n\thelp\n\t  Selecting this will enable a self-test to run for the\n\t  caam RNG.\n\t  This test is several minutes long and executes\n\t  just before the RNG is registered with the hw_random API.\n\nendif # CRYPTO_DEV_FSL_CAAM_JR\n\nendif # CRYPTO_DEV_FSL_CAAM\n\nconfig CRYPTO_DEV_FSL_DPAA2_CAAM\n\ttristate \"QorIQ DPAA2 CAAM (DPSECI) driver\"\n\tdepends on FSL_MC_DPIO\n\tdepends on NETDEVICES\n\tselect CRYPTO_DEV_FSL_CAAM_COMMON\n\tselect CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC\n\tselect CRYPTO_DEV_FSL_CAAM_AHASH_API_DESC\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_AEAD\n\tselect CRYPTO_HASH\n\tselect CRYPTO_DES\n\tselect CRYPTO_XTS\n\thelp\n\t  CAAM driver for QorIQ Data Path Acceleration Architecture 2.\n\t  It handles DPSECI DPAA2 objects that sit on the Management Complex\n\t  (MC) fsl-mc bus.\n\n\t  To compile this as a module, choose M here: the module\n\t  will be called dpaa2_caam.\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}