
ValkyriePrototype.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000434a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000da  00802000  0000434a  000043de  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000007f  008020da  008020da  000044b8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000044b8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00004514  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000568  00000000  00000000  00004558  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00011387  00000000  00000000  00004ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005f1b  00000000  00000000  00015e47  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00008b77  00000000  00000000  0001bd62  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001bac  00000000  00000000  000248dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00036aeb  00000000  00000000  00026488  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005b96  00000000  00000000  0005cf73  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004e8  00000000  00000000  00062b10  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000d61d  00000000  00000000  00062ff8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	ab c1       	rjmp	.+854    	; 0x358 <__ctors_end>
       2:	00 00       	nop
       4:	cf c1       	rjmp	.+926    	; 0x3a4 <__bad_interrupt>
       6:	00 00       	nop
       8:	cd c1       	rjmp	.+922    	; 0x3a4 <__bad_interrupt>
       a:	00 00       	nop
       c:	cb c1       	rjmp	.+918    	; 0x3a4 <__bad_interrupt>
       e:	00 00       	nop
      10:	c9 c1       	rjmp	.+914    	; 0x3a4 <__bad_interrupt>
      12:	00 00       	nop
      14:	c7 c1       	rjmp	.+910    	; 0x3a4 <__bad_interrupt>
      16:	00 00       	nop
      18:	c5 c1       	rjmp	.+906    	; 0x3a4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	c3 c1       	rjmp	.+902    	; 0x3a4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c1 c1       	rjmp	.+898    	; 0x3a4 <__bad_interrupt>
      22:	00 00       	nop
      24:	bf c1       	rjmp	.+894    	; 0x3a4 <__bad_interrupt>
      26:	00 00       	nop
      28:	0c 94 05 0b 	jmp	0x160a	; 0x160a <__vector_10>
      2c:	0c 94 28 0b 	jmp	0x1650	; 0x1650 <__vector_11>
      30:	b9 c1       	rjmp	.+882    	; 0x3a4 <__bad_interrupt>
      32:	00 00       	nop
      34:	fa c2       	rjmp	.+1524   	; 0x62a <__vector_13>
      36:	00 00       	nop
      38:	0c 94 ac 0b 	jmp	0x1758	; 0x1758 <__vector_14>
      3c:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__vector_15>
      40:	0c 94 1c 0c 	jmp	0x1838	; 0x1838 <__vector_16>
      44:	0c 94 54 0c 	jmp	0x18a8	; 0x18a8 <__vector_17>
      48:	0c 94 8c 0c 	jmp	0x1918	; 0x1918 <__vector_18>
      4c:	0c 94 c4 0c 	jmp	0x1988	; 0x1988 <__vector_19>
      50:	0c 94 fc 0c 	jmp	0x19f8	; 0x19f8 <__vector_20>
      54:	0c 94 34 0d 	jmp	0x1a68	; 0x1a68 <__vector_21>
      58:	0c 94 6c 0d 	jmp	0x1ad8	; 0x1ad8 <__vector_22>
      5c:	0c 94 a4 0d 	jmp	0x1b48	; 0x1b48 <__vector_23>
      60:	a1 c1       	rjmp	.+834    	; 0x3a4 <__bad_interrupt>
      62:	00 00       	nop
      64:	9f c1       	rjmp	.+830    	; 0x3a4 <__bad_interrupt>
      66:	00 00       	nop
      68:	9d c1       	rjmp	.+826    	; 0x3a4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	9b c1       	rjmp	.+822    	; 0x3a4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	99 c1       	rjmp	.+818    	; 0x3a4 <__bad_interrupt>
      72:	00 00       	nop
      74:	97 c1       	rjmp	.+814    	; 0x3a4 <__bad_interrupt>
      76:	00 00       	nop
      78:	95 c1       	rjmp	.+810    	; 0x3a4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	93 c1       	rjmp	.+806    	; 0x3a4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	91 c1       	rjmp	.+802    	; 0x3a4 <__bad_interrupt>
      82:	00 00       	nop
      84:	8f c1       	rjmp	.+798    	; 0x3a4 <__bad_interrupt>
      86:	00 00       	nop
      88:	8d c1       	rjmp	.+794    	; 0x3a4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	8b c1       	rjmp	.+790    	; 0x3a4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	89 c1       	rjmp	.+786    	; 0x3a4 <__bad_interrupt>
      92:	00 00       	nop
      94:	87 c1       	rjmp	.+782    	; 0x3a4 <__bad_interrupt>
      96:	00 00       	nop
      98:	85 c1       	rjmp	.+778    	; 0x3a4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	df c7       	rjmp	.+4030   	; 0x105c <__vector_39>
      9e:	00 00       	nop
      a0:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__vector_40>
      a4:	0c 94 a8 08 	jmp	0x1150	; 0x1150 <__vector_41>
      a8:	0c 94 e5 08 	jmp	0x11ca	; 0x11ca <__vector_42>
      ac:	7b c1       	rjmp	.+758    	; 0x3a4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	79 c1       	rjmp	.+754    	; 0x3a4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	77 c1       	rjmp	.+750    	; 0x3a4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	1c c3       	rjmp	.+1592   	; 0x6f2 <__vector_46>
      ba:	00 00       	nop
      bc:	0c 94 0c 10 	jmp	0x2018	; 0x2018 <__vector_47>
      c0:	0c 94 44 10 	jmp	0x2088	; 0x2088 <__vector_48>
      c4:	0c 94 7c 10 	jmp	0x20f8	; 0x20f8 <__vector_49>
      c8:	0c 94 b4 10 	jmp	0x2168	; 0x2168 <__vector_50>
      cc:	0c 94 ec 10 	jmp	0x21d8	; 0x21d8 <__vector_51>
      d0:	0c 94 24 11 	jmp	0x2248	; 0x2248 <__vector_52>
      d4:	0c 94 5c 11 	jmp	0x22b8	; 0x22b8 <__vector_53>
      d8:	0c 94 94 11 	jmp	0x2328	; 0x2328 <__vector_54>
      dc:	0c 94 cc 11 	jmp	0x2398	; 0x2398 <__vector_55>
      e0:	0c 94 04 12 	jmp	0x2408	; 0x2408 <__vector_56>
      e4:	5f c1       	rjmp	.+702    	; 0x3a4 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	5d c1       	rjmp	.+698    	; 0x3a4 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	5b c1       	rjmp	.+694    	; 0x3a4 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	59 c1       	rjmp	.+690    	; 0x3a4 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	0c 94 7f 17 	jmp	0x2efe	; 0x2efe <__vector_61>
      f8:	55 c1       	rjmp	.+682    	; 0x3a4 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	53 c1       	rjmp	.+678    	; 0x3a4 <__bad_interrupt>
      fe:	00 00       	nop
     100:	51 c1       	rjmp	.+674    	; 0x3a4 <__bad_interrupt>
     102:	00 00       	nop
     104:	4f c1       	rjmp	.+670    	; 0x3a4 <__bad_interrupt>
     106:	00 00       	nop
     108:	4d c1       	rjmp	.+666    	; 0x3a4 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	4b c1       	rjmp	.+662    	; 0x3a4 <__bad_interrupt>
     10e:	00 00       	nop
     110:	49 c1       	rjmp	.+658    	; 0x3a4 <__bad_interrupt>
     112:	00 00       	nop
     114:	47 c1       	rjmp	.+654    	; 0x3a4 <__bad_interrupt>
     116:	00 00       	nop
     118:	45 c1       	rjmp	.+650    	; 0x3a4 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	ab c6       	rjmp	.+3414   	; 0xe74 <__vector_71>
     11e:	00 00       	nop
     120:	e6 c6       	rjmp	.+3532   	; 0xeee <__vector_72>
     122:	00 00       	nop
     124:	21 c7       	rjmp	.+3650   	; 0xf68 <__vector_73>
     126:	00 00       	nop
     128:	5c c7       	rjmp	.+3768   	; 0xfe2 <__vector_74>
     12a:	00 00       	nop
     12c:	3b c1       	rjmp	.+630    	; 0x3a4 <__bad_interrupt>
     12e:	00 00       	nop
     130:	ae c2       	rjmp	.+1372   	; 0x68e <__vector_76>
     132:	00 00       	nop
     134:	0c 94 dc 0d 	jmp	0x1bb8	; 0x1bb8 <__vector_77>
     138:	0c 94 14 0e 	jmp	0x1c28	; 0x1c28 <__vector_78>
     13c:	0c 94 4c 0e 	jmp	0x1c98	; 0x1c98 <__vector_79>
     140:	0c 94 84 0e 	jmp	0x1d08	; 0x1d08 <__vector_80>
     144:	0c 94 bc 0e 	jmp	0x1d78	; 0x1d78 <__vector_81>
     148:	0c 94 f4 0e 	jmp	0x1de8	; 0x1de8 <__vector_82>
     14c:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <__vector_83>
     150:	0c 94 64 0f 	jmp	0x1ec8	; 0x1ec8 <__vector_84>
     154:	0c 94 9c 0f 	jmp	0x1f38	; 0x1f38 <__vector_85>
     158:	0c 94 d4 0f 	jmp	0x1fa8	; 0x1fa8 <__vector_86>
     15c:	23 c1       	rjmp	.+582    	; 0x3a4 <__bad_interrupt>
     15e:	00 00       	nop
     160:	21 c1       	rjmp	.+578    	; 0x3a4 <__bad_interrupt>
     162:	00 00       	nop
     164:	1f c1       	rjmp	.+574    	; 0x3a4 <__bad_interrupt>
     166:	00 00       	nop
     168:	1d c1       	rjmp	.+570    	; 0x3a4 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	1b c1       	rjmp	.+566    	; 0x3a4 <__bad_interrupt>
     16e:	00 00       	nop
     170:	19 c1       	rjmp	.+562    	; 0x3a4 <__bad_interrupt>
     172:	00 00       	nop
     174:	17 c1       	rjmp	.+558    	; 0x3a4 <__bad_interrupt>
     176:	00 00       	nop
     178:	15 c1       	rjmp	.+554    	; 0x3a4 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	13 c1       	rjmp	.+550    	; 0x3a4 <__bad_interrupt>
     17e:	00 00       	nop
     180:	11 c1       	rjmp	.+546    	; 0x3a4 <__bad_interrupt>
     182:	00 00       	nop
     184:	0f c1       	rjmp	.+542    	; 0x3a4 <__bad_interrupt>
     186:	00 00       	nop
     188:	0d c1       	rjmp	.+538    	; 0x3a4 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	0b c1       	rjmp	.+534    	; 0x3a4 <__bad_interrupt>
     18e:	00 00       	nop
     190:	09 c1       	rjmp	.+530    	; 0x3a4 <__bad_interrupt>
     192:	00 00       	nop
     194:	07 c1       	rjmp	.+526    	; 0x3a4 <__bad_interrupt>
     196:	00 00       	nop
     198:	05 c1       	rjmp	.+522    	; 0x3a4 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	03 c1       	rjmp	.+518    	; 0x3a4 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	01 c1       	rjmp	.+514    	; 0x3a4 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	ff c0       	rjmp	.+510    	; 0x3a4 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	fd c0       	rjmp	.+506    	; 0x3a4 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	d4 c2       	rjmp	.+1448   	; 0x756 <__vector_107>
     1ae:	00 00       	nop
     1b0:	0c 94 3c 12 	jmp	0x2478	; 0x2478 <__vector_108>
     1b4:	0c 94 74 12 	jmp	0x24e8	; 0x24e8 <__vector_109>
     1b8:	0c 94 ac 12 	jmp	0x2558	; 0x2558 <__vector_110>
     1bc:	0c 94 e4 12 	jmp	0x25c8	; 0x25c8 <__vector_111>
     1c0:	0c 94 1c 13 	jmp	0x2638	; 0x2638 <__vector_112>
     1c4:	0c 94 54 13 	jmp	0x26a8	; 0x26a8 <__vector_113>
     1c8:	0c 94 8c 13 	jmp	0x2718	; 0x2718 <__vector_114>
     1cc:	0c 94 c4 13 	jmp	0x2788	; 0x2788 <__vector_115>
     1d0:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__vector_116>
     1d4:	0c 94 34 14 	jmp	0x2868	; 0x2868 <__vector_117>
     1d8:	e5 c0       	rjmp	.+458    	; 0x3a4 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	e3 c0       	rjmp	.+454    	; 0x3a4 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	e1 c0       	rjmp	.+450    	; 0x3a4 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	df c0       	rjmp	.+446    	; 0x3a4 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	dd c0       	rjmp	.+442    	; 0x3a4 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	db c0       	rjmp	.+438    	; 0x3a4 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	d9 c0       	rjmp	.+434    	; 0x3a4 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	d7 c0       	rjmp	.+430    	; 0x3a4 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	d5 c0       	rjmp	.+426    	; 0x3a4 <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	08 00       	.word	0x0008	; ????
     1fe:	00 00       	nop
     200:	be 92       	st	-X, r11
     202:	24 49       	sbci	r18, 0x94	; 148
     204:	12 3e       	cpi	r17, 0xE2	; 226
     206:	ab aa       	std	Y+51, r10	; 0x33
     208:	aa 2a       	or	r10, r26
     20a:	be cd       	rjmp	.-1156   	; 0xfffffd88 <__eeprom_end+0xff7efd88>
     20c:	cc cc       	rjmp	.-1640   	; 0xfffffba6 <__eeprom_end+0xff7efba6>
     20e:	4c 3e       	cpi	r20, 0xEC	; 236
     210:	00 00       	nop
     212:	00 80       	ld	r0, Z
     214:	be ab       	std	Y+54, r27	; 0x36
     216:	aa aa       	std	Y+50, r10	; 0x32
     218:	aa 3e       	cpi	r26, 0xEA	; 234
     21a:	00 00       	nop
     21c:	00 00       	nop
     21e:	bf 00       	.word	0x00bf	; ????
     220:	00 00       	nop
     222:	80 3f       	cpi	r24, 0xF0	; 240
     224:	00 00       	nop
     226:	00 00       	nop
     228:	00 08       	sbc	r0, r0
     22a:	41 78       	andi	r20, 0x81	; 129
     22c:	d3 bb       	out	0x13, r29	; 19
     22e:	43 87       	std	Z+11, r20	; 0x0b
     230:	d1 13       	cpse	r29, r17
     232:	3d 19       	sub	r19, r13
     234:	0e 3c       	cpi	r16, 0xCE	; 206
     236:	c3 bd       	out	0x23, r28	; 35
     238:	42 82       	std	Z+2, r4	; 0x02
     23a:	ad 2b       	or	r26, r29
     23c:	3e 68       	ori	r19, 0x8E	; 142
     23e:	ec 82       	std	Y+4, r14	; 0x04
     240:	76 be       	out	0x36, r7	; 54
     242:	d9 8f       	std	Y+25, r29	; 0x19
     244:	e1 a9       	ldd	r30, Z+49	; 0x31
     246:	3e 4c       	sbci	r19, 0xCE	; 206
     248:	80 ef       	ldi	r24, 0xF0	; 240
     24a:	ff be       	out	0x3f, r15	; 63
     24c:	01 c4       	rjmp	.+2050   	; 0xa50 <usart_init_rs232+0x54>
     24e:	ff 7f       	andi	r31, 0xFF	; 255
     250:	3f 00       	.word	0x003f	; ????
     252:	00 00       	nop
	...

00000256 <__trampolines_end>:
     256:	6e 61       	ori	r22, 0x1E	; 30
     258:	6e 00       	.word	0x006e	; ????

0000025a <__c.2332>:
     25a:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     26a:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     27a:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     28a:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     29a:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     2aa:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     2ba:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     2ca:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     2da:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     2ea:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     2fa:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     30a:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     31a:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     32a:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     33a:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     34a:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000358 <__ctors_end>:
     358:	11 24       	eor	r1, r1
     35a:	1f be       	out	0x3f, r1	; 63
     35c:	cf ef       	ldi	r28, 0xFF	; 255
     35e:	cd bf       	out	0x3d, r28	; 61
     360:	df e3       	ldi	r29, 0x3F	; 63
     362:	de bf       	out	0x3e, r29	; 62
     364:	00 e0       	ldi	r16, 0x00	; 0
     366:	0c bf       	out	0x3c, r16	; 60
     368:	18 be       	out	0x38, r1	; 56
     36a:	19 be       	out	0x39, r1	; 57
     36c:	1a be       	out	0x3a, r1	; 58
     36e:	1b be       	out	0x3b, r1	; 59

00000370 <__do_copy_data>:
     370:	10 e2       	ldi	r17, 0x20	; 32
     372:	a0 e0       	ldi	r26, 0x00	; 0
     374:	b0 e2       	ldi	r27, 0x20	; 32
     376:	ea e4       	ldi	r30, 0x4A	; 74
     378:	f3 e4       	ldi	r31, 0x43	; 67
     37a:	00 e0       	ldi	r16, 0x00	; 0
     37c:	0b bf       	out	0x3b, r16	; 59
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x14>
     380:	07 90       	elpm	r0, Z+
     382:	0d 92       	st	X+, r0
     384:	aa 3d       	cpi	r26, 0xDA	; 218
     386:	b1 07       	cpc	r27, r17
     388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0x10>
     38a:	1b be       	out	0x3b, r1	; 59

0000038c <__do_clear_bss>:
     38c:	21 e2       	ldi	r18, 0x21	; 33
     38e:	aa ed       	ldi	r26, 0xDA	; 218
     390:	b0 e2       	ldi	r27, 0x20	; 32
     392:	01 c0       	rjmp	.+2      	; 0x396 <.do_clear_bss_start>

00000394 <.do_clear_bss_loop>:
     394:	1d 92       	st	X+, r1

00000396 <.do_clear_bss_start>:
     396:	a9 35       	cpi	r26, 0x59	; 89
     398:	b2 07       	cpc	r27, r18
     39a:	e1 f7       	brne	.-8      	; 0x394 <.do_clear_bss_loop>
     39c:	0e 94 b8 17 	call	0x2f70	; 0x2f70 <main>
     3a0:	0c 94 a3 21 	jmp	0x4346	; 0x4346 <_exit>

000003a4 <__bad_interrupt>:
     3a4:	2d ce       	rjmp	.-934    	; 0x0 <__vectors>

000003a6 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     3a6:	cf 93       	push	r28
     3a8:	df 93       	push	r29
     3aa:	1f 92       	push	r1
     3ac:	cd b7       	in	r28, 0x3d	; 61
     3ae:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     3b0:	80 91 3f 21 	lds	r24, 0x213F	; 0x80213f <stdio_base>
     3b4:	90 91 40 21 	lds	r25, 0x2140	; 0x802140 <stdio_base+0x1>
     3b8:	e0 91 37 21 	lds	r30, 0x2137	; 0x802137 <ptr_get>
     3bc:	f0 91 38 21 	lds	r31, 0x2138	; 0x802138 <ptr_get+0x1>
     3c0:	be 01       	movw	r22, r28
     3c2:	6f 5f       	subi	r22, 0xFF	; 255
     3c4:	7f 4f       	sbci	r23, 0xFF	; 255
     3c6:	19 95       	eicall
	return c;
     3c8:	89 81       	ldd	r24, Y+1	; 0x01
}
     3ca:	08 2e       	mov	r0, r24
     3cc:	00 0c       	add	r0, r0
     3ce:	99 0b       	sbc	r25, r25
     3d0:	0f 90       	pop	r0
     3d2:	df 91       	pop	r29
     3d4:	cf 91       	pop	r28
     3d6:	08 95       	ret

000003d8 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     3d8:	81 15       	cp	r24, r1
     3da:	22 e0       	ldi	r18, 0x02	; 2
     3dc:	92 07       	cpc	r25, r18
     3de:	69 f4       	brne	.+26     	; 0x3fa <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     3e0:	80 91 db 20 	lds	r24, 0x20DB	; 0x8020db <adca_enable_count>
     3e4:	91 e0       	ldi	r25, 0x01	; 1
     3e6:	98 0f       	add	r25, r24
     3e8:	90 93 db 20 	sts	0x20DB, r25	; 0x8020db <adca_enable_count>
     3ec:	81 11       	cpse	r24, r1
     3ee:	14 c0       	rjmp	.+40     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     3f0:	62 e0       	ldi	r22, 0x02	; 2
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	0c 94 da 0a 	jmp	0x15b4	; 0x15b4 <sysclk_enable_module>
     3f8:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     3fa:	80 34       	cpi	r24, 0x40	; 64
     3fc:	92 40       	sbci	r25, 0x02	; 2
     3fe:	61 f4       	brne	.+24     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     400:	80 91 da 20 	lds	r24, 0x20DA	; 0x8020da <__data_end>
     404:	91 e0       	ldi	r25, 0x01	; 1
     406:	98 0f       	add	r25, r24
     408:	90 93 da 20 	sts	0x20DA, r25	; 0x8020da <__data_end>
     40c:	81 11       	cpse	r24, r1
     40e:	04 c0       	rjmp	.+8      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     410:	62 e0       	ldi	r22, 0x02	; 2
     412:	82 e0       	ldi	r24, 0x02	; 2
     414:	0c 94 da 0a 	jmp	0x15b4	; 0x15b4 <sysclk_enable_module>
     418:	08 95       	ret

0000041a <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     41a:	81 15       	cp	r24, r1
     41c:	22 e0       	ldi	r18, 0x02	; 2
     41e:	92 07       	cpc	r25, r18
     420:	61 f4       	brne	.+24     	; 0x43a <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     422:	80 91 db 20 	lds	r24, 0x20DB	; 0x8020db <adca_enable_count>
     426:	81 50       	subi	r24, 0x01	; 1
     428:	80 93 db 20 	sts	0x20DB, r24	; 0x8020db <adca_enable_count>
     42c:	81 11       	cpse	r24, r1
     42e:	13 c0       	rjmp	.+38     	; 0x456 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     430:	62 e0       	ldi	r22, 0x02	; 2
     432:	81 e0       	ldi	r24, 0x01	; 1
     434:	0c 94 f0 0a 	jmp	0x15e0	; 0x15e0 <sysclk_disable_module>
     438:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     43a:	80 34       	cpi	r24, 0x40	; 64
     43c:	92 40       	sbci	r25, 0x02	; 2
     43e:	59 f4       	brne	.+22     	; 0x456 <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     440:	80 91 da 20 	lds	r24, 0x20DA	; 0x8020da <__data_end>
     444:	81 50       	subi	r24, 0x01	; 1
     446:	80 93 da 20 	sts	0x20DA, r24	; 0x8020da <__data_end>
     44a:	81 11       	cpse	r24, r1
     44c:	04 c0       	rjmp	.+8      	; 0x456 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     44e:	62 e0       	ldi	r22, 0x02	; 2
     450:	82 e0       	ldi	r24, 0x02	; 2
     452:	0c 94 f0 0a 	jmp	0x15e0	; 0x15e0 <sysclk_disable_module>
     456:	08 95       	ret

00000458 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     458:	ef 92       	push	r14
     45a:	ff 92       	push	r15
     45c:	1f 93       	push	r17
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	1f 92       	push	r1
     464:	1f 92       	push	r1
     466:	cd b7       	in	r28, 0x3d	; 61
     468:	de b7       	in	r29, 0x3e	; 62
     46a:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     46c:	8f b7       	in	r24, 0x3f	; 63
     46e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     470:	f8 94       	cli
	return flags;
     472:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     474:	c7 01       	movw	r24, r14
     476:	b0 df       	rcall	.-160    	; 0x3d8 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     478:	f7 01       	movw	r30, r14
     47a:	80 81       	ld	r24, Z
     47c:	81 60       	ori	r24, 0x01	; 1
     47e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     480:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     482:	80 91 42 21 	lds	r24, 0x2142	; 0x802142 <sleepmgr_locks+0x1>
     486:	8f 3f       	cpi	r24, 0xFF	; 255
     488:	09 f4       	brne	.+2      	; 0x48c <adc_enable+0x34>
     48a:	ff cf       	rjmp	.-2      	; 0x48a <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     48c:	8f b7       	in	r24, 0x3f	; 63
     48e:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     490:	f8 94       	cli
	return flags;
     492:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     494:	e1 e4       	ldi	r30, 0x41	; 65
     496:	f1 e2       	ldi	r31, 0x21	; 33
     498:	81 81       	ldd	r24, Z+1	; 0x01
     49a:	8f 5f       	subi	r24, 0xFF	; 255
     49c:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     49e:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     4a0:	0f 90       	pop	r0
     4a2:	0f 90       	pop	r0
     4a4:	df 91       	pop	r29
     4a6:	cf 91       	pop	r28
     4a8:	1f 91       	pop	r17
     4aa:	ff 90       	pop	r15
     4ac:	ef 90       	pop	r14
     4ae:	08 95       	ret

000004b0 <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
     4b0:	1f 93       	push	r17
     4b2:	cf 93       	push	r28
     4b4:	df 93       	push	r29
     4b6:	1f 92       	push	r1
     4b8:	1f 92       	push	r1
     4ba:	cd b7       	in	r28, 0x3d	; 61
     4bc:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4be:	2f b7       	in	r18, 0x3f	; 63
     4c0:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
     4c2:	f8 94       	cli
	return flags;
     4c4:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
     4c6:	fc 01       	movw	r30, r24
     4c8:	20 81       	ld	r18, Z
     4ca:	2e 7f       	andi	r18, 0xFE	; 254
     4cc:	20 83       	st	Z, r18
	adc_disable_clock(adc);
     4ce:	a5 df       	rcall	.-182    	; 0x41a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     4d0:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
     4d2:	80 91 42 21 	lds	r24, 0x2142	; 0x802142 <sleepmgr_locks+0x1>
     4d6:	81 11       	cpse	r24, r1
     4d8:	01 c0       	rjmp	.+2      	; 0x4dc <adc_disable+0x2c>
     4da:	ff cf       	rjmp	.-2      	; 0x4da <adc_disable+0x2a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4dc:	8f b7       	in	r24, 0x3f	; 63
     4de:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     4e0:	f8 94       	cli
	return flags;
     4e2:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
     4e4:	e1 e4       	ldi	r30, 0x41	; 65
     4e6:	f1 e2       	ldi	r31, 0x21	; 33
     4e8:	81 81       	ldd	r24, Z+1	; 0x01
     4ea:	81 50       	subi	r24, 0x01	; 1
     4ec:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     4ee:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	df 91       	pop	r29
     4f6:	cf 91       	pop	r28
     4f8:	1f 91       	pop	r17
     4fa:	08 95       	ret

000004fc <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
     4fc:	cf 93       	push	r28
     4fe:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
     500:	e0 91 dc 20 	lds	r30, 0x20DC	; 0x8020dc <transfer>
     504:	f0 91 dd 20 	lds	r31, 0x20DD	; 0x8020dd <transfer+0x1>
     508:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
     50a:	83 ff       	sbrs	r24, 3
     50c:	08 c0       	rjmp	.+16     	; 0x51e <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
     50e:	88 60       	ori	r24, 0x08	; 8
     510:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
     512:	83 e0       	ldi	r24, 0x03	; 3
     514:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
     516:	86 ef       	ldi	r24, 0xF6	; 246
     518:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <transfer+0xa>
     51c:	83 c0       	rjmp	.+262    	; 0x624 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
     51e:	98 2f       	mov	r25, r24
     520:	94 71       	andi	r25, 0x14	; 20
     522:	31 f0       	breq	.+12     	; 0x530 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     524:	83 e0       	ldi	r24, 0x03	; 3
     526:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
     528:	8f ef       	ldi	r24, 0xFF	; 255
     52a:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <transfer+0xa>
     52e:	7a c0       	rjmp	.+244    	; 0x624 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
     530:	86 ff       	sbrs	r24, 6
     532:	43 c0       	rjmp	.+134    	; 0x5ba <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
     534:	cc ed       	ldi	r28, 0xDC	; 220
     536:	d0 e2       	ldi	r29, 0x20	; 32
     538:	aa 81       	ldd	r26, Y+2	; 0x02
     53a:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
     53c:	8c 81       	ldd	r24, Y+4	; 0x04
     53e:	9d 81       	ldd	r25, Y+5	; 0x05
     540:	14 96       	adiw	r26, 0x04	; 4
     542:	2d 91       	ld	r18, X+
     544:	3c 91       	ld	r19, X
     546:	15 97       	sbiw	r26, 0x05	; 5
     548:	82 17       	cp	r24, r18
     54a:	93 07       	cpc	r25, r19
     54c:	6c f4       	brge	.+26     	; 0x568 <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
     54e:	9c 01       	movw	r18, r24
     550:	2f 5f       	subi	r18, 0xFF	; 255
     552:	3f 4f       	sbci	r19, 0xFF	; 255
     554:	20 93 e0 20 	sts	0x20E0, r18	; 0x8020e0 <transfer+0x4>
     558:	30 93 e1 20 	sts	0x20E1, r19	; 0x8020e1 <transfer+0x5>
     55c:	a8 0f       	add	r26, r24
     55e:	b9 1f       	adc	r27, r25
     560:	11 96       	adiw	r26, 0x01	; 1
     562:	8c 91       	ld	r24, X
     564:	87 83       	std	Z+7, r24	; 0x07
     566:	5e c0       	rjmp	.+188    	; 0x624 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
     568:	80 91 e2 20 	lds	r24, 0x20E2	; 0x8020e2 <transfer+0x6>
     56c:	90 91 e3 20 	lds	r25, 0x20E3	; 0x8020e3 <transfer+0x7>
     570:	18 96       	adiw	r26, 0x08	; 8
     572:	2d 91       	ld	r18, X+
     574:	3c 91       	ld	r19, X
     576:	19 97       	sbiw	r26, 0x09	; 9
     578:	82 17       	cp	r24, r18
     57a:	93 07       	cpc	r25, r19
     57c:	c8 f4       	brcc	.+50     	; 0x5b0 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
     57e:	20 91 e4 20 	lds	r18, 0x20E4	; 0x8020e4 <transfer+0x8>
     582:	22 23       	and	r18, r18
     584:	21 f0       	breq	.+8      	; 0x58e <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
     586:	86 81       	ldd	r24, Z+6	; 0x06
     588:	81 60       	ori	r24, 0x01	; 1
     58a:	86 83       	std	Z+6, r24	; 0x06
     58c:	4b c0       	rjmp	.+150    	; 0x624 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
     58e:	16 96       	adiw	r26, 0x06	; 6
     590:	2d 91       	ld	r18, X+
     592:	3c 91       	ld	r19, X
     594:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
     596:	ac 01       	movw	r20, r24
     598:	4f 5f       	subi	r20, 0xFF	; 255
     59a:	5f 4f       	sbci	r21, 0xFF	; 255
     59c:	40 93 e2 20 	sts	0x20E2, r20	; 0x8020e2 <transfer+0x6>
     5a0:	50 93 e3 20 	sts	0x20E3, r21	; 0x8020e3 <transfer+0x7>
     5a4:	d9 01       	movw	r26, r18
     5a6:	a8 0f       	add	r26, r24
     5a8:	b9 1f       	adc	r27, r25
     5aa:	8c 91       	ld	r24, X
     5ac:	87 83       	std	Z+7, r24	; 0x07
     5ae:	3a c0       	rjmp	.+116    	; 0x624 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     5b0:	83 e0       	ldi	r24, 0x03	; 3
     5b2:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
     5b4:	10 92 e6 20 	sts	0x20E6, r1	; 0x8020e6 <transfer+0xa>
     5b8:	35 c0       	rjmp	.+106    	; 0x624 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
     5ba:	88 23       	and	r24, r24
     5bc:	84 f5       	brge	.+96     	; 0x61e <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
     5be:	ac ed       	ldi	r26, 0xDC	; 220
     5c0:	b0 e2       	ldi	r27, 0x20	; 32
     5c2:	12 96       	adiw	r26, 0x02	; 2
     5c4:	cd 91       	ld	r28, X+
     5c6:	dc 91       	ld	r29, X
     5c8:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
     5ca:	16 96       	adiw	r26, 0x06	; 6
     5cc:	8d 91       	ld	r24, X+
     5ce:	9c 91       	ld	r25, X
     5d0:	17 97       	sbiw	r26, 0x07	; 7
     5d2:	28 85       	ldd	r18, Y+8	; 0x08
     5d4:	39 85       	ldd	r19, Y+9	; 0x09
     5d6:	82 17       	cp	r24, r18
     5d8:	93 07       	cpc	r25, r19
     5da:	d8 f4       	brcc	.+54     	; 0x612 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
     5dc:	6e 81       	ldd	r22, Y+6	; 0x06
     5de:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
     5e0:	9c 01       	movw	r18, r24
     5e2:	2f 5f       	subi	r18, 0xFF	; 255
     5e4:	3f 4f       	sbci	r19, 0xFF	; 255
     5e6:	20 93 e2 20 	sts	0x20E2, r18	; 0x8020e2 <transfer+0x6>
     5ea:	30 93 e3 20 	sts	0x20E3, r19	; 0x8020e3 <transfer+0x7>
     5ee:	47 81       	ldd	r20, Z+7	; 0x07
     5f0:	db 01       	movw	r26, r22
     5f2:	a8 0f       	add	r26, r24
     5f4:	b9 1f       	adc	r27, r25
     5f6:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
     5f8:	88 85       	ldd	r24, Y+8	; 0x08
     5fa:	99 85       	ldd	r25, Y+9	; 0x09
     5fc:	28 17       	cp	r18, r24
     5fe:	39 07       	cpc	r19, r25
     600:	18 f4       	brcc	.+6      	; 0x608 <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
     602:	82 e0       	ldi	r24, 0x02	; 2
     604:	83 83       	std	Z+3, r24	; 0x03
     606:	0e c0       	rjmp	.+28     	; 0x624 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
     608:	87 e0       	ldi	r24, 0x07	; 7
     60a:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
     60c:	10 92 e6 20 	sts	0x20E6, r1	; 0x8020e6 <transfer+0xa>
     610:	09 c0       	rjmp	.+18     	; 0x624 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     612:	83 e0       	ldi	r24, 0x03	; 3
     614:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
     616:	89 ef       	ldi	r24, 0xF9	; 249
     618:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <transfer+0xa>
     61c:	03 c0       	rjmp	.+6      	; 0x624 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
     61e:	8b ef       	ldi	r24, 0xFB	; 251
     620:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <transfer+0xa>
	}
}
     624:	df 91       	pop	r29
     626:	cf 91       	pop	r28
     628:	08 95       	ret

0000062a <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
     62a:	1f 92       	push	r1
     62c:	0f 92       	push	r0
     62e:	0f b6       	in	r0, 0x3f	; 63
     630:	0f 92       	push	r0
     632:	11 24       	eor	r1, r1
     634:	08 b6       	in	r0, 0x38	; 56
     636:	0f 92       	push	r0
     638:	18 be       	out	0x38, r1	; 56
     63a:	09 b6       	in	r0, 0x39	; 57
     63c:	0f 92       	push	r0
     63e:	19 be       	out	0x39, r1	; 57
     640:	0b b6       	in	r0, 0x3b	; 59
     642:	0f 92       	push	r0
     644:	1b be       	out	0x3b, r1	; 59
     646:	2f 93       	push	r18
     648:	3f 93       	push	r19
     64a:	4f 93       	push	r20
     64c:	5f 93       	push	r21
     64e:	6f 93       	push	r22
     650:	7f 93       	push	r23
     652:	8f 93       	push	r24
     654:	9f 93       	push	r25
     656:	af 93       	push	r26
     658:	bf 93       	push	r27
     65a:	ef 93       	push	r30
     65c:	ff 93       	push	r31
     65e:	4e df       	rcall	.-356    	; 0x4fc <twim_interrupt_handler>
     660:	ff 91       	pop	r31
     662:	ef 91       	pop	r30
     664:	bf 91       	pop	r27
     666:	af 91       	pop	r26
     668:	9f 91       	pop	r25
     66a:	8f 91       	pop	r24
     66c:	7f 91       	pop	r23
     66e:	6f 91       	pop	r22
     670:	5f 91       	pop	r21
     672:	4f 91       	pop	r20
     674:	3f 91       	pop	r19
     676:	2f 91       	pop	r18
     678:	0f 90       	pop	r0
     67a:	0b be       	out	0x3b, r0	; 59
     67c:	0f 90       	pop	r0
     67e:	09 be       	out	0x39, r0	; 57
     680:	0f 90       	pop	r0
     682:	08 be       	out	0x38, r0	; 56
     684:	0f 90       	pop	r0
     686:	0f be       	out	0x3f, r0	; 63
     688:	0f 90       	pop	r0
     68a:	1f 90       	pop	r1
     68c:	18 95       	reti

0000068e <__vector_76>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
     68e:	1f 92       	push	r1
     690:	0f 92       	push	r0
     692:	0f b6       	in	r0, 0x3f	; 63
     694:	0f 92       	push	r0
     696:	11 24       	eor	r1, r1
     698:	08 b6       	in	r0, 0x38	; 56
     69a:	0f 92       	push	r0
     69c:	18 be       	out	0x38, r1	; 56
     69e:	09 b6       	in	r0, 0x39	; 57
     6a0:	0f 92       	push	r0
     6a2:	19 be       	out	0x39, r1	; 57
     6a4:	0b b6       	in	r0, 0x3b	; 59
     6a6:	0f 92       	push	r0
     6a8:	1b be       	out	0x3b, r1	; 59
     6aa:	2f 93       	push	r18
     6ac:	3f 93       	push	r19
     6ae:	4f 93       	push	r20
     6b0:	5f 93       	push	r21
     6b2:	6f 93       	push	r22
     6b4:	7f 93       	push	r23
     6b6:	8f 93       	push	r24
     6b8:	9f 93       	push	r25
     6ba:	af 93       	push	r26
     6bc:	bf 93       	push	r27
     6be:	ef 93       	push	r30
     6c0:	ff 93       	push	r31
     6c2:	1c df       	rcall	.-456    	; 0x4fc <twim_interrupt_handler>
     6c4:	ff 91       	pop	r31
     6c6:	ef 91       	pop	r30
     6c8:	bf 91       	pop	r27
     6ca:	af 91       	pop	r26
     6cc:	9f 91       	pop	r25
     6ce:	8f 91       	pop	r24
     6d0:	7f 91       	pop	r23
     6d2:	6f 91       	pop	r22
     6d4:	5f 91       	pop	r21
     6d6:	4f 91       	pop	r20
     6d8:	3f 91       	pop	r19
     6da:	2f 91       	pop	r18
     6dc:	0f 90       	pop	r0
     6de:	0b be       	out	0x3b, r0	; 59
     6e0:	0f 90       	pop	r0
     6e2:	09 be       	out	0x39, r0	; 57
     6e4:	0f 90       	pop	r0
     6e6:	08 be       	out	0x38, r0	; 56
     6e8:	0f 90       	pop	r0
     6ea:	0f be       	out	0x3f, r0	; 63
     6ec:	0f 90       	pop	r0
     6ee:	1f 90       	pop	r1
     6f0:	18 95       	reti

000006f2 <__vector_46>:
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
     6f2:	1f 92       	push	r1
     6f4:	0f 92       	push	r0
     6f6:	0f b6       	in	r0, 0x3f	; 63
     6f8:	0f 92       	push	r0
     6fa:	11 24       	eor	r1, r1
     6fc:	08 b6       	in	r0, 0x38	; 56
     6fe:	0f 92       	push	r0
     700:	18 be       	out	0x38, r1	; 56
     702:	09 b6       	in	r0, 0x39	; 57
     704:	0f 92       	push	r0
     706:	19 be       	out	0x39, r1	; 57
     708:	0b b6       	in	r0, 0x3b	; 59
     70a:	0f 92       	push	r0
     70c:	1b be       	out	0x3b, r1	; 59
     70e:	2f 93       	push	r18
     710:	3f 93       	push	r19
     712:	4f 93       	push	r20
     714:	5f 93       	push	r21
     716:	6f 93       	push	r22
     718:	7f 93       	push	r23
     71a:	8f 93       	push	r24
     71c:	9f 93       	push	r25
     71e:	af 93       	push	r26
     720:	bf 93       	push	r27
     722:	ef 93       	push	r30
     724:	ff 93       	push	r31
     726:	ea de       	rcall	.-556    	; 0x4fc <twim_interrupt_handler>
     728:	ff 91       	pop	r31
     72a:	ef 91       	pop	r30
     72c:	bf 91       	pop	r27
     72e:	af 91       	pop	r26
     730:	9f 91       	pop	r25
     732:	8f 91       	pop	r24
     734:	7f 91       	pop	r23
     736:	6f 91       	pop	r22
     738:	5f 91       	pop	r21
     73a:	4f 91       	pop	r20
     73c:	3f 91       	pop	r19
     73e:	2f 91       	pop	r18
     740:	0f 90       	pop	r0
     742:	0b be       	out	0x3b, r0	; 59
     744:	0f 90       	pop	r0
     746:	09 be       	out	0x39, r0	; 57
     748:	0f 90       	pop	r0
     74a:	08 be       	out	0x38, r0	; 56
     74c:	0f 90       	pop	r0
     74e:	0f be       	out	0x3f, r0	; 63
     750:	0f 90       	pop	r0
     752:	1f 90       	pop	r1
     754:	18 95       	reti

00000756 <__vector_107>:
#endif
#ifdef TWIF
ISR(TWIF_TWIM_vect) { twim_interrupt_handler(); }
     756:	1f 92       	push	r1
     758:	0f 92       	push	r0
     75a:	0f b6       	in	r0, 0x3f	; 63
     75c:	0f 92       	push	r0
     75e:	11 24       	eor	r1, r1
     760:	08 b6       	in	r0, 0x38	; 56
     762:	0f 92       	push	r0
     764:	18 be       	out	0x38, r1	; 56
     766:	09 b6       	in	r0, 0x39	; 57
     768:	0f 92       	push	r0
     76a:	19 be       	out	0x39, r1	; 57
     76c:	0b b6       	in	r0, 0x3b	; 59
     76e:	0f 92       	push	r0
     770:	1b be       	out	0x3b, r1	; 59
     772:	2f 93       	push	r18
     774:	3f 93       	push	r19
     776:	4f 93       	push	r20
     778:	5f 93       	push	r21
     77a:	6f 93       	push	r22
     77c:	7f 93       	push	r23
     77e:	8f 93       	push	r24
     780:	9f 93       	push	r25
     782:	af 93       	push	r26
     784:	bf 93       	push	r27
     786:	ef 93       	push	r30
     788:	ff 93       	push	r31
     78a:	b8 de       	rcall	.-656    	; 0x4fc <twim_interrupt_handler>
     78c:	ff 91       	pop	r31
     78e:	ef 91       	pop	r30
     790:	bf 91       	pop	r27
     792:	af 91       	pop	r26
     794:	9f 91       	pop	r25
     796:	8f 91       	pop	r24
     798:	7f 91       	pop	r23
     79a:	6f 91       	pop	r22
     79c:	5f 91       	pop	r21
     79e:	4f 91       	pop	r20
     7a0:	3f 91       	pop	r19
     7a2:	2f 91       	pop	r18
     7a4:	0f 90       	pop	r0
     7a6:	0b be       	out	0x3b, r0	; 59
     7a8:	0f 90       	pop	r0
     7aa:	09 be       	out	0x39, r0	; 57
     7ac:	0f 90       	pop	r0
     7ae:	08 be       	out	0x38, r0	; 56
     7b0:	0f 90       	pop	r0
     7b2:	0f be       	out	0x3f, r0	; 63
     7b4:	0f 90       	pop	r0
     7b6:	1f 90       	pop	r1
     7b8:	18 95       	reti

000007ba <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     7ba:	fc 01       	movw	r30, r24
     7bc:	91 81       	ldd	r25, Z+1	; 0x01
     7be:	95 ff       	sbrs	r25, 5
     7c0:	fd cf       	rjmp	.-6      	; 0x7bc <usart_putchar+0x2>
     7c2:	60 83       	st	Z, r22
     7c4:	80 e0       	ldi	r24, 0x00	; 0
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	08 95       	ret

000007ca <usart_getchar>:
     7ca:	fc 01       	movw	r30, r24
     7cc:	91 81       	ldd	r25, Z+1	; 0x01
     7ce:	99 23       	and	r25, r25
     7d0:	ec f7       	brge	.-6      	; 0x7cc <usart_getchar+0x2>
     7d2:	80 81       	ld	r24, Z
     7d4:	08 95       	ret

000007d6 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     7d6:	4f 92       	push	r4
     7d8:	5f 92       	push	r5
     7da:	6f 92       	push	r6
     7dc:	7f 92       	push	r7
     7de:	8f 92       	push	r8
     7e0:	9f 92       	push	r9
     7e2:	af 92       	push	r10
     7e4:	bf 92       	push	r11
     7e6:	ef 92       	push	r14
     7e8:	ff 92       	push	r15
     7ea:	0f 93       	push	r16
     7ec:	1f 93       	push	r17
     7ee:	cf 93       	push	r28
     7f0:	7c 01       	movw	r14, r24
     7f2:	4a 01       	movw	r8, r20
     7f4:	5b 01       	movw	r10, r22
     7f6:	28 01       	movw	r4, r16
     7f8:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     7fa:	fc 01       	movw	r30, r24
     7fc:	84 81       	ldd	r24, Z+4	; 0x04
     7fe:	82 ff       	sbrs	r24, 2
     800:	16 c0       	rjmp	.+44     	; 0x82e <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     802:	d9 01       	movw	r26, r18
     804:	c8 01       	movw	r24, r16
     806:	68 94       	set
     808:	12 f8       	bld	r1, 2
     80a:	b6 95       	lsr	r27
     80c:	a7 95       	ror	r26
     80e:	97 95       	ror	r25
     810:	87 95       	ror	r24
     812:	16 94       	lsr	r1
     814:	d1 f7       	brne	.-12     	; 0x80a <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     816:	b9 01       	movw	r22, r18
     818:	a8 01       	movw	r20, r16
     81a:	03 2e       	mov	r0, r19
     81c:	36 e1       	ldi	r19, 0x16	; 22
     81e:	76 95       	lsr	r23
     820:	67 95       	ror	r22
     822:	57 95       	ror	r21
     824:	47 95       	ror	r20
     826:	3a 95       	dec	r19
     828:	d1 f7       	brne	.-12     	; 0x81e <usart_set_baudrate+0x48>
     82a:	30 2d       	mov	r19, r0
     82c:	15 c0       	rjmp	.+42     	; 0x858 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     82e:	d9 01       	movw	r26, r18
     830:	c8 01       	movw	r24, r16
     832:	68 94       	set
     834:	13 f8       	bld	r1, 3
     836:	b6 95       	lsr	r27
     838:	a7 95       	ror	r26
     83a:	97 95       	ror	r25
     83c:	87 95       	ror	r24
     83e:	16 94       	lsr	r1
     840:	d1 f7       	brne	.-12     	; 0x836 <usart_set_baudrate+0x60>
		min_rate /= 2;
     842:	b9 01       	movw	r22, r18
     844:	a8 01       	movw	r20, r16
     846:	03 2e       	mov	r0, r19
     848:	37 e1       	ldi	r19, 0x17	; 23
     84a:	76 95       	lsr	r23
     84c:	67 95       	ror	r22
     84e:	57 95       	ror	r21
     850:	47 95       	ror	r20
     852:	3a 95       	dec	r19
     854:	d1 f7       	brne	.-12     	; 0x84a <usart_set_baudrate+0x74>
     856:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     858:	88 15       	cp	r24, r8
     85a:	99 05       	cpc	r25, r9
     85c:	aa 05       	cpc	r26, r10
     85e:	bb 05       	cpc	r27, r11
     860:	08 f4       	brcc	.+2      	; 0x864 <usart_set_baudrate+0x8e>
     862:	a6 c0       	rjmp	.+332    	; 0x9b0 <usart_set_baudrate+0x1da>
     864:	84 16       	cp	r8, r20
     866:	95 06       	cpc	r9, r21
     868:	a6 06       	cpc	r10, r22
     86a:	b7 06       	cpc	r11, r23
     86c:	08 f4       	brcc	.+2      	; 0x870 <usart_set_baudrate+0x9a>
     86e:	a2 c0       	rjmp	.+324    	; 0x9b4 <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     870:	f7 01       	movw	r30, r14
     872:	84 81       	ldd	r24, Z+4	; 0x04
     874:	82 fd       	sbrc	r24, 2
     876:	04 c0       	rjmp	.+8      	; 0x880 <usart_set_baudrate+0xaa>
		baud *= 2;
     878:	88 0c       	add	r8, r8
     87a:	99 1c       	adc	r9, r9
     87c:	aa 1c       	adc	r10, r10
     87e:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     880:	c3 01       	movw	r24, r6
     882:	b2 01       	movw	r22, r4
     884:	a5 01       	movw	r20, r10
     886:	94 01       	movw	r18, r8
     888:	0e 94 2a 1e 	call	0x3c54	; 0x3c54 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     88c:	2f 3f       	cpi	r18, 0xFF	; 255
     88e:	31 05       	cpc	r19, r1
     890:	41 05       	cpc	r20, r1
     892:	51 05       	cpc	r21, r1
     894:	08 f4       	brcc	.+2      	; 0x898 <usart_set_baudrate+0xc2>
     896:	90 c0       	rjmp	.+288    	; 0x9b8 <usart_set_baudrate+0x1e2>
     898:	8f ef       	ldi	r24, 0xFF	; 255
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	a0 e0       	ldi	r26, 0x00	; 0
     89e:	b0 e0       	ldi	r27, 0x00	; 0
     8a0:	c9 ef       	ldi	r28, 0xF9	; 249
     8a2:	05 c0       	rjmp	.+10     	; 0x8ae <usart_set_baudrate+0xd8>
     8a4:	28 17       	cp	r18, r24
     8a6:	39 07       	cpc	r19, r25
     8a8:	4a 07       	cpc	r20, r26
     8aa:	5b 07       	cpc	r21, r27
     8ac:	58 f0       	brcs	.+22     	; 0x8c4 <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     8ae:	88 0f       	add	r24, r24
     8b0:	99 1f       	adc	r25, r25
     8b2:	aa 1f       	adc	r26, r26
     8b4:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     8b6:	cd 3f       	cpi	r28, 0xFD	; 253
     8b8:	0c f4       	brge	.+2      	; 0x8bc <usart_set_baudrate+0xe6>
			limit |= 1;
     8ba:	81 60       	ori	r24, 0x01	; 1
     8bc:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     8be:	c7 30       	cpi	r28, 0x07	; 7
     8c0:	89 f7       	brne	.-30     	; 0x8a4 <usart_set_baudrate+0xce>
     8c2:	4f c0       	rjmp	.+158    	; 0x962 <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     8c4:	cc 23       	and	r28, r28
     8c6:	0c f0       	brlt	.+2      	; 0x8ca <usart_set_baudrate+0xf4>
     8c8:	4c c0       	rjmp	.+152    	; 0x962 <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     8ca:	d5 01       	movw	r26, r10
     8cc:	c4 01       	movw	r24, r8
     8ce:	88 0f       	add	r24, r24
     8d0:	99 1f       	adc	r25, r25
     8d2:	aa 1f       	adc	r26, r26
     8d4:	bb 1f       	adc	r27, r27
     8d6:	88 0f       	add	r24, r24
     8d8:	99 1f       	adc	r25, r25
     8da:	aa 1f       	adc	r26, r26
     8dc:	bb 1f       	adc	r27, r27
     8de:	88 0f       	add	r24, r24
     8e0:	99 1f       	adc	r25, r25
     8e2:	aa 1f       	adc	r26, r26
     8e4:	bb 1f       	adc	r27, r27
     8e6:	48 1a       	sub	r4, r24
     8e8:	59 0a       	sbc	r5, r25
     8ea:	6a 0a       	sbc	r6, r26
     8ec:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     8ee:	ce 3f       	cpi	r28, 0xFE	; 254
     8f0:	f4 f4       	brge	.+60     	; 0x92e <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     8f2:	8d ef       	ldi	r24, 0xFD	; 253
     8f4:	9f ef       	ldi	r25, 0xFF	; 255
     8f6:	8c 1b       	sub	r24, r28
     8f8:	91 09       	sbc	r25, r1
     8fa:	c7 fd       	sbrc	r28, 7
     8fc:	93 95       	inc	r25
     8fe:	04 c0       	rjmp	.+8      	; 0x908 <usart_set_baudrate+0x132>
     900:	44 0c       	add	r4, r4
     902:	55 1c       	adc	r5, r5
     904:	66 1c       	adc	r6, r6
     906:	77 1c       	adc	r7, r7
     908:	8a 95       	dec	r24
     90a:	d2 f7       	brpl	.-12     	; 0x900 <usart_set_baudrate+0x12a>
     90c:	d5 01       	movw	r26, r10
     90e:	c4 01       	movw	r24, r8
     910:	b6 95       	lsr	r27
     912:	a7 95       	ror	r26
     914:	97 95       	ror	r25
     916:	87 95       	ror	r24
     918:	bc 01       	movw	r22, r24
     91a:	cd 01       	movw	r24, r26
     91c:	64 0d       	add	r22, r4
     91e:	75 1d       	adc	r23, r5
     920:	86 1d       	adc	r24, r6
     922:	97 1d       	adc	r25, r7
     924:	a5 01       	movw	r20, r10
     926:	94 01       	movw	r18, r8
     928:	0e 94 2a 1e 	call	0x3c54	; 0x3c54 <__udivmodsi4>
     92c:	37 c0       	rjmp	.+110    	; 0x99c <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     92e:	83 e0       	ldi	r24, 0x03	; 3
     930:	8c 0f       	add	r24, r28
     932:	a5 01       	movw	r20, r10
     934:	94 01       	movw	r18, r8
     936:	04 c0       	rjmp	.+8      	; 0x940 <usart_set_baudrate+0x16a>
     938:	22 0f       	add	r18, r18
     93a:	33 1f       	adc	r19, r19
     93c:	44 1f       	adc	r20, r20
     93e:	55 1f       	adc	r21, r21
     940:	8a 95       	dec	r24
     942:	d2 f7       	brpl	.-12     	; 0x938 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     944:	da 01       	movw	r26, r20
     946:	c9 01       	movw	r24, r18
     948:	b6 95       	lsr	r27
     94a:	a7 95       	ror	r26
     94c:	97 95       	ror	r25
     94e:	87 95       	ror	r24
     950:	bc 01       	movw	r22, r24
     952:	cd 01       	movw	r24, r26
     954:	64 0d       	add	r22, r4
     956:	75 1d       	adc	r23, r5
     958:	86 1d       	adc	r24, r6
     95a:	97 1d       	adc	r25, r7
     95c:	0e 94 2a 1e 	call	0x3c54	; 0x3c54 <__udivmodsi4>
     960:	1d c0       	rjmp	.+58     	; 0x99c <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     962:	83 e0       	ldi	r24, 0x03	; 3
     964:	8c 0f       	add	r24, r28
     966:	a5 01       	movw	r20, r10
     968:	94 01       	movw	r18, r8
     96a:	04 c0       	rjmp	.+8      	; 0x974 <usart_set_baudrate+0x19e>
     96c:	22 0f       	add	r18, r18
     96e:	33 1f       	adc	r19, r19
     970:	44 1f       	adc	r20, r20
     972:	55 1f       	adc	r21, r21
     974:	8a 95       	dec	r24
     976:	d2 f7       	brpl	.-12     	; 0x96c <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     978:	da 01       	movw	r26, r20
     97a:	c9 01       	movw	r24, r18
     97c:	b6 95       	lsr	r27
     97e:	a7 95       	ror	r26
     980:	97 95       	ror	r25
     982:	87 95       	ror	r24
     984:	bc 01       	movw	r22, r24
     986:	cd 01       	movw	r24, r26
     988:	64 0d       	add	r22, r4
     98a:	75 1d       	adc	r23, r5
     98c:	86 1d       	adc	r24, r6
     98e:	97 1d       	adc	r25, r7
     990:	0e 94 2a 1e 	call	0x3c54	; 0x3c54 <__udivmodsi4>
     994:	21 50       	subi	r18, 0x01	; 1
     996:	31 09       	sbc	r19, r1
     998:	41 09       	sbc	r20, r1
     99a:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     99c:	83 2f       	mov	r24, r19
     99e:	8f 70       	andi	r24, 0x0F	; 15
     9a0:	c2 95       	swap	r28
     9a2:	c0 7f       	andi	r28, 0xF0	; 240
     9a4:	c8 2b       	or	r28, r24
     9a6:	f7 01       	movw	r30, r14
     9a8:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     9aa:	26 83       	std	Z+6, r18	; 0x06

	return true;
     9ac:	81 e0       	ldi	r24, 0x01	; 1
     9ae:	18 c0       	rjmp	.+48     	; 0x9e0 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     9b0:	80 e0       	ldi	r24, 0x00	; 0
     9b2:	16 c0       	rjmp	.+44     	; 0x9e0 <usart_set_baudrate+0x20a>
     9b4:	80 e0       	ldi	r24, 0x00	; 0
     9b6:	14 c0       	rjmp	.+40     	; 0x9e0 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     9b8:	d5 01       	movw	r26, r10
     9ba:	c4 01       	movw	r24, r8
     9bc:	88 0f       	add	r24, r24
     9be:	99 1f       	adc	r25, r25
     9c0:	aa 1f       	adc	r26, r26
     9c2:	bb 1f       	adc	r27, r27
     9c4:	88 0f       	add	r24, r24
     9c6:	99 1f       	adc	r25, r25
     9c8:	aa 1f       	adc	r26, r26
     9ca:	bb 1f       	adc	r27, r27
     9cc:	88 0f       	add	r24, r24
     9ce:	99 1f       	adc	r25, r25
     9d0:	aa 1f       	adc	r26, r26
     9d2:	bb 1f       	adc	r27, r27
     9d4:	48 1a       	sub	r4, r24
     9d6:	59 0a       	sbc	r5, r25
     9d8:	6a 0a       	sbc	r6, r26
     9da:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     9dc:	c9 ef       	ldi	r28, 0xF9	; 249
     9de:	89 cf       	rjmp	.-238    	; 0x8f2 <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     9e0:	cf 91       	pop	r28
     9e2:	1f 91       	pop	r17
     9e4:	0f 91       	pop	r16
     9e6:	ff 90       	pop	r15
     9e8:	ef 90       	pop	r14
     9ea:	bf 90       	pop	r11
     9ec:	af 90       	pop	r10
     9ee:	9f 90       	pop	r9
     9f0:	8f 90       	pop	r8
     9f2:	7f 90       	pop	r7
     9f4:	6f 90       	pop	r6
     9f6:	5f 90       	pop	r5
     9f8:	4f 90       	pop	r4
     9fa:	08 95       	ret

000009fc <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     9fc:	0f 93       	push	r16
     9fe:	1f 93       	push	r17
     a00:	cf 93       	push	r28
     a02:	df 93       	push	r29
     a04:	ec 01       	movw	r28, r24
     a06:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     a08:	00 97       	sbiw	r24, 0x00	; 0
     a0a:	09 f4       	brne	.+2      	; 0xa0e <usart_init_rs232+0x12>
     a0c:	36 c1       	rjmp	.+620    	; 0xc7a <usart_init_rs232+0x27e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     a0e:	80 3c       	cpi	r24, 0xC0	; 192
     a10:	91 05       	cpc	r25, r1
     a12:	21 f4       	brne	.+8      	; 0xa1c <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     a14:	60 e1       	ldi	r22, 0x10	; 16
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	cd d5       	rcall	.+2970   	; 0x15b4 <sysclk_enable_module>
     a1a:	2f c1       	rjmp	.+606    	; 0xc7a <usart_init_rs232+0x27e>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
     a1c:	c0 34       	cpi	r28, 0x40	; 64
     a1e:	84 e0       	ldi	r24, 0x04	; 4
     a20:	d8 07       	cpc	r29, r24
     a22:	21 f4       	brne	.+8      	; 0xa2c <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
     a24:	68 e0       	ldi	r22, 0x08	; 8
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	c5 d5       	rcall	.+2954   	; 0x15b4 <sysclk_enable_module>
     a2a:	27 c1       	rjmp	.+590    	; 0xc7a <usart_init_rs232+0x27e>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     a2c:	c1 15       	cp	r28, r1
     a2e:	e4 e0       	ldi	r30, 0x04	; 4
     a30:	de 07       	cpc	r29, r30
     a32:	21 f4       	brne	.+8      	; 0xa3c <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     a34:	64 e0       	ldi	r22, 0x04	; 4
     a36:	80 e0       	ldi	r24, 0x00	; 0
     a38:	bd d5       	rcall	.+2938   	; 0x15b4 <sysclk_enable_module>
     a3a:	1f c1       	rjmp	.+574    	; 0xc7a <usart_init_rs232+0x27e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     a3c:	c0 38       	cpi	r28, 0x80	; 128
     a3e:	f1 e0       	ldi	r31, 0x01	; 1
     a40:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     a42:	21 f4       	brne	.+8      	; 0xa4c <usart_init_rs232+0x50>
     a44:	62 e0       	ldi	r22, 0x02	; 2
     a46:	80 e0       	ldi	r24, 0x00	; 0
     a48:	b5 d5       	rcall	.+2922   	; 0x15b4 <sysclk_enable_module>
     a4a:	17 c1       	rjmp	.+558    	; 0xc7a <usart_init_rs232+0x27e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     a4c:	c1 15       	cp	r28, r1
     a4e:	81 e0       	ldi	r24, 0x01	; 1
     a50:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     a52:	21 f4       	brne	.+8      	; 0xa5c <usart_init_rs232+0x60>
     a54:	61 e0       	ldi	r22, 0x01	; 1
     a56:	80 e0       	ldi	r24, 0x00	; 0
     a58:	ad d5       	rcall	.+2906   	; 0x15b4 <sysclk_enable_module>
     a5a:	0f c1       	rjmp	.+542    	; 0xc7a <usart_init_rs232+0x27e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     a5c:	c0 38       	cpi	r28, 0x80	; 128
     a5e:	e3 e0       	ldi	r30, 0x03	; 3
     a60:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     a62:	21 f4       	brne	.+8      	; 0xa6c <usart_init_rs232+0x70>
     a64:	61 e0       	ldi	r22, 0x01	; 1
     a66:	81 e0       	ldi	r24, 0x01	; 1
     a68:	a5 d5       	rcall	.+2890   	; 0x15b4 <sysclk_enable_module>
     a6a:	07 c1       	rjmp	.+526    	; 0xc7a <usart_init_rs232+0x27e>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     a6c:	c0 39       	cpi	r28, 0x90	; 144
     a6e:	f3 e0       	ldi	r31, 0x03	; 3
     a70:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     a72:	21 f4       	brne	.+8      	; 0xa7c <usart_init_rs232+0x80>
     a74:	61 e0       	ldi	r22, 0x01	; 1
     a76:	82 e0       	ldi	r24, 0x02	; 2
     a78:	9d d5       	rcall	.+2874   	; 0x15b4 <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     a7a:	ff c0       	rjmp	.+510    	; 0xc7a <usart_init_rs232+0x27e>
     a7c:	c1 15       	cp	r28, r1
     a7e:	82 e0       	ldi	r24, 0x02	; 2
     a80:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     a82:	21 f4       	brne	.+8      	; 0xa8c <usart_init_rs232+0x90>
     a84:	62 e0       	ldi	r22, 0x02	; 2
     a86:	81 e0       	ldi	r24, 0x01	; 1
     a88:	95 d5       	rcall	.+2858   	; 0x15b4 <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     a8a:	f7 c0       	rjmp	.+494    	; 0xc7a <usart_init_rs232+0x27e>
     a8c:	c0 34       	cpi	r28, 0x40	; 64
     a8e:	e2 e0       	ldi	r30, 0x02	; 2
     a90:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     a92:	21 f4       	brne	.+8      	; 0xa9c <usart_init_rs232+0xa0>
     a94:	62 e0       	ldi	r22, 0x02	; 2
     a96:	82 e0       	ldi	r24, 0x02	; 2
     a98:	8d d5       	rcall	.+2842   	; 0x15b4 <sysclk_enable_module>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
     a9a:	ef c0       	rjmp	.+478    	; 0xc7a <usart_init_rs232+0x27e>
     a9c:	c1 15       	cp	r28, r1
     a9e:	f3 e0       	ldi	r31, 0x03	; 3
     aa0:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
     aa2:	21 f4       	brne	.+8      	; 0xaac <usart_init_rs232+0xb0>
     aa4:	64 e0       	ldi	r22, 0x04	; 4
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	85 d5       	rcall	.+2826   	; 0x15b4 <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     aaa:	e7 c0       	rjmp	.+462    	; 0xc7a <usart_init_rs232+0x27e>
     aac:	c0 32       	cpi	r28, 0x20	; 32
     aae:	83 e0       	ldi	r24, 0x03	; 3
     ab0:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     ab2:	21 f4       	brne	.+8      	; 0xabc <usart_init_rs232+0xc0>
     ab4:	64 e0       	ldi	r22, 0x04	; 4
     ab6:	82 e0       	ldi	r24, 0x02	; 2
     ab8:	7d d5       	rcall	.+2810   	; 0x15b4 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     aba:	df c0       	rjmp	.+446    	; 0xc7a <usart_init_rs232+0x27e>
     abc:	c1 15       	cp	r28, r1
     abe:	e8 e0       	ldi	r30, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     ac0:	de 07       	cpc	r29, r30
     ac2:	21 f4       	brne	.+8      	; 0xacc <usart_init_rs232+0xd0>
     ac4:	61 e0       	ldi	r22, 0x01	; 1
     ac6:	83 e0       	ldi	r24, 0x03	; 3
     ac8:	75 d5       	rcall	.+2794   	; 0x15b4 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     aca:	d7 c0       	rjmp	.+430    	; 0xc7a <usart_init_rs232+0x27e>
     acc:	c1 15       	cp	r28, r1
     ace:	f9 e0       	ldi	r31, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     ad0:	df 07       	cpc	r29, r31
     ad2:	21 f4       	brne	.+8      	; 0xadc <usart_init_rs232+0xe0>
     ad4:	61 e0       	ldi	r22, 0x01	; 1
     ad6:	84 e0       	ldi	r24, 0x04	; 4
     ad8:	6d d5       	rcall	.+2778   	; 0x15b4 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     ada:	cf c0       	rjmp	.+414    	; 0xc7a <usart_init_rs232+0x27e>
     adc:	c1 15       	cp	r28, r1
     ade:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     ae0:	d8 07       	cpc	r29, r24
     ae2:	21 f4       	brne	.+8      	; 0xaec <usart_init_rs232+0xf0>
     ae4:	61 e0       	ldi	r22, 0x01	; 1
     ae6:	85 e0       	ldi	r24, 0x05	; 5
     ae8:	65 d5       	rcall	.+2762   	; 0x15b4 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     aea:	c7 c0       	rjmp	.+398    	; 0xc7a <usart_init_rs232+0x27e>
     aec:	c1 15       	cp	r28, r1
     aee:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     af0:	de 07       	cpc	r29, r30
     af2:	21 f4       	brne	.+8      	; 0xafc <usart_init_rs232+0x100>
     af4:	61 e0       	ldi	r22, 0x01	; 1
     af6:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     af8:	5d d5       	rcall	.+2746   	; 0x15b4 <sysclk_enable_module>
     afa:	bf c0       	rjmp	.+382    	; 0xc7a <usart_init_rs232+0x27e>
     afc:	c0 34       	cpi	r28, 0x40	; 64
     afe:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     b00:	df 07       	cpc	r29, r31
     b02:	21 f4       	brne	.+8      	; 0xb0c <usart_init_rs232+0x110>
     b04:	62 e0       	ldi	r22, 0x02	; 2
     b06:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     b08:	55 d5       	rcall	.+2730   	; 0x15b4 <sysclk_enable_module>
     b0a:	b7 c0       	rjmp	.+366    	; 0xc7a <usart_init_rs232+0x27e>
     b0c:	c0 34       	cpi	r28, 0x40	; 64
     b0e:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     b10:	d8 07       	cpc	r29, r24
     b12:	21 f4       	brne	.+8      	; 0xb1c <usart_init_rs232+0x120>
     b14:	62 e0       	ldi	r22, 0x02	; 2
     b16:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     b18:	4d d5       	rcall	.+2714   	; 0x15b4 <sysclk_enable_module>
     b1a:	af c0       	rjmp	.+350    	; 0xc7a <usart_init_rs232+0x27e>
     b1c:	c0 34       	cpi	r28, 0x40	; 64
     b1e:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     b20:	de 07       	cpc	r29, r30
     b22:	21 f4       	brne	.+8      	; 0xb2c <usart_init_rs232+0x130>
     b24:	62 e0       	ldi	r22, 0x02	; 2
     b26:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
     b28:	45 d5       	rcall	.+2698   	; 0x15b4 <sysclk_enable_module>
     b2a:	a7 c0       	rjmp	.+334    	; 0xc7a <usart_init_rs232+0x27e>
     b2c:	c0 34       	cpi	r28, 0x40	; 64
     b2e:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
     b30:	df 07       	cpc	r29, r31
     b32:	21 f4       	brne	.+8      	; 0xb3c <usart_init_rs232+0x140>
     b34:	62 e0       	ldi	r22, 0x02	; 2
     b36:	86 e0       	ldi	r24, 0x06	; 6
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     b38:	3d d5       	rcall	.+2682   	; 0x15b4 <sysclk_enable_module>
     b3a:	9f c0       	rjmp	.+318    	; 0xc7a <usart_init_rs232+0x27e>
     b3c:	c0 39       	cpi	r28, 0x90	; 144
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     b3e:	88 e0       	ldi	r24, 0x08	; 8
     b40:	d8 07       	cpc	r29, r24
     b42:	21 f4       	brne	.+8      	; 0xb4c <usart_init_rs232+0x150>
     b44:	64 e0       	ldi	r22, 0x04	; 4
     b46:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     b48:	35 d5       	rcall	.+2666   	; 0x15b4 <sysclk_enable_module>
     b4a:	97 c0       	rjmp	.+302    	; 0xc7a <usart_init_rs232+0x27e>
     b4c:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     b4e:	e9 e0       	ldi	r30, 0x09	; 9
     b50:	de 07       	cpc	r29, r30
     b52:	21 f4       	brne	.+8      	; 0xb5c <usart_init_rs232+0x160>
     b54:	64 e0       	ldi	r22, 0x04	; 4
     b56:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     b58:	2d d5       	rcall	.+2650   	; 0x15b4 <sysclk_enable_module>
     b5a:	8f c0       	rjmp	.+286    	; 0xc7a <usart_init_rs232+0x27e>
     b5c:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     b5e:	fa e0       	ldi	r31, 0x0A	; 10
     b60:	df 07       	cpc	r29, r31
     b62:	21 f4       	brne	.+8      	; 0xb6c <usart_init_rs232+0x170>
     b64:	64 e0       	ldi	r22, 0x04	; 4
     b66:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     b68:	25 d5       	rcall	.+2634   	; 0x15b4 <sysclk_enable_module>
     b6a:	87 c0       	rjmp	.+270    	; 0xc7a <usart_init_rs232+0x27e>
     b6c:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     b6e:	8b e0       	ldi	r24, 0x0B	; 11
     b70:	d8 07       	cpc	r29, r24
     b72:	21 f4       	brne	.+8      	; 0xb7c <usart_init_rs232+0x180>
     b74:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     b76:	86 e0       	ldi	r24, 0x06	; 6
     b78:	1d d5       	rcall	.+2618   	; 0x15b4 <sysclk_enable_module>
     b7a:	7f c0       	rjmp	.+254    	; 0xc7a <usart_init_rs232+0x27e>
     b7c:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     b7e:	e8 e0       	ldi	r30, 0x08	; 8
     b80:	de 07       	cpc	r29, r30
     b82:	21 f4       	brne	.+8      	; 0xb8c <usart_init_rs232+0x190>
     b84:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     b86:	83 e0       	ldi	r24, 0x03	; 3
     b88:	15 d5       	rcall	.+2602   	; 0x15b4 <sysclk_enable_module>
     b8a:	77 c0       	rjmp	.+238    	; 0xc7a <usart_init_rs232+0x27e>
     b8c:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     b8e:	f9 e0       	ldi	r31, 0x09	; 9
     b90:	df 07       	cpc	r29, r31
     b92:	21 f4       	brne	.+8      	; 0xb9c <usart_init_rs232+0x1a0>
     b94:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
     b96:	84 e0       	ldi	r24, 0x04	; 4
     b98:	0d d5       	rcall	.+2586   	; 0x15b4 <sysclk_enable_module>
     b9a:	6f c0       	rjmp	.+222    	; 0xc7a <usart_init_rs232+0x27e>
     b9c:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
     b9e:	8a e0       	ldi	r24, 0x0A	; 10
     ba0:	d8 07       	cpc	r29, r24
     ba2:	21 f4       	brne	.+8      	; 0xbac <usart_init_rs232+0x1b0>
     ba4:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
     ba6:	85 e0       	ldi	r24, 0x05	; 5
     ba8:	05 d5       	rcall	.+2570   	; 0x15b4 <sysclk_enable_module>
     baa:	67 c0       	rjmp	.+206    	; 0xc7a <usart_init_rs232+0x27e>
     bac:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
     bae:	eb e0       	ldi	r30, 0x0B	; 11
     bb0:	de 07       	cpc	r29, r30
     bb2:	21 f4       	brne	.+8      	; 0xbbc <usart_init_rs232+0x1c0>
     bb4:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     bb6:	86 e0       	ldi	r24, 0x06	; 6
     bb8:	fd d4       	rcall	.+2554   	; 0x15b4 <sysclk_enable_module>
     bba:	5f c0       	rjmp	.+190    	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     bbc:	c0 3a       	cpi	r28, 0xA0	; 160
     bbe:	f8 e0       	ldi	r31, 0x08	; 8
     bc0:	df 07       	cpc	r29, r31
     bc2:	21 f4       	brne	.+8      	; 0xbcc <usart_init_rs232+0x1d0>
     bc4:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     bc6:	83 e0       	ldi	r24, 0x03	; 3
     bc8:	f5 d4       	rcall	.+2538   	; 0x15b4 <sysclk_enable_module>
     bca:	57 c0       	rjmp	.+174    	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     bcc:	c0 3a       	cpi	r28, 0xA0	; 160
     bce:	89 e0       	ldi	r24, 0x09	; 9
     bd0:	d8 07       	cpc	r29, r24
     bd2:	21 f4       	brne	.+8      	; 0xbdc <usart_init_rs232+0x1e0>
     bd4:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     bd6:	84 e0       	ldi	r24, 0x04	; 4
     bd8:	ed d4       	rcall	.+2522   	; 0x15b4 <sysclk_enable_module>
     bda:	4f c0       	rjmp	.+158    	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     bdc:	c0 3a       	cpi	r28, 0xA0	; 160
     bde:	ea e0       	ldi	r30, 0x0A	; 10
     be0:	de 07       	cpc	r29, r30
     be2:	21 f4       	brne	.+8      	; 0xbec <usart_init_rs232+0x1f0>
     be4:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     be6:	85 e0       	ldi	r24, 0x05	; 5
     be8:	e5 d4       	rcall	.+2506   	; 0x15b4 <sysclk_enable_module>
     bea:	47 c0       	rjmp	.+142    	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     bec:	c0 3a       	cpi	r28, 0xA0	; 160
     bee:	fb e0       	ldi	r31, 0x0B	; 11
     bf0:	df 07       	cpc	r29, r31
     bf2:	21 f4       	brne	.+8      	; 0xbfc <usart_init_rs232+0x200>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     bf4:	60 e1       	ldi	r22, 0x10	; 16
     bf6:	86 e0       	ldi	r24, 0x06	; 6
     bf8:	dd d4       	rcall	.+2490   	; 0x15b4 <sysclk_enable_module>
     bfa:	3f c0       	rjmp	.+126    	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     bfc:	c0 3b       	cpi	r28, 0xB0	; 176
     bfe:	88 e0       	ldi	r24, 0x08	; 8
     c00:	d8 07       	cpc	r29, r24
     c02:	21 f4       	brne	.+8      	; 0xc0c <usart_init_rs232+0x210>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     c04:	60 e2       	ldi	r22, 0x20	; 32
     c06:	83 e0       	ldi	r24, 0x03	; 3
     c08:	d5 d4       	rcall	.+2474   	; 0x15b4 <sysclk_enable_module>
     c0a:	37 c0       	rjmp	.+110    	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     c0c:	c0 3b       	cpi	r28, 0xB0	; 176
     c0e:	e9 e0       	ldi	r30, 0x09	; 9
     c10:	de 07       	cpc	r29, r30
     c12:	21 f4       	brne	.+8      	; 0xc1c <usart_init_rs232+0x220>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
     c14:	60 e2       	ldi	r22, 0x20	; 32
     c16:	84 e0       	ldi	r24, 0x04	; 4
     c18:	cd d4       	rcall	.+2458   	; 0x15b4 <sysclk_enable_module>
     c1a:	2f c0       	rjmp	.+94     	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
     c1c:	c0 3b       	cpi	r28, 0xB0	; 176
     c1e:	fa e0       	ldi	r31, 0x0A	; 10
     c20:	df 07       	cpc	r29, r31
     c22:	21 f4       	brne	.+8      	; 0xc2c <usart_init_rs232+0x230>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
     c24:	60 e2       	ldi	r22, 0x20	; 32
     c26:	85 e0       	ldi	r24, 0x05	; 5
     c28:	c5 d4       	rcall	.+2442   	; 0x15b4 <sysclk_enable_module>
     c2a:	27 c0       	rjmp	.+78     	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
     c2c:	c0 3b       	cpi	r28, 0xB0	; 176
     c2e:	8b e0       	ldi	r24, 0x0B	; 11
     c30:	d8 07       	cpc	r29, r24
     c32:	21 f4       	brne	.+8      	; 0xc3c <usart_init_rs232+0x240>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     c34:	60 e2       	ldi	r22, 0x20	; 32
     c36:	86 e0       	ldi	r24, 0x06	; 6
     c38:	bd d4       	rcall	.+2426   	; 0x15b4 <sysclk_enable_module>
     c3a:	1f c0       	rjmp	.+62     	; 0xc7a <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     c3c:	c0 38       	cpi	r28, 0x80	; 128
     c3e:	e4 e0       	ldi	r30, 0x04	; 4
     c40:	de 07       	cpc	r29, r30
     c42:	21 f4       	brne	.+8      	; 0xc4c <usart_init_rs232+0x250>
     c44:	60 e4       	ldi	r22, 0x40	; 64
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
     c46:	83 e0       	ldi	r24, 0x03	; 3
     c48:	b5 d4       	rcall	.+2410   	; 0x15b4 <sysclk_enable_module>
     c4a:	17 c0       	rjmp	.+46     	; 0xc7a <usart_init_rs232+0x27e>
     c4c:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
     c4e:	f4 e0       	ldi	r31, 0x04	; 4
     c50:	df 07       	cpc	r29, r31
     c52:	21 f4       	brne	.+8      	; 0xc5c <usart_init_rs232+0x260>
     c54:	60 e4       	ldi	r22, 0x40	; 64
     c56:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     c58:	ad d4       	rcall	.+2394   	; 0x15b4 <sysclk_enable_module>
     c5a:	0f c0       	rjmp	.+30     	; 0xc7a <usart_init_rs232+0x27e>
     c5c:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     c5e:	84 e0       	ldi	r24, 0x04	; 4
     c60:	d8 07       	cpc	r29, r24
     c62:	21 f4       	brne	.+8      	; 0xc6c <usart_init_rs232+0x270>
     c64:	60 e4       	ldi	r22, 0x40	; 64
     c66:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
     c68:	a5 d4       	rcall	.+2378   	; 0x15b4 <sysclk_enable_module>
     c6a:	07 c0       	rjmp	.+14     	; 0xc7a <usart_init_rs232+0x27e>
     c6c:	c0 3b       	cpi	r28, 0xB0	; 176
     c6e:	e4 e0       	ldi	r30, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
     c70:	de 07       	cpc	r29, r30
     c72:	19 f4       	brne	.+6      	; 0xc7a <usart_init_rs232+0x27e>
     c74:	60 e4       	ldi	r22, 0x40	; 64
     c76:	86 e0       	ldi	r24, 0x06	; 6
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     c78:	9d d4       	rcall	.+2362   	; 0x15b4 <sysclk_enable_module>
     c7a:	8d 81       	ldd	r24, Y+5	; 0x05
     c7c:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     c7e:	8d 83       	std	Y+5, r24	; 0x05
     c80:	f8 01       	movw	r30, r16
     c82:	95 81       	ldd	r25, Z+5	; 0x05
     c84:	84 81       	ldd	r24, Z+4	; 0x04
     c86:	89 2b       	or	r24, r25
     c88:	96 81       	ldd	r25, Z+6	; 0x06
     c8a:	91 11       	cpse	r25, r1
     c8c:	98 e0       	ldi	r25, 0x08	; 8
     c8e:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     c90:	8d 83       	std	Y+5, r24	; 0x05
     c92:	f8 01       	movw	r30, r16
     c94:	40 81       	ld	r20, Z
     c96:	51 81       	ldd	r21, Z+1	; 0x01
     c98:	62 81       	ldd	r22, Z+2	; 0x02
     c9a:	73 81       	ldd	r23, Z+3	; 0x03
     c9c:	00 e0       	ldi	r16, 0x00	; 0
     c9e:	18 e4       	ldi	r17, 0x48	; 72
     ca0:	28 ee       	ldi	r18, 0xE8	; 232
     ca2:	31 e0       	ldi	r19, 0x01	; 1
     ca4:	ce 01       	movw	r24, r28
     ca6:	97 dd       	rcall	.-1234   	; 0x7d6 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     ca8:	9c 81       	ldd	r25, Y+4	; 0x04
     caa:	98 60       	ori	r25, 0x08	; 8
     cac:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     cae:	9c 81       	ldd	r25, Y+4	; 0x04
     cb0:	90 61       	ori	r25, 0x10	; 16
     cb2:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     cb4:	df 91       	pop	r29
     cb6:	cf 91       	pop	r28
     cb8:	1f 91       	pop	r17
     cba:	0f 91       	pop	r16
     cbc:	08 95       	ret

00000cbe <adc_init>:
 */ 

#include "adc_sensors.h"

void adc_init(ADC_t* adc, uint8_t ch_mask, uint8_t pos)
{
     cbe:	ef 92       	push	r14
     cc0:	ff 92       	push	r15
     cc2:	0f 93       	push	r16
     cc4:	1f 93       	push	r17
     cc6:	cf 93       	push	r28
     cc8:	df 93       	push	r29
     cca:	cd b7       	in	r28, 0x3d	; 61
     ccc:	de b7       	in	r29, 0x3e	; 62
     cce:	2b 97       	sbiw	r28, 0x0b	; 11
     cd0:	cd bf       	out	0x3d, r28	; 61
     cd2:	de bf       	out	0x3e, r29	; 62
     cd4:	7c 01       	movw	r14, r24
     cd6:	06 2f       	mov	r16, r22
     cd8:	14 2f       	mov	r17, r20
	struct adc_config adc_conf;
	struct adc_channel_config adcch_conf;
	adc_read_configuration(adc, &adc_conf);
     cda:	be 01       	movw	r22, r28
     cdc:	6f 5f       	subi	r22, 0xFF	; 255
     cde:	7f 4f       	sbci	r23, 0xFF	; 255
     ce0:	1b d3       	rcall	.+1590   	; 0x1318 <adc_read_configuration>
	adcch_read_configuration(adc, ch_mask, &adcch_conf);
     ce2:	ae 01       	movw	r20, r28
     ce4:	48 5f       	subi	r20, 0xF8	; 248
     ce6:	5f 4f       	sbci	r21, 0xFF	; 255
     ce8:	60 2f       	mov	r22, r16
     cea:	c7 01       	movw	r24, r14
     cec:	9a d3       	rcall	.+1844   	; 0x1422 <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     cee:	8a 81       	ldd	r24, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     cf0:	9b 81       	ldd	r25, Y+3	; 0x03
     cf2:	9f 78       	andi	r25, 0x8F	; 143
     cf4:	9b 83       	std	Y+3, r25	; 0x03
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     cf6:	81 7e       	andi	r24, 0xE1	; 225
     cf8:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = ADC_EVACT_NONE_gc;
     cfa:	1c 82       	std	Y+4, r1	; 0x04
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     cfc:	86 e0       	ldi	r24, 0x06	; 6
     cfe:	8d 83       	std	Y+5, r24	; 0x05
 */
static inline void adcch_set_input(struct adc_channel_config *ch_conf,
		enum adcch_positive_input pos, enum adcch_negative_input neg,
		uint8_t gain)
{
	if (pos >= ADCCH_POS_TEMPSENSE) {
     d00:	10 31       	cpi	r17, 0x10	; 16
     d02:	38 f0       	brcs	.+14     	; 0xd12 <adc_init+0x54>
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
     d04:	18 86       	std	Y+8, r1	; 0x08
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
     d06:	10 51       	subi	r17, 0x10	; 16
     d08:	11 0f       	add	r17, r17
     d0a:	11 0f       	add	r17, r17
     d0c:	11 0f       	add	r17, r17
     d0e:	19 87       	std	Y+9, r17	; 0x09
     d10:	06 c0       	rjmp	.+12     	; 0xd1e <adc_init+0x60>
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	88 87       	std	Y+8, r24	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     d16:	11 0f       	add	r17, r17
     d18:	11 0f       	add	r17, r17
     d1a:	11 0f       	add	r17, r17
     d1c:	19 87       	std	Y+9, r17	; 0x09
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
	switch (impmode) {
	case ADC_GAIN_HIGHIMPEDANCE:
		conf->ctrlb &= ~ADC_IMPMODE_bm;
     d1e:	8a 81       	ldd	r24, Y+2	; 0x02
     d20:	8f 77       	andi	r24, 0x7F	; 127
     d22:	8a 83       	std	Y+2, r24	; 0x02
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
     d24:	8b 81       	ldd	r24, Y+3	; 0x03
     d26:	82 60       	ori	r24, 0x02	; 2
     d28:	8b 83       	std	Y+3, r24	; 0x03
	
	adc_set_gain_impedance_mode(&adc_conf, ADC_GAIN_HIGHIMPEDANCE);
	adc_enable_internal_input(&adc_conf, ADC_INT_BANDGAP);


	adc_write_configuration(adc, &adc_conf);
     d2a:	be 01       	movw	r22, r28
     d2c:	6f 5f       	subi	r22, 0xFF	; 255
     d2e:	7f 4f       	sbci	r23, 0xFF	; 255
     d30:	c7 01       	movw	r24, r14
     d32:	88 d2       	rcall	.+1296   	; 0x1244 <adc_write_configuration>
	adcch_write_configuration(adc, ch_mask, &adcch_conf);
     d34:	ae 01       	movw	r20, r28
     d36:	48 5f       	subi	r20, 0xF8	; 248
     d38:	5f 4f       	sbci	r21, 0xFF	; 255
     d3a:	60 2f       	mov	r22, r16
     d3c:	c7 01       	movw	r24, r14
     d3e:	25 d3       	rcall	.+1610   	; 0x138a <adcch_write_configuration>
	
	
}
     d40:	2b 96       	adiw	r28, 0x0b	; 11
     d42:	cd bf       	out	0x3d, r28	; 61
     d44:	de bf       	out	0x3e, r29	; 62
     d46:	df 91       	pop	r29
     d48:	cf 91       	pop	r28
     d4a:	1f 91       	pop	r17
     d4c:	0f 91       	pop	r16
     d4e:	ff 90       	pop	r15
     d50:	ef 90       	pop	r14
     d52:	08 95       	ret

00000d54 <getADCRead>:

float getADCRead(ADC_t* adc, uint8_t ch_mask)
{
     d54:	ef 92       	push	r14
     d56:	ff 92       	push	r15
     d58:	0f 93       	push	r16
     d5a:	1f 93       	push	r17
     d5c:	cf 93       	push	r28
     d5e:	df 93       	push	r29
     d60:	1f 92       	push	r1
     d62:	cd b7       	in	r28, 0x3d	; 61
     d64:	de b7       	in	r29, 0x3e	; 62
     d66:	7c 01       	movw	r14, r24
     d68:	16 2f       	mov	r17, r22
	adc_enable(adc);
     d6a:	76 db       	rcall	.-2324   	; 0x458 <adc_enable>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d6c:	8f b7       	in	r24, 0x3f	; 63
     d6e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     d70:	f8 94       	cli
	return flags;
     d72:	99 81       	ldd	r25, Y+1	; 0x01
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     d74:	f7 01       	movw	r30, r14
     d76:	80 81       	ld	r24, Z
     d78:	21 2f       	mov	r18, r17
     d7a:	22 0f       	add	r18, r18
     d7c:	22 0f       	add	r18, r18
     d7e:	82 2b       	or	r24, r18
     d80:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d82:	9f bf       	out	0x3f, r25	; 63
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     d84:	f7 01       	movw	r30, r14
     d86:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     d88:	81 23       	and	r24, r17
     d8a:	18 13       	cpse	r17, r24
     d8c:	fb cf       	rjmp	.-10     	; 0xd84 <getADCRead+0x30>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     d8e:	16 83       	std	Z+6, r17	; 0x06
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d90:	81 2f       	mov	r24, r17
     d92:	83 70       	andi	r24, 0x03	; 3
     d94:	21 f4       	brne	.+8      	; 0xd9e <getADCRead+0x4a>
		index += 2;
		ch_mask >>= 2;
     d96:	16 95       	lsr	r17
     d98:	16 95       	lsr	r17
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     d9a:	82 e0       	ldi	r24, 0x02	; 2
     d9c:	01 c0       	rjmp	.+2      	; 0xda0 <getADCRead+0x4c>
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     d9e:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     da0:	10 ff       	sbrs	r17, 0
		index++;
     da2:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     da4:	f7 01       	movw	r30, r14
     da6:	b0 96       	adiw	r30, 0x20	; 32
     da8:	98 e0       	ldi	r25, 0x08	; 8
     daa:	89 9f       	mul	r24, r25
     dac:	e0 0d       	add	r30, r0
     dae:	f1 1d       	adc	r31, r1
     db0:	11 24       	eor	r1, r1
	
	
	adc_start_conversion(adc, ch_mask);
	adc_wait_for_interrupt_flag(adc, ch_mask);
	uint32_t adcReading = adc_get_result(adc, ch_mask);
     db2:	04 81       	ldd	r16, Z+4	; 0x04
     db4:	15 81       	ldd	r17, Z+5	; 0x05
	//printf("ADC reading = %u\n", adcReading);
	//float voltage = adcReading/4096.0*2;	//We have to find these numbers by applying differing voltage, printing ADC readings, and solve equation
	//printf("voltage: %f \n", voltage);
	
	adc_disable(adc);
     db6:	c7 01       	movw	r24, r14
     db8:	7b db       	rcall	.-2314   	; 0x4b0 <adc_disable>
	return adcReading;
     dba:	b8 01       	movw	r22, r16
     dbc:	80 e0       	ldi	r24, 0x00	; 0
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	0e 94 3e 19 	call	0x327c	; 0x327c <__floatunsisf>
	
}
     dc4:	0f 90       	pop	r0
     dc6:	df 91       	pop	r29
     dc8:	cf 91       	pop	r28
     dca:	1f 91       	pop	r17
     dcc:	0f 91       	pop	r16
     dce:	ff 90       	pop	r15
     dd0:	ef 90       	pop	r14
     dd2:	08 95       	ret

00000dd4 <thermistor_init>:



void thermistor_init(void)
{
	adc_init(&THERM_ADC,THERM_ADC_CH,THERM_POS);
     dd4:	46 e0       	ldi	r20, 0x06	; 6
     dd6:	61 e0       	ldi	r22, 0x01	; 1
     dd8:	80 e0       	ldi	r24, 0x00	; 0
     dda:	92 e0       	ldi	r25, 0x02	; 2
     ddc:	70 df       	rcall	.-288    	; 0xcbe <adc_init>
	
	printf("Thermistor Initialized.\n");
     dde:	84 e1       	ldi	r24, 0x14	; 20
     de0:	90 e2       	ldi	r25, 0x20	; 32
     de2:	0c 94 d3 1f 	jmp	0x3fa6	; 0x3fa6 <puts>
     de6:	08 95       	ret

00000de8 <getTemperature>:
}


float getTemperature(void)
{
	float adc_val = getADCRead(&THERM_ADC,THERM_ADC_CH);
     de8:	61 e0       	ldi	r22, 0x01	; 1
     dea:	80 e0       	ldi	r24, 0x00	; 0
     dec:	92 e0       	ldi	r25, 0x02	; 2
     dee:	b2 df       	rcall	.-156    	; 0xd54 <getADCRead>
	//printf("\n%f\n",resistance);
	float vol = adc_val/4096-0.04;
	float resistance = 1000*(3.3/vol-1);
	float temperature = 1.0/(1.0/(25+273.15) + 1.0/3380.0*log(resistance/10000));
     df0:	20 e0       	ldi	r18, 0x00	; 0
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	40 e8       	ldi	r20, 0x80	; 128
     df6:	59 e3       	ldi	r21, 0x39	; 57
     df8:	0e 94 11 1a 	call	0x3422	; 0x3422 <__mulsf3>
     dfc:	2a e0       	ldi	r18, 0x0A	; 10
     dfe:	37 ed       	ldi	r19, 0xD7	; 215
     e00:	43 e2       	ldi	r20, 0x23	; 35
     e02:	5d e3       	ldi	r21, 0x3D	; 61
     e04:	0e 94 71 18 	call	0x30e2	; 0x30e2 <__subsf3>
     e08:	9b 01       	movw	r18, r22
     e0a:	ac 01       	movw	r20, r24
     e0c:	63 e3       	ldi	r22, 0x33	; 51
     e0e:	73 e3       	ldi	r23, 0x33	; 51
     e10:	83 e5       	ldi	r24, 0x53	; 83
     e12:	90 e4       	ldi	r25, 0x40	; 64
     e14:	0e 94 d6 18 	call	0x31ac	; 0x31ac <__divsf3>
     e18:	20 e0       	ldi	r18, 0x00	; 0
     e1a:	30 e0       	ldi	r19, 0x00	; 0
     e1c:	40 e8       	ldi	r20, 0x80	; 128
     e1e:	5f e3       	ldi	r21, 0x3F	; 63
     e20:	0e 94 71 18 	call	0x30e2	; 0x30e2 <__subsf3>
     e24:	20 e0       	ldi	r18, 0x00	; 0
     e26:	30 e0       	ldi	r19, 0x00	; 0
     e28:	4a e7       	ldi	r20, 0x7A	; 122
     e2a:	54 e4       	ldi	r21, 0x44	; 68
     e2c:	0e 94 11 1a 	call	0x3422	; 0x3422 <__mulsf3>
     e30:	20 e0       	ldi	r18, 0x00	; 0
     e32:	30 e4       	ldi	r19, 0x40	; 64
     e34:	4c e1       	ldi	r20, 0x1C	; 28
     e36:	56 e4       	ldi	r21, 0x46	; 70
     e38:	0e 94 d6 18 	call	0x31ac	; 0x31ac <__divsf3>
     e3c:	0e 94 d1 19 	call	0x33a2	; 0x33a2 <log>
	//float temperature = (3380.0*(25+273.15))/(3380.0+(25+273.15)*log(resistance/10000));
	//uint32_t temperature = (adc_val );
	//printf("temp: %3.2f\n", (float) temperature-273.15);
	//printf("Voltage: %f\n", resistance);

	return (temperature - 273.15);
     e40:	23 e6       	ldi	r18, 0x63	; 99
     e42:	3d e1       	ldi	r19, 0x1D	; 29
     e44:	4b e9       	ldi	r20, 0x9B	; 155
     e46:	59 e3       	ldi	r21, 0x39	; 57
     e48:	0e 94 11 1a 	call	0x3422	; 0x3422 <__mulsf3>
     e4c:	2f e0       	ldi	r18, 0x0F	; 15
     e4e:	3f ec       	ldi	r19, 0xCF	; 207
     e50:	4b e5       	ldi	r20, 0x5B	; 91
     e52:	5b e3       	ldi	r21, 0x3B	; 59
     e54:	0e 94 72 18 	call	0x30e4	; 0x30e4 <__addsf3>
     e58:	9b 01       	movw	r18, r22
     e5a:	ac 01       	movw	r20, r24
     e5c:	60 e0       	ldi	r22, 0x00	; 0
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	80 e8       	ldi	r24, 0x80	; 128
     e62:	9f e3       	ldi	r25, 0x3F	; 63
     e64:	0e 94 d6 18 	call	0x31ac	; 0x31ac <__divsf3>
     e68:	23 e3       	ldi	r18, 0x33	; 51
     e6a:	33 e9       	ldi	r19, 0x93	; 147
     e6c:	48 e8       	ldi	r20, 0x88	; 136
     e6e:	53 e4       	ldi	r21, 0x43	; 67
     e70:	0c 94 71 18 	jmp	0x30e2	; 0x30e2 <__subsf3>

00000e74 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     e74:	1f 92       	push	r1
     e76:	0f 92       	push	r0
     e78:	0f b6       	in	r0, 0x3f	; 63
     e7a:	0f 92       	push	r0
     e7c:	11 24       	eor	r1, r1
     e7e:	08 b6       	in	r0, 0x38	; 56
     e80:	0f 92       	push	r0
     e82:	18 be       	out	0x38, r1	; 56
     e84:	09 b6       	in	r0, 0x39	; 57
     e86:	0f 92       	push	r0
     e88:	19 be       	out	0x39, r1	; 57
     e8a:	0b b6       	in	r0, 0x3b	; 59
     e8c:	0f 92       	push	r0
     e8e:	1b be       	out	0x3b, r1	; 59
     e90:	2f 93       	push	r18
     e92:	3f 93       	push	r19
     e94:	4f 93       	push	r20
     e96:	5f 93       	push	r21
     e98:	6f 93       	push	r22
     e9a:	7f 93       	push	r23
     e9c:	8f 93       	push	r24
     e9e:	9f 93       	push	r25
     ea0:	af 93       	push	r26
     ea2:	bf 93       	push	r27
     ea4:	ef 93       	push	r30
     ea6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     ea8:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     eac:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     eb0:	e0 91 3b 21 	lds	r30, 0x213B	; 0x80213b <adca_callback>
     eb4:	f0 91 3c 21 	lds	r31, 0x213C	; 0x80213c <adca_callback+0x1>
     eb8:	61 e0       	ldi	r22, 0x01	; 1
     eba:	80 e0       	ldi	r24, 0x00	; 0
     ebc:	92 e0       	ldi	r25, 0x02	; 2
     ebe:	19 95       	eicall
}
     ec0:	ff 91       	pop	r31
     ec2:	ef 91       	pop	r30
     ec4:	bf 91       	pop	r27
     ec6:	af 91       	pop	r26
     ec8:	9f 91       	pop	r25
     eca:	8f 91       	pop	r24
     ecc:	7f 91       	pop	r23
     ece:	6f 91       	pop	r22
     ed0:	5f 91       	pop	r21
     ed2:	4f 91       	pop	r20
     ed4:	3f 91       	pop	r19
     ed6:	2f 91       	pop	r18
     ed8:	0f 90       	pop	r0
     eda:	0b be       	out	0x3b, r0	; 59
     edc:	0f 90       	pop	r0
     ede:	09 be       	out	0x39, r0	; 57
     ee0:	0f 90       	pop	r0
     ee2:	08 be       	out	0x38, r0	; 56
     ee4:	0f 90       	pop	r0
     ee6:	0f be       	out	0x3f, r0	; 63
     ee8:	0f 90       	pop	r0
     eea:	1f 90       	pop	r1
     eec:	18 95       	reti

00000eee <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     eee:	1f 92       	push	r1
     ef0:	0f 92       	push	r0
     ef2:	0f b6       	in	r0, 0x3f	; 63
     ef4:	0f 92       	push	r0
     ef6:	11 24       	eor	r1, r1
     ef8:	08 b6       	in	r0, 0x38	; 56
     efa:	0f 92       	push	r0
     efc:	18 be       	out	0x38, r1	; 56
     efe:	09 b6       	in	r0, 0x39	; 57
     f00:	0f 92       	push	r0
     f02:	19 be       	out	0x39, r1	; 57
     f04:	0b b6       	in	r0, 0x3b	; 59
     f06:	0f 92       	push	r0
     f08:	1b be       	out	0x3b, r1	; 59
     f0a:	2f 93       	push	r18
     f0c:	3f 93       	push	r19
     f0e:	4f 93       	push	r20
     f10:	5f 93       	push	r21
     f12:	6f 93       	push	r22
     f14:	7f 93       	push	r23
     f16:	8f 93       	push	r24
     f18:	9f 93       	push	r25
     f1a:	af 93       	push	r26
     f1c:	bf 93       	push	r27
     f1e:	ef 93       	push	r30
     f20:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     f22:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     f26:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     f2a:	e0 91 3b 21 	lds	r30, 0x213B	; 0x80213b <adca_callback>
     f2e:	f0 91 3c 21 	lds	r31, 0x213C	; 0x80213c <adca_callback+0x1>
     f32:	62 e0       	ldi	r22, 0x02	; 2
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	92 e0       	ldi	r25, 0x02	; 2
     f38:	19 95       	eicall
}
     f3a:	ff 91       	pop	r31
     f3c:	ef 91       	pop	r30
     f3e:	bf 91       	pop	r27
     f40:	af 91       	pop	r26
     f42:	9f 91       	pop	r25
     f44:	8f 91       	pop	r24
     f46:	7f 91       	pop	r23
     f48:	6f 91       	pop	r22
     f4a:	5f 91       	pop	r21
     f4c:	4f 91       	pop	r20
     f4e:	3f 91       	pop	r19
     f50:	2f 91       	pop	r18
     f52:	0f 90       	pop	r0
     f54:	0b be       	out	0x3b, r0	; 59
     f56:	0f 90       	pop	r0
     f58:	09 be       	out	0x39, r0	; 57
     f5a:	0f 90       	pop	r0
     f5c:	08 be       	out	0x38, r0	; 56
     f5e:	0f 90       	pop	r0
     f60:	0f be       	out	0x3f, r0	; 63
     f62:	0f 90       	pop	r0
     f64:	1f 90       	pop	r1
     f66:	18 95       	reti

00000f68 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     f68:	1f 92       	push	r1
     f6a:	0f 92       	push	r0
     f6c:	0f b6       	in	r0, 0x3f	; 63
     f6e:	0f 92       	push	r0
     f70:	11 24       	eor	r1, r1
     f72:	08 b6       	in	r0, 0x38	; 56
     f74:	0f 92       	push	r0
     f76:	18 be       	out	0x38, r1	; 56
     f78:	09 b6       	in	r0, 0x39	; 57
     f7a:	0f 92       	push	r0
     f7c:	19 be       	out	0x39, r1	; 57
     f7e:	0b b6       	in	r0, 0x3b	; 59
     f80:	0f 92       	push	r0
     f82:	1b be       	out	0x3b, r1	; 59
     f84:	2f 93       	push	r18
     f86:	3f 93       	push	r19
     f88:	4f 93       	push	r20
     f8a:	5f 93       	push	r21
     f8c:	6f 93       	push	r22
     f8e:	7f 93       	push	r23
     f90:	8f 93       	push	r24
     f92:	9f 93       	push	r25
     f94:	af 93       	push	r26
     f96:	bf 93       	push	r27
     f98:	ef 93       	push	r30
     f9a:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     f9c:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     fa0:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     fa4:	e0 91 3b 21 	lds	r30, 0x213B	; 0x80213b <adca_callback>
     fa8:	f0 91 3c 21 	lds	r31, 0x213C	; 0x80213c <adca_callback+0x1>
     fac:	64 e0       	ldi	r22, 0x04	; 4
     fae:	80 e0       	ldi	r24, 0x00	; 0
     fb0:	92 e0       	ldi	r25, 0x02	; 2
     fb2:	19 95       	eicall
}
     fb4:	ff 91       	pop	r31
     fb6:	ef 91       	pop	r30
     fb8:	bf 91       	pop	r27
     fba:	af 91       	pop	r26
     fbc:	9f 91       	pop	r25
     fbe:	8f 91       	pop	r24
     fc0:	7f 91       	pop	r23
     fc2:	6f 91       	pop	r22
     fc4:	5f 91       	pop	r21
     fc6:	4f 91       	pop	r20
     fc8:	3f 91       	pop	r19
     fca:	2f 91       	pop	r18
     fcc:	0f 90       	pop	r0
     fce:	0b be       	out	0x3b, r0	; 59
     fd0:	0f 90       	pop	r0
     fd2:	09 be       	out	0x39, r0	; 57
     fd4:	0f 90       	pop	r0
     fd6:	08 be       	out	0x38, r0	; 56
     fd8:	0f 90       	pop	r0
     fda:	0f be       	out	0x3f, r0	; 63
     fdc:	0f 90       	pop	r0
     fde:	1f 90       	pop	r1
     fe0:	18 95       	reti

00000fe2 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     fe2:	1f 92       	push	r1
     fe4:	0f 92       	push	r0
     fe6:	0f b6       	in	r0, 0x3f	; 63
     fe8:	0f 92       	push	r0
     fea:	11 24       	eor	r1, r1
     fec:	08 b6       	in	r0, 0x38	; 56
     fee:	0f 92       	push	r0
     ff0:	18 be       	out	0x38, r1	; 56
     ff2:	09 b6       	in	r0, 0x39	; 57
     ff4:	0f 92       	push	r0
     ff6:	19 be       	out	0x39, r1	; 57
     ff8:	0b b6       	in	r0, 0x3b	; 59
     ffa:	0f 92       	push	r0
     ffc:	1b be       	out	0x3b, r1	; 59
     ffe:	2f 93       	push	r18
    1000:	3f 93       	push	r19
    1002:	4f 93       	push	r20
    1004:	5f 93       	push	r21
    1006:	6f 93       	push	r22
    1008:	7f 93       	push	r23
    100a:	8f 93       	push	r24
    100c:	9f 93       	push	r25
    100e:	af 93       	push	r26
    1010:	bf 93       	push	r27
    1012:	ef 93       	push	r30
    1014:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    1016:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    101a:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    101e:	e0 91 3b 21 	lds	r30, 0x213B	; 0x80213b <adca_callback>
    1022:	f0 91 3c 21 	lds	r31, 0x213C	; 0x80213c <adca_callback+0x1>
    1026:	68 e0       	ldi	r22, 0x08	; 8
    1028:	80 e0       	ldi	r24, 0x00	; 0
    102a:	92 e0       	ldi	r25, 0x02	; 2
    102c:	19 95       	eicall
}
    102e:	ff 91       	pop	r31
    1030:	ef 91       	pop	r30
    1032:	bf 91       	pop	r27
    1034:	af 91       	pop	r26
    1036:	9f 91       	pop	r25
    1038:	8f 91       	pop	r24
    103a:	7f 91       	pop	r23
    103c:	6f 91       	pop	r22
    103e:	5f 91       	pop	r21
    1040:	4f 91       	pop	r20
    1042:	3f 91       	pop	r19
    1044:	2f 91       	pop	r18
    1046:	0f 90       	pop	r0
    1048:	0b be       	out	0x3b, r0	; 59
    104a:	0f 90       	pop	r0
    104c:	09 be       	out	0x39, r0	; 57
    104e:	0f 90       	pop	r0
    1050:	08 be       	out	0x38, r0	; 56
    1052:	0f 90       	pop	r0
    1054:	0f be       	out	0x3f, r0	; 63
    1056:	0f 90       	pop	r0
    1058:	1f 90       	pop	r1
    105a:	18 95       	reti

0000105c <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    105c:	1f 92       	push	r1
    105e:	0f 92       	push	r0
    1060:	0f b6       	in	r0, 0x3f	; 63
    1062:	0f 92       	push	r0
    1064:	11 24       	eor	r1, r1
    1066:	08 b6       	in	r0, 0x38	; 56
    1068:	0f 92       	push	r0
    106a:	18 be       	out	0x38, r1	; 56
    106c:	09 b6       	in	r0, 0x39	; 57
    106e:	0f 92       	push	r0
    1070:	19 be       	out	0x39, r1	; 57
    1072:	0b b6       	in	r0, 0x3b	; 59
    1074:	0f 92       	push	r0
    1076:	1b be       	out	0x3b, r1	; 59
    1078:	2f 93       	push	r18
    107a:	3f 93       	push	r19
    107c:	4f 93       	push	r20
    107e:	5f 93       	push	r21
    1080:	6f 93       	push	r22
    1082:	7f 93       	push	r23
    1084:	8f 93       	push	r24
    1086:	9f 93       	push	r25
    1088:	af 93       	push	r26
    108a:	bf 93       	push	r27
    108c:	ef 93       	push	r30
    108e:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    1090:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    1094:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    1098:	e0 91 39 21 	lds	r30, 0x2139	; 0x802139 <adcb_callback>
    109c:	f0 91 3a 21 	lds	r31, 0x213A	; 0x80213a <adcb_callback+0x1>
    10a0:	61 e0       	ldi	r22, 0x01	; 1
    10a2:	80 e4       	ldi	r24, 0x40	; 64
    10a4:	92 e0       	ldi	r25, 0x02	; 2
    10a6:	19 95       	eicall
}
    10a8:	ff 91       	pop	r31
    10aa:	ef 91       	pop	r30
    10ac:	bf 91       	pop	r27
    10ae:	af 91       	pop	r26
    10b0:	9f 91       	pop	r25
    10b2:	8f 91       	pop	r24
    10b4:	7f 91       	pop	r23
    10b6:	6f 91       	pop	r22
    10b8:	5f 91       	pop	r21
    10ba:	4f 91       	pop	r20
    10bc:	3f 91       	pop	r19
    10be:	2f 91       	pop	r18
    10c0:	0f 90       	pop	r0
    10c2:	0b be       	out	0x3b, r0	; 59
    10c4:	0f 90       	pop	r0
    10c6:	09 be       	out	0x39, r0	; 57
    10c8:	0f 90       	pop	r0
    10ca:	08 be       	out	0x38, r0	; 56
    10cc:	0f 90       	pop	r0
    10ce:	0f be       	out	0x3f, r0	; 63
    10d0:	0f 90       	pop	r0
    10d2:	1f 90       	pop	r1
    10d4:	18 95       	reti

000010d6 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    10d6:	1f 92       	push	r1
    10d8:	0f 92       	push	r0
    10da:	0f b6       	in	r0, 0x3f	; 63
    10dc:	0f 92       	push	r0
    10de:	11 24       	eor	r1, r1
    10e0:	08 b6       	in	r0, 0x38	; 56
    10e2:	0f 92       	push	r0
    10e4:	18 be       	out	0x38, r1	; 56
    10e6:	09 b6       	in	r0, 0x39	; 57
    10e8:	0f 92       	push	r0
    10ea:	19 be       	out	0x39, r1	; 57
    10ec:	0b b6       	in	r0, 0x3b	; 59
    10ee:	0f 92       	push	r0
    10f0:	1b be       	out	0x3b, r1	; 59
    10f2:	2f 93       	push	r18
    10f4:	3f 93       	push	r19
    10f6:	4f 93       	push	r20
    10f8:	5f 93       	push	r21
    10fa:	6f 93       	push	r22
    10fc:	7f 93       	push	r23
    10fe:	8f 93       	push	r24
    1100:	9f 93       	push	r25
    1102:	af 93       	push	r26
    1104:	bf 93       	push	r27
    1106:	ef 93       	push	r30
    1108:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    110a:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    110e:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    1112:	e0 91 39 21 	lds	r30, 0x2139	; 0x802139 <adcb_callback>
    1116:	f0 91 3a 21 	lds	r31, 0x213A	; 0x80213a <adcb_callback+0x1>
    111a:	62 e0       	ldi	r22, 0x02	; 2
    111c:	80 e4       	ldi	r24, 0x40	; 64
    111e:	92 e0       	ldi	r25, 0x02	; 2
    1120:	19 95       	eicall
}
    1122:	ff 91       	pop	r31
    1124:	ef 91       	pop	r30
    1126:	bf 91       	pop	r27
    1128:	af 91       	pop	r26
    112a:	9f 91       	pop	r25
    112c:	8f 91       	pop	r24
    112e:	7f 91       	pop	r23
    1130:	6f 91       	pop	r22
    1132:	5f 91       	pop	r21
    1134:	4f 91       	pop	r20
    1136:	3f 91       	pop	r19
    1138:	2f 91       	pop	r18
    113a:	0f 90       	pop	r0
    113c:	0b be       	out	0x3b, r0	; 59
    113e:	0f 90       	pop	r0
    1140:	09 be       	out	0x39, r0	; 57
    1142:	0f 90       	pop	r0
    1144:	08 be       	out	0x38, r0	; 56
    1146:	0f 90       	pop	r0
    1148:	0f be       	out	0x3f, r0	; 63
    114a:	0f 90       	pop	r0
    114c:	1f 90       	pop	r1
    114e:	18 95       	reti

00001150 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    1150:	1f 92       	push	r1
    1152:	0f 92       	push	r0
    1154:	0f b6       	in	r0, 0x3f	; 63
    1156:	0f 92       	push	r0
    1158:	11 24       	eor	r1, r1
    115a:	08 b6       	in	r0, 0x38	; 56
    115c:	0f 92       	push	r0
    115e:	18 be       	out	0x38, r1	; 56
    1160:	09 b6       	in	r0, 0x39	; 57
    1162:	0f 92       	push	r0
    1164:	19 be       	out	0x39, r1	; 57
    1166:	0b b6       	in	r0, 0x3b	; 59
    1168:	0f 92       	push	r0
    116a:	1b be       	out	0x3b, r1	; 59
    116c:	2f 93       	push	r18
    116e:	3f 93       	push	r19
    1170:	4f 93       	push	r20
    1172:	5f 93       	push	r21
    1174:	6f 93       	push	r22
    1176:	7f 93       	push	r23
    1178:	8f 93       	push	r24
    117a:	9f 93       	push	r25
    117c:	af 93       	push	r26
    117e:	bf 93       	push	r27
    1180:	ef 93       	push	r30
    1182:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    1184:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    1188:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    118c:	e0 91 39 21 	lds	r30, 0x2139	; 0x802139 <adcb_callback>
    1190:	f0 91 3a 21 	lds	r31, 0x213A	; 0x80213a <adcb_callback+0x1>
    1194:	64 e0       	ldi	r22, 0x04	; 4
    1196:	80 e4       	ldi	r24, 0x40	; 64
    1198:	92 e0       	ldi	r25, 0x02	; 2
    119a:	19 95       	eicall
}
    119c:	ff 91       	pop	r31
    119e:	ef 91       	pop	r30
    11a0:	bf 91       	pop	r27
    11a2:	af 91       	pop	r26
    11a4:	9f 91       	pop	r25
    11a6:	8f 91       	pop	r24
    11a8:	7f 91       	pop	r23
    11aa:	6f 91       	pop	r22
    11ac:	5f 91       	pop	r21
    11ae:	4f 91       	pop	r20
    11b0:	3f 91       	pop	r19
    11b2:	2f 91       	pop	r18
    11b4:	0f 90       	pop	r0
    11b6:	0b be       	out	0x3b, r0	; 59
    11b8:	0f 90       	pop	r0
    11ba:	09 be       	out	0x39, r0	; 57
    11bc:	0f 90       	pop	r0
    11be:	08 be       	out	0x38, r0	; 56
    11c0:	0f 90       	pop	r0
    11c2:	0f be       	out	0x3f, r0	; 63
    11c4:	0f 90       	pop	r0
    11c6:	1f 90       	pop	r1
    11c8:	18 95       	reti

000011ca <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    11ca:	1f 92       	push	r1
    11cc:	0f 92       	push	r0
    11ce:	0f b6       	in	r0, 0x3f	; 63
    11d0:	0f 92       	push	r0
    11d2:	11 24       	eor	r1, r1
    11d4:	08 b6       	in	r0, 0x38	; 56
    11d6:	0f 92       	push	r0
    11d8:	18 be       	out	0x38, r1	; 56
    11da:	09 b6       	in	r0, 0x39	; 57
    11dc:	0f 92       	push	r0
    11de:	19 be       	out	0x39, r1	; 57
    11e0:	0b b6       	in	r0, 0x3b	; 59
    11e2:	0f 92       	push	r0
    11e4:	1b be       	out	0x3b, r1	; 59
    11e6:	2f 93       	push	r18
    11e8:	3f 93       	push	r19
    11ea:	4f 93       	push	r20
    11ec:	5f 93       	push	r21
    11ee:	6f 93       	push	r22
    11f0:	7f 93       	push	r23
    11f2:	8f 93       	push	r24
    11f4:	9f 93       	push	r25
    11f6:	af 93       	push	r26
    11f8:	bf 93       	push	r27
    11fa:	ef 93       	push	r30
    11fc:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    11fe:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    1202:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    1206:	e0 91 39 21 	lds	r30, 0x2139	; 0x802139 <adcb_callback>
    120a:	f0 91 3a 21 	lds	r31, 0x213A	; 0x80213a <adcb_callback+0x1>
    120e:	68 e0       	ldi	r22, 0x08	; 8
    1210:	80 e4       	ldi	r24, 0x40	; 64
    1212:	92 e0       	ldi	r25, 0x02	; 2
    1214:	19 95       	eicall
}
    1216:	ff 91       	pop	r31
    1218:	ef 91       	pop	r30
    121a:	bf 91       	pop	r27
    121c:	af 91       	pop	r26
    121e:	9f 91       	pop	r25
    1220:	8f 91       	pop	r24
    1222:	7f 91       	pop	r23
    1224:	6f 91       	pop	r22
    1226:	5f 91       	pop	r21
    1228:	4f 91       	pop	r20
    122a:	3f 91       	pop	r19
    122c:	2f 91       	pop	r18
    122e:	0f 90       	pop	r0
    1230:	0b be       	out	0x3b, r0	; 59
    1232:	0f 90       	pop	r0
    1234:	09 be       	out	0x39, r0	; 57
    1236:	0f 90       	pop	r0
    1238:	08 be       	out	0x38, r0	; 56
    123a:	0f 90       	pop	r0
    123c:	0f be       	out	0x3f, r0	; 63
    123e:	0f 90       	pop	r0
    1240:	1f 90       	pop	r1
    1242:	18 95       	reti

00001244 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    1244:	bf 92       	push	r11
    1246:	cf 92       	push	r12
    1248:	df 92       	push	r13
    124a:	ef 92       	push	r14
    124c:	ff 92       	push	r15
    124e:	0f 93       	push	r16
    1250:	1f 93       	push	r17
    1252:	cf 93       	push	r28
    1254:	df 93       	push	r29
    1256:	1f 92       	push	r1
    1258:	cd b7       	in	r28, 0x3d	; 61
    125a:	de b7       	in	r29, 0x3e	; 62
    125c:	8c 01       	movw	r16, r24
    125e:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    1260:	81 15       	cp	r24, r1
    1262:	22 e0       	ldi	r18, 0x02	; 2
    1264:	92 07       	cpc	r25, r18
    1266:	81 f4       	brne	.+32     	; 0x1288 <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    1268:	61 e2       	ldi	r22, 0x21	; 33
    126a:	70 e0       	ldi	r23, 0x00	; 0
    126c:	82 e0       	ldi	r24, 0x02	; 2
    126e:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    1272:	c8 2e       	mov	r12, r24
    1274:	d1 2c       	mov	r13, r1
    1276:	60 e2       	ldi	r22, 0x20	; 32
    1278:	70 e0       	ldi	r23, 0x00	; 0
    127a:	82 e0       	ldi	r24, 0x02	; 2
    127c:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    1280:	dc 2c       	mov	r13, r12
    1282:	cc 24       	eor	r12, r12
    1284:	c8 2a       	or	r12, r24
    1286:	12 c0       	rjmp	.+36     	; 0x12ac <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    1288:	80 34       	cpi	r24, 0x40	; 64
    128a:	92 40       	sbci	r25, 0x02	; 2
    128c:	d1 f5       	brne	.+116    	; 0x1302 <adc_write_configuration+0xbe>
    128e:	65 e2       	ldi	r22, 0x25	; 37
    1290:	70 e0       	ldi	r23, 0x00	; 0
    1292:	82 e0       	ldi	r24, 0x02	; 2
    1294:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    1298:	c8 2e       	mov	r12, r24
    129a:	d1 2c       	mov	r13, r1
    129c:	64 e2       	ldi	r22, 0x24	; 36
    129e:	70 e0       	ldi	r23, 0x00	; 0
    12a0:	82 e0       	ldi	r24, 0x02	; 2
    12a2:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    12a6:	dc 2c       	mov	r13, r12
    12a8:	cc 24       	eor	r12, r12
    12aa:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    12ac:	8f b7       	in	r24, 0x3f	; 63
    12ae:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    12b0:	f8 94       	cli
	return flags;
    12b2:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    12b4:	c8 01       	movw	r24, r16
    12b6:	90 d8       	rcall	.-3808   	; 0x3d8 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    12b8:	f8 01       	movw	r30, r16
    12ba:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    12bc:	92 e0       	ldi	r25, 0x02	; 2
    12be:	90 83       	st	Z, r25
	adc->CAL = cal;
    12c0:	c4 86       	std	Z+12, r12	; 0x0c
    12c2:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    12c4:	f7 01       	movw	r30, r14
    12c6:	25 81       	ldd	r18, Z+5	; 0x05
    12c8:	36 81       	ldd	r19, Z+6	; 0x06
    12ca:	f8 01       	movw	r30, r16
    12cc:	20 8f       	std	Z+24, r18	; 0x18
    12ce:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    12d0:	f7 01       	movw	r30, r14
    12d2:	92 81       	ldd	r25, Z+2	; 0x02
    12d4:	f8 01       	movw	r30, r16
    12d6:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    12d8:	f7 01       	movw	r30, r14
    12da:	94 81       	ldd	r25, Z+4	; 0x04
    12dc:	f8 01       	movw	r30, r16
    12de:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    12e0:	f7 01       	movw	r30, r14
    12e2:	93 81       	ldd	r25, Z+3	; 0x03
    12e4:	f8 01       	movw	r30, r16
    12e6:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    12e8:	f7 01       	movw	r30, r14
    12ea:	91 81       	ldd	r25, Z+1	; 0x01
    12ec:	f8 01       	movw	r30, r16
    12ee:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    12f0:	81 70       	andi	r24, 0x01	; 1
    12f2:	f7 01       	movw	r30, r14
    12f4:	90 81       	ld	r25, Z
    12f6:	89 2b       	or	r24, r25
    12f8:	f8 01       	movw	r30, r16
    12fa:	80 83       	st	Z, r24

	adc_disable_clock(adc);
    12fc:	c8 01       	movw	r24, r16
    12fe:	8d d8       	rcall	.-3814   	; 0x41a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1300:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    1302:	0f 90       	pop	r0
    1304:	df 91       	pop	r29
    1306:	cf 91       	pop	r28
    1308:	1f 91       	pop	r17
    130a:	0f 91       	pop	r16
    130c:	ff 90       	pop	r15
    130e:	ef 90       	pop	r14
    1310:	df 90       	pop	r13
    1312:	cf 90       	pop	r12
    1314:	bf 90       	pop	r11
    1316:	08 95       	ret

00001318 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    1318:	df 92       	push	r13
    131a:	ef 92       	push	r14
    131c:	ff 92       	push	r15
    131e:	0f 93       	push	r16
    1320:	1f 93       	push	r17
    1322:	cf 93       	push	r28
    1324:	df 93       	push	r29
    1326:	1f 92       	push	r1
    1328:	cd b7       	in	r28, 0x3d	; 61
    132a:	de b7       	in	r29, 0x3e	; 62
    132c:	8c 01       	movw	r16, r24
    132e:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1330:	8f b7       	in	r24, 0x3f	; 63
    1332:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1334:	f8 94       	cli
	return flags;
    1336:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    1338:	c8 01       	movw	r24, r16
    133a:	4e d8       	rcall	.-3940   	; 0x3d8 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    133c:	f8 01       	movw	r30, r16
    133e:	80 81       	ld	r24, Z
    1340:	80 7c       	andi	r24, 0xC0	; 192
    1342:	f7 01       	movw	r30, r14
    1344:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    1346:	f8 01       	movw	r30, r16
    1348:	80 8d       	ldd	r24, Z+24	; 0x18
    134a:	91 8d       	ldd	r25, Z+25	; 0x19
    134c:	f7 01       	movw	r30, r14
    134e:	85 83       	std	Z+5, r24	; 0x05
    1350:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    1352:	f8 01       	movw	r30, r16
    1354:	82 81       	ldd	r24, Z+2	; 0x02
    1356:	f7 01       	movw	r30, r14
    1358:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    135a:	f8 01       	movw	r30, r16
    135c:	84 81       	ldd	r24, Z+4	; 0x04
    135e:	f7 01       	movw	r30, r14
    1360:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    1362:	f8 01       	movw	r30, r16
    1364:	83 81       	ldd	r24, Z+3	; 0x03
    1366:	f7 01       	movw	r30, r14
    1368:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    136a:	f8 01       	movw	r30, r16
    136c:	81 81       	ldd	r24, Z+1	; 0x01
    136e:	f7 01       	movw	r30, r14
    1370:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    1372:	c8 01       	movw	r24, r16
    1374:	52 d8       	rcall	.-3932   	; 0x41a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1376:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    1378:	0f 90       	pop	r0
    137a:	df 91       	pop	r29
    137c:	cf 91       	pop	r28
    137e:	1f 91       	pop	r17
    1380:	0f 91       	pop	r16
    1382:	ff 90       	pop	r15
    1384:	ef 90       	pop	r14
    1386:	df 90       	pop	r13
    1388:	08 95       	ret

0000138a <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    138a:	af 92       	push	r10
    138c:	bf 92       	push	r11
    138e:	cf 92       	push	r12
    1390:	df 92       	push	r13
    1392:	ef 92       	push	r14
    1394:	ff 92       	push	r15
    1396:	0f 93       	push	r16
    1398:	1f 93       	push	r17
    139a:	cf 93       	push	r28
    139c:	df 93       	push	r29
    139e:	1f 92       	push	r1
    13a0:	cd b7       	in	r28, 0x3d	; 61
    13a2:	de b7       	in	r29, 0x3e	; 62
    13a4:	6c 01       	movw	r12, r24
    13a6:	b6 2e       	mov	r11, r22
    13a8:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    13aa:	86 2f       	mov	r24, r22
    13ac:	83 70       	andi	r24, 0x03	; 3
    13ae:	29 f4       	brne	.+10     	; 0x13ba <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    13b0:	96 2f       	mov	r25, r22
    13b2:	96 95       	lsr	r25
    13b4:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    13b6:	82 e0       	ldi	r24, 0x02	; 2
    13b8:	02 c0       	rjmp	.+4      	; 0x13be <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    13ba:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    13bc:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    13be:	90 ff       	sbrs	r25, 0
		index++;
    13c0:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    13c2:	86 01       	movw	r16, r12
    13c4:	00 5e       	subi	r16, 0xE0	; 224
    13c6:	1f 4f       	sbci	r17, 0xFF	; 255
    13c8:	98 e0       	ldi	r25, 0x08	; 8
    13ca:	89 9f       	mul	r24, r25
    13cc:	00 0d       	add	r16, r0
    13ce:	11 1d       	adc	r17, r1
    13d0:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    13d2:	8f b7       	in	r24, 0x3f	; 63
    13d4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    13d6:	f8 94       	cli
	return flags;
    13d8:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    13da:	c6 01       	movw	r24, r12
    13dc:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    13e0:	f7 01       	movw	r30, r14
    13e2:	80 81       	ld	r24, Z
    13e4:	f8 01       	movw	r30, r16
    13e6:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    13e8:	f7 01       	movw	r30, r14
    13ea:	82 81       	ldd	r24, Z+2	; 0x02
    13ec:	f8 01       	movw	r30, r16
    13ee:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    13f0:	f7 01       	movw	r30, r14
    13f2:	81 81       	ldd	r24, Z+1	; 0x01
    13f4:	f8 01       	movw	r30, r16
    13f6:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    13f8:	b0 fe       	sbrs	r11, 0
    13fa:	04 c0       	rjmp	.+8      	; 0x1404 <adcch_write_configuration+0x7a>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    13fc:	f7 01       	movw	r30, r14
    13fe:	83 81       	ldd	r24, Z+3	; 0x03
    1400:	f8 01       	movw	r30, r16
    1402:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
    1404:	c6 01       	movw	r24, r12
    1406:	09 d8       	rcall	.-4078   	; 0x41a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1408:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    140a:	0f 90       	pop	r0
    140c:	df 91       	pop	r29
    140e:	cf 91       	pop	r28
    1410:	1f 91       	pop	r17
    1412:	0f 91       	pop	r16
    1414:	ff 90       	pop	r15
    1416:	ef 90       	pop	r14
    1418:	df 90       	pop	r13
    141a:	cf 90       	pop	r12
    141c:	bf 90       	pop	r11
    141e:	af 90       	pop	r10
    1420:	08 95       	ret

00001422 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    1422:	af 92       	push	r10
    1424:	bf 92       	push	r11
    1426:	cf 92       	push	r12
    1428:	df 92       	push	r13
    142a:	ef 92       	push	r14
    142c:	ff 92       	push	r15
    142e:	0f 93       	push	r16
    1430:	1f 93       	push	r17
    1432:	cf 93       	push	r28
    1434:	df 93       	push	r29
    1436:	1f 92       	push	r1
    1438:	cd b7       	in	r28, 0x3d	; 61
    143a:	de b7       	in	r29, 0x3e	; 62
    143c:	6c 01       	movw	r12, r24
    143e:	b6 2e       	mov	r11, r22
    1440:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1442:	86 2f       	mov	r24, r22
    1444:	83 70       	andi	r24, 0x03	; 3
    1446:	29 f4       	brne	.+10     	; 0x1452 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    1448:	96 2f       	mov	r25, r22
    144a:	96 95       	lsr	r25
    144c:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    144e:	82 e0       	ldi	r24, 0x02	; 2
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1452:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1454:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    1456:	90 ff       	sbrs	r25, 0
		index++;
    1458:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    145a:	86 01       	movw	r16, r12
    145c:	00 5e       	subi	r16, 0xE0	; 224
    145e:	1f 4f       	sbci	r17, 0xFF	; 255
    1460:	98 e0       	ldi	r25, 0x08	; 8
    1462:	89 9f       	mul	r24, r25
    1464:	00 0d       	add	r16, r0
    1466:	11 1d       	adc	r17, r1
    1468:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    146a:	8f b7       	in	r24, 0x3f	; 63
    146c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    146e:	f8 94       	cli
	return flags;
    1470:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    1472:	c6 01       	movw	r24, r12
    1474:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    1478:	f8 01       	movw	r30, r16
    147a:	80 81       	ld	r24, Z
    147c:	f7 01       	movw	r30, r14
    147e:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    1480:	f8 01       	movw	r30, r16
    1482:	82 81       	ldd	r24, Z+2	; 0x02
    1484:	f7 01       	movw	r30, r14
    1486:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    1488:	f8 01       	movw	r30, r16
    148a:	81 81       	ldd	r24, Z+1	; 0x01
    148c:	f7 01       	movw	r30, r14
    148e:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    1490:	b0 fe       	sbrs	r11, 0
    1492:	04 c0       	rjmp	.+8      	; 0x149c <adcch_read_configuration+0x7a>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    1494:	f8 01       	movw	r30, r16
    1496:	86 81       	ldd	r24, Z+6	; 0x06
    1498:	f7 01       	movw	r30, r14
    149a:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
    149c:	c6 01       	movw	r24, r12
    149e:	0e 94 0d 02 	call	0x41a	; 0x41a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    14a2:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    14a4:	0f 90       	pop	r0
    14a6:	df 91       	pop	r29
    14a8:	cf 91       	pop	r28
    14aa:	1f 91       	pop	r17
    14ac:	0f 91       	pop	r16
    14ae:	ff 90       	pop	r15
    14b0:	ef 90       	pop	r14
    14b2:	df 90       	pop	r13
    14b4:	cf 90       	pop	r12
    14b6:	bf 90       	pop	r11
    14b8:	af 90       	pop	r10
    14ba:	08 95       	ret

000014bc <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    14bc:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    14be:	80 91 3f 21 	lds	r24, 0x213F	; 0x80213f <stdio_base>
    14c2:	90 91 40 21 	lds	r25, 0x2140	; 0x802140 <stdio_base+0x1>
    14c6:	e0 91 3d 21 	lds	r30, 0x213D	; 0x80213d <ptr_put>
    14ca:	f0 91 3e 21 	lds	r31, 0x213E	; 0x80213e <ptr_put+0x1>
    14ce:	19 95       	eicall
    14d0:	99 23       	and	r25, r25
    14d2:	1c f0       	brlt	.+6      	; 0x14da <_write+0x1e>
		return -1;
	}
	return 1;
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    14da:	8f ef       	ldi	r24, 0xFF	; 255
    14dc:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    14de:	08 95       	ret

000014e0 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    14e0:	ef 92       	push	r14
    14e2:	ff 92       	push	r15
    14e4:	0f 93       	push	r16
    14e6:	1f 93       	push	r17
    14e8:	cf 93       	push	r28
    14ea:	df 93       	push	r29
    14ec:	7c 01       	movw	r14, r24
    14ee:	8b 01       	movw	r16, r22
    14f0:	ea 01       	movw	r28, r20
	while (len) {
    14f2:	20 97       	sbiw	r28, 0x00	; 0
    14f4:	39 f0       	breq	.+14     	; 0x1504 <usart_serial_write_packet+0x24>
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    14f6:	f8 01       	movw	r30, r16
    14f8:	61 91       	ld	r22, Z+
    14fa:	8f 01       	movw	r16, r30
    14fc:	c7 01       	movw	r24, r14
    14fe:	5d d9       	rcall	.-3398   	; 0x7ba <usart_putchar>
		usart_serial_putchar(usart, *data);
		len--;
    1500:	21 97       	sbiw	r28, 0x01	; 1
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    1502:	c9 f7       	brne	.-14     	; 0x14f6 <usart_serial_write_packet+0x16>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
}
    1504:	80 e0       	ldi	r24, 0x00	; 0
    1506:	df 91       	pop	r29
    1508:	cf 91       	pop	r28
    150a:	1f 91       	pop	r17
    150c:	0f 91       	pop	r16
    150e:	ff 90       	pop	r15
    1510:	ef 90       	pop	r14
    1512:	08 95       	ret

00001514 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
    1514:	ef 92       	push	r14
    1516:	ff 92       	push	r15
    1518:	0f 93       	push	r16
    151a:	1f 93       	push	r17
    151c:	cf 93       	push	r28
    151e:	df 93       	push	r29
    1520:	7c 01       	movw	r14, r24
    1522:	8b 01       	movw	r16, r22
    1524:	ea 01       	movw	r28, r20
	while (len) {
    1526:	20 97       	sbiw	r28, 0x00	; 0
    1528:	39 f0       	breq	.+14     	; 0x1538 <usart_serial_read_packet+0x24>
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
	*data = usart_getchar(usart);
    152a:	c7 01       	movw	r24, r14
    152c:	4e d9       	rcall	.-3428   	; 0x7ca <usart_getchar>
    152e:	f8 01       	movw	r30, r16
    1530:	81 93       	st	Z+, r24
    1532:	8f 01       	movw	r16, r30
		usart_serial_getchar(usart, data);
		len--;
    1534:	21 97       	sbiw	r28, 0x01	; 1
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
    1536:	c9 f7       	brne	.-14     	; 0x152a <usart_serial_read_packet+0x16>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
    1538:	80 e0       	ldi	r24, 0x00	; 0
    153a:	df 91       	pop	r29
    153c:	cf 91       	pop	r28
    153e:	1f 91       	pop	r17
    1540:	0f 91       	pop	r16
    1542:	ff 90       	pop	r15
    1544:	ef 90       	pop	r14
    1546:	08 95       	ret

00001548 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    1548:	cf 93       	push	r28
    154a:	df 93       	push	r29
    154c:	1f 92       	push	r1
    154e:	1f 92       	push	r1
    1550:	cd b7       	in	r28, 0x3d	; 61
    1552:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    1554:	8f ef       	ldi	r24, 0xFF	; 255
    1556:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    155a:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    155e:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    1562:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    1566:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    156a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    156e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1572:	8f b7       	in	r24, 0x3f	; 63
    1574:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    1576:	f8 94       	cli
	return flags;
    1578:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    157a:	e0 e5       	ldi	r30, 0x50	; 80
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	80 81       	ld	r24, Z
    1580:	82 60       	ori	r24, 0x02	; 2
    1582:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1584:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1586:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1588:	81 ff       	sbrs	r24, 1
    158a:	fd cf       	rjmp	.-6      	; 0x1586 <sysclk_init+0x3e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    158c:	61 e0       	ldi	r22, 0x01	; 1
    158e:	80 e4       	ldi	r24, 0x40	; 64
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	0e 94 76 14 	call	0x28ec	; 0x28ec <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1596:	8f b7       	in	r24, 0x3f	; 63
    1598:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    159a:	f8 94       	cli
	return flags;
    159c:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    159e:	e0 e5       	ldi	r30, 0x50	; 80
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	80 81       	ld	r24, Z
    15a4:	8e 7f       	andi	r24, 0xFE	; 254
    15a6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    15a8:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    15aa:	0f 90       	pop	r0
    15ac:	0f 90       	pop	r0
    15ae:	df 91       	pop	r29
    15b0:	cf 91       	pop	r28
    15b2:	08 95       	ret

000015b4 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    15b4:	cf 93       	push	r28
    15b6:	df 93       	push	r29
    15b8:	1f 92       	push	r1
    15ba:	cd b7       	in	r28, 0x3d	; 61
    15bc:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    15be:	9f b7       	in	r25, 0x3f	; 63
    15c0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    15c2:	f8 94       	cli
	return flags;
    15c4:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    15c6:	e8 2f       	mov	r30, r24
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	e0 59       	subi	r30, 0x90	; 144
    15cc:	ff 4f       	sbci	r31, 0xFF	; 255
    15ce:	60 95       	com	r22
    15d0:	80 81       	ld	r24, Z
    15d2:	68 23       	and	r22, r24
    15d4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    15d6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    15d8:	0f 90       	pop	r0
    15da:	df 91       	pop	r29
    15dc:	cf 91       	pop	r28
    15de:	08 95       	ret

000015e0 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    15e0:	cf 93       	push	r28
    15e2:	df 93       	push	r29
    15e4:	1f 92       	push	r1
    15e6:	cd b7       	in	r28, 0x3d	; 61
    15e8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    15ea:	9f b7       	in	r25, 0x3f	; 63
    15ec:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    15ee:	f8 94       	cli
	return flags;
    15f0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    15f2:	e8 2f       	mov	r30, r24
    15f4:	f0 e0       	ldi	r31, 0x00	; 0
    15f6:	e0 59       	subi	r30, 0x90	; 144
    15f8:	ff 4f       	sbci	r31, 0xFF	; 255
    15fa:	80 81       	ld	r24, Z
    15fc:	68 2b       	or	r22, r24
    15fe:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1600:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1602:	0f 90       	pop	r0
    1604:	df 91       	pop	r29
    1606:	cf 91       	pop	r28
    1608:	08 95       	ret

0000160a <__vector_10>:
/**
 * \internal
 * \brief Overflow interrupt handling high counter
 */
ISR(RTC_OVF_vect)
{
    160a:	1f 92       	push	r1
    160c:	0f 92       	push	r0
    160e:	0f b6       	in	r0, 0x3f	; 63
    1610:	0f 92       	push	r0
    1612:	11 24       	eor	r1, r1
    1614:	08 b6       	in	r0, 0x38	; 56
    1616:	0f 92       	push	r0
    1618:	18 be       	out	0x38, r1	; 56
    161a:	0b b6       	in	r0, 0x3b	; 59
    161c:	0f 92       	push	r0
    161e:	1b be       	out	0x3b, r1	; 59
    1620:	8f 93       	push	r24
    1622:	9f 93       	push	r25
    1624:	ef 93       	push	r30
    1626:	ff 93       	push	r31
	rtc_data.counter_high++;
    1628:	e7 e4       	ldi	r30, 0x47	; 71
    162a:	f1 e2       	ldi	r31, 0x21	; 33
    162c:	80 81       	ld	r24, Z
    162e:	91 81       	ldd	r25, Z+1	; 0x01
    1630:	01 96       	adiw	r24, 0x01	; 1
    1632:	80 83       	st	Z, r24
    1634:	91 83       	std	Z+1, r25	; 0x01
}
    1636:	ff 91       	pop	r31
    1638:	ef 91       	pop	r30
    163a:	9f 91       	pop	r25
    163c:	8f 91       	pop	r24
    163e:	0f 90       	pop	r0
    1640:	0b be       	out	0x3b, r0	; 59
    1642:	0f 90       	pop	r0
    1644:	08 be       	out	0x38, r0	; 56
    1646:	0f 90       	pop	r0
    1648:	0f be       	out	0x3f, r0	; 63
    164a:	0f 90       	pop	r0
    164c:	1f 90       	pop	r1
    164e:	18 95       	reti

00001650 <__vector_11>:
/**
 * \internal
 * \brief Compare interrupt used for alarm
 */
ISR(RTC_COMP_vect)
{
    1650:	1f 92       	push	r1
    1652:	0f 92       	push	r0
    1654:	0f b6       	in	r0, 0x3f	; 63
    1656:	0f 92       	push	r0
    1658:	11 24       	eor	r1, r1
    165a:	08 b6       	in	r0, 0x38	; 56
    165c:	0f 92       	push	r0
    165e:	18 be       	out	0x38, r1	; 56
    1660:	09 b6       	in	r0, 0x39	; 57
    1662:	0f 92       	push	r0
    1664:	19 be       	out	0x39, r1	; 57
    1666:	0b b6       	in	r0, 0x3b	; 59
    1668:	0f 92       	push	r0
    166a:	1b be       	out	0x3b, r1	; 59
    166c:	cf 92       	push	r12
    166e:	df 92       	push	r13
    1670:	ef 92       	push	r14
    1672:	ff 92       	push	r15
    1674:	0f 93       	push	r16
    1676:	1f 93       	push	r17
    1678:	2f 93       	push	r18
    167a:	3f 93       	push	r19
    167c:	4f 93       	push	r20
    167e:	5f 93       	push	r21
    1680:	6f 93       	push	r22
    1682:	7f 93       	push	r23
    1684:	8f 93       	push	r24
    1686:	9f 93       	push	r25
    1688:	af 93       	push	r26
    168a:	bf 93       	push	r27
    168c:	ef 93       	push	r30
    168e:	ff 93       	push	r31
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
    1690:	e7 e4       	ldi	r30, 0x47	; 71
    1692:	f1 e2       	ldi	r31, 0x21	; 33
    1694:	80 81       	ld	r24, Z
    1696:	91 81       	ldd	r25, Z+1	; 0x01
    1698:	22 81       	ldd	r18, Z+2	; 0x02
    169a:	33 81       	ldd	r19, Z+3	; 0x03
    169c:	82 17       	cp	r24, r18
    169e:	93 07       	cpc	r25, r19
    16a0:	f0 f1       	brcs	.+124    	; 0x171e <__vector_11+0xce>
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
    16a2:	21 e0       	ldi	r18, 0x01	; 1
    16a4:	20 93 02 04 	sts	0x0402, r18	; 0x800402 <__TEXT_REGION_LENGTH__+0x700402>
		if (rtc_data.callback) {
    16a8:	e0 91 4d 21 	lds	r30, 0x214D	; 0x80214d <rtc_data+0x6>
    16ac:	f0 91 4e 21 	lds	r31, 0x214E	; 0x80214e <rtc_data+0x7>
    16b0:	30 97       	sbiw	r30, 0x00	; 0
    16b2:	a9 f1       	breq	.+106    	; 0x171e <__vector_11+0xce>
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
    16b4:	60 91 08 04 	lds	r22, 0x0408	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
    16b8:	70 91 09 04 	lds	r23, 0x0409	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
    16bc:	a0 e0       	ldi	r26, 0x00	; 0
    16be:	b0 e0       	ldi	r27, 0x00	; 0
    16c0:	dc 01       	movw	r26, r24
    16c2:	99 27       	eor	r25, r25
    16c4:	88 27       	eor	r24, r24
    16c6:	ab 01       	movw	r20, r22
    16c8:	60 e0       	ldi	r22, 0x00	; 0
    16ca:	70 e0       	ldi	r23, 0x00	; 0
    16cc:	8c 01       	movw	r16, r24
    16ce:	9d 01       	movw	r18, r26
    16d0:	04 2b       	or	r16, r20
    16d2:	15 2b       	or	r17, r21
    16d4:	26 2b       	or	r18, r22
    16d6:	37 2b       	or	r19, r23
    16d8:	c9 01       	movw	r24, r18
    16da:	b8 01       	movw	r22, r16
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
    16dc:	a7 e4       	ldi	r26, 0x47	; 71
    16de:	b1 e2       	ldi	r27, 0x21	; 33
    16e0:	12 96       	adiw	r26, 0x02	; 2
    16e2:	0d 91       	ld	r16, X+
    16e4:	1c 91       	ld	r17, X
    16e6:	13 97       	sbiw	r26, 0x03	; 3
    16e8:	20 e0       	ldi	r18, 0x00	; 0
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	98 01       	movw	r18, r16
    16ee:	11 27       	eor	r17, r17
    16f0:	00 27       	eor	r16, r16
    16f2:	14 96       	adiw	r26, 0x04	; 4
    16f4:	cd 90       	ld	r12, X+
    16f6:	dc 90       	ld	r13, X
    16f8:	15 97       	sbiw	r26, 0x05	; 5
    16fa:	e1 2c       	mov	r14, r1
    16fc:	f1 2c       	mov	r15, r1
    16fe:	0c 29       	or	r16, r12
    1700:	1d 29       	or	r17, r13
    1702:	2e 29       	or	r18, r14
    1704:	3f 29       	or	r19, r15
					| rtc_data.alarm_low;
			/* Workaround for errata. Count might not be updated
			 * when waking up from sleep, so in this case use alarm
			 * time plus one.
			 */
			if (alarm >= count)
    1706:	06 17       	cp	r16, r22
    1708:	17 07       	cpc	r17, r23
    170a:	28 07       	cpc	r18, r24
    170c:	39 07       	cpc	r19, r25
    170e:	30 f0       	brcs	.+12     	; 0x171c <__vector_11+0xcc>
				count = alarm + 1;
    1710:	c9 01       	movw	r24, r18
    1712:	b8 01       	movw	r22, r16
    1714:	6f 5f       	subi	r22, 0xFF	; 255
    1716:	7f 4f       	sbci	r23, 0xFF	; 255
    1718:	8f 4f       	sbci	r24, 0xFF	; 255
    171a:	9f 4f       	sbci	r25, 0xFF	; 255
			rtc_data.callback(count);
    171c:	19 95       	eicall
		}
	}
}
    171e:	ff 91       	pop	r31
    1720:	ef 91       	pop	r30
    1722:	bf 91       	pop	r27
    1724:	af 91       	pop	r26
    1726:	9f 91       	pop	r25
    1728:	8f 91       	pop	r24
    172a:	7f 91       	pop	r23
    172c:	6f 91       	pop	r22
    172e:	5f 91       	pop	r21
    1730:	4f 91       	pop	r20
    1732:	3f 91       	pop	r19
    1734:	2f 91       	pop	r18
    1736:	1f 91       	pop	r17
    1738:	0f 91       	pop	r16
    173a:	ff 90       	pop	r15
    173c:	ef 90       	pop	r14
    173e:	df 90       	pop	r13
    1740:	cf 90       	pop	r12
    1742:	0f 90       	pop	r0
    1744:	0b be       	out	0x3b, r0	; 59
    1746:	0f 90       	pop	r0
    1748:	09 be       	out	0x39, r0	; 57
    174a:	0f 90       	pop	r0
    174c:	08 be       	out	0x38, r0	; 56
    174e:	0f 90       	pop	r0
    1750:	0f be       	out	0x3f, r0	; 63
    1752:	0f 90       	pop	r0
    1754:	1f 90       	pop	r1
    1756:	18 95       	reti

00001758 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
    1758:	1f 92       	push	r1
    175a:	0f 92       	push	r0
    175c:	0f b6       	in	r0, 0x3f	; 63
    175e:	0f 92       	push	r0
    1760:	11 24       	eor	r1, r1
    1762:	08 b6       	in	r0, 0x38	; 56
    1764:	0f 92       	push	r0
    1766:	18 be       	out	0x38, r1	; 56
    1768:	09 b6       	in	r0, 0x39	; 57
    176a:	0f 92       	push	r0
    176c:	19 be       	out	0x39, r1	; 57
    176e:	0b b6       	in	r0, 0x3b	; 59
    1770:	0f 92       	push	r0
    1772:	1b be       	out	0x3b, r1	; 59
    1774:	2f 93       	push	r18
    1776:	3f 93       	push	r19
    1778:	4f 93       	push	r20
    177a:	5f 93       	push	r21
    177c:	6f 93       	push	r22
    177e:	7f 93       	push	r23
    1780:	8f 93       	push	r24
    1782:	9f 93       	push	r25
    1784:	af 93       	push	r26
    1786:	bf 93       	push	r27
    1788:	ef 93       	push	r30
    178a:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
    178c:	e0 91 35 21 	lds	r30, 0x2135	; 0x802135 <tc_tcc0_ovf_callback>
    1790:	f0 91 36 21 	lds	r31, 0x2136	; 0x802136 <tc_tcc0_ovf_callback+0x1>
    1794:	30 97       	sbiw	r30, 0x00	; 0
    1796:	09 f0       	breq	.+2      	; 0x179a <__vector_14+0x42>
		tc_tcc0_ovf_callback();
    1798:	19 95       	eicall
	}
}
    179a:	ff 91       	pop	r31
    179c:	ef 91       	pop	r30
    179e:	bf 91       	pop	r27
    17a0:	af 91       	pop	r26
    17a2:	9f 91       	pop	r25
    17a4:	8f 91       	pop	r24
    17a6:	7f 91       	pop	r23
    17a8:	6f 91       	pop	r22
    17aa:	5f 91       	pop	r21
    17ac:	4f 91       	pop	r20
    17ae:	3f 91       	pop	r19
    17b0:	2f 91       	pop	r18
    17b2:	0f 90       	pop	r0
    17b4:	0b be       	out	0x3b, r0	; 59
    17b6:	0f 90       	pop	r0
    17b8:	09 be       	out	0x39, r0	; 57
    17ba:	0f 90       	pop	r0
    17bc:	08 be       	out	0x38, r0	; 56
    17be:	0f 90       	pop	r0
    17c0:	0f be       	out	0x3f, r0	; 63
    17c2:	0f 90       	pop	r0
    17c4:	1f 90       	pop	r1
    17c6:	18 95       	reti

000017c8 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
    17c8:	1f 92       	push	r1
    17ca:	0f 92       	push	r0
    17cc:	0f b6       	in	r0, 0x3f	; 63
    17ce:	0f 92       	push	r0
    17d0:	11 24       	eor	r1, r1
    17d2:	08 b6       	in	r0, 0x38	; 56
    17d4:	0f 92       	push	r0
    17d6:	18 be       	out	0x38, r1	; 56
    17d8:	09 b6       	in	r0, 0x39	; 57
    17da:	0f 92       	push	r0
    17dc:	19 be       	out	0x39, r1	; 57
    17de:	0b b6       	in	r0, 0x3b	; 59
    17e0:	0f 92       	push	r0
    17e2:	1b be       	out	0x3b, r1	; 59
    17e4:	2f 93       	push	r18
    17e6:	3f 93       	push	r19
    17e8:	4f 93       	push	r20
    17ea:	5f 93       	push	r21
    17ec:	6f 93       	push	r22
    17ee:	7f 93       	push	r23
    17f0:	8f 93       	push	r24
    17f2:	9f 93       	push	r25
    17f4:	af 93       	push	r26
    17f6:	bf 93       	push	r27
    17f8:	ef 93       	push	r30
    17fa:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
    17fc:	e0 91 33 21 	lds	r30, 0x2133	; 0x802133 <tc_tcc0_err_callback>
    1800:	f0 91 34 21 	lds	r31, 0x2134	; 0x802134 <tc_tcc0_err_callback+0x1>
    1804:	30 97       	sbiw	r30, 0x00	; 0
    1806:	09 f0       	breq	.+2      	; 0x180a <__vector_15+0x42>
		tc_tcc0_err_callback();
    1808:	19 95       	eicall
	}
}
    180a:	ff 91       	pop	r31
    180c:	ef 91       	pop	r30
    180e:	bf 91       	pop	r27
    1810:	af 91       	pop	r26
    1812:	9f 91       	pop	r25
    1814:	8f 91       	pop	r24
    1816:	7f 91       	pop	r23
    1818:	6f 91       	pop	r22
    181a:	5f 91       	pop	r21
    181c:	4f 91       	pop	r20
    181e:	3f 91       	pop	r19
    1820:	2f 91       	pop	r18
    1822:	0f 90       	pop	r0
    1824:	0b be       	out	0x3b, r0	; 59
    1826:	0f 90       	pop	r0
    1828:	09 be       	out	0x39, r0	; 57
    182a:	0f 90       	pop	r0
    182c:	08 be       	out	0x38, r0	; 56
    182e:	0f 90       	pop	r0
    1830:	0f be       	out	0x3f, r0	; 63
    1832:	0f 90       	pop	r0
    1834:	1f 90       	pop	r1
    1836:	18 95       	reti

00001838 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
    1838:	1f 92       	push	r1
    183a:	0f 92       	push	r0
    183c:	0f b6       	in	r0, 0x3f	; 63
    183e:	0f 92       	push	r0
    1840:	11 24       	eor	r1, r1
    1842:	08 b6       	in	r0, 0x38	; 56
    1844:	0f 92       	push	r0
    1846:	18 be       	out	0x38, r1	; 56
    1848:	09 b6       	in	r0, 0x39	; 57
    184a:	0f 92       	push	r0
    184c:	19 be       	out	0x39, r1	; 57
    184e:	0b b6       	in	r0, 0x3b	; 59
    1850:	0f 92       	push	r0
    1852:	1b be       	out	0x3b, r1	; 59
    1854:	2f 93       	push	r18
    1856:	3f 93       	push	r19
    1858:	4f 93       	push	r20
    185a:	5f 93       	push	r21
    185c:	6f 93       	push	r22
    185e:	7f 93       	push	r23
    1860:	8f 93       	push	r24
    1862:	9f 93       	push	r25
    1864:	af 93       	push	r26
    1866:	bf 93       	push	r27
    1868:	ef 93       	push	r30
    186a:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
    186c:	e0 91 31 21 	lds	r30, 0x2131	; 0x802131 <tc_tcc0_cca_callback>
    1870:	f0 91 32 21 	lds	r31, 0x2132	; 0x802132 <tc_tcc0_cca_callback+0x1>
    1874:	30 97       	sbiw	r30, 0x00	; 0
    1876:	09 f0       	breq	.+2      	; 0x187a <__vector_16+0x42>
		tc_tcc0_cca_callback();
    1878:	19 95       	eicall
	}
}
    187a:	ff 91       	pop	r31
    187c:	ef 91       	pop	r30
    187e:	bf 91       	pop	r27
    1880:	af 91       	pop	r26
    1882:	9f 91       	pop	r25
    1884:	8f 91       	pop	r24
    1886:	7f 91       	pop	r23
    1888:	6f 91       	pop	r22
    188a:	5f 91       	pop	r21
    188c:	4f 91       	pop	r20
    188e:	3f 91       	pop	r19
    1890:	2f 91       	pop	r18
    1892:	0f 90       	pop	r0
    1894:	0b be       	out	0x3b, r0	; 59
    1896:	0f 90       	pop	r0
    1898:	09 be       	out	0x39, r0	; 57
    189a:	0f 90       	pop	r0
    189c:	08 be       	out	0x38, r0	; 56
    189e:	0f 90       	pop	r0
    18a0:	0f be       	out	0x3f, r0	; 63
    18a2:	0f 90       	pop	r0
    18a4:	1f 90       	pop	r1
    18a6:	18 95       	reti

000018a8 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
    18a8:	1f 92       	push	r1
    18aa:	0f 92       	push	r0
    18ac:	0f b6       	in	r0, 0x3f	; 63
    18ae:	0f 92       	push	r0
    18b0:	11 24       	eor	r1, r1
    18b2:	08 b6       	in	r0, 0x38	; 56
    18b4:	0f 92       	push	r0
    18b6:	18 be       	out	0x38, r1	; 56
    18b8:	09 b6       	in	r0, 0x39	; 57
    18ba:	0f 92       	push	r0
    18bc:	19 be       	out	0x39, r1	; 57
    18be:	0b b6       	in	r0, 0x3b	; 59
    18c0:	0f 92       	push	r0
    18c2:	1b be       	out	0x3b, r1	; 59
    18c4:	2f 93       	push	r18
    18c6:	3f 93       	push	r19
    18c8:	4f 93       	push	r20
    18ca:	5f 93       	push	r21
    18cc:	6f 93       	push	r22
    18ce:	7f 93       	push	r23
    18d0:	8f 93       	push	r24
    18d2:	9f 93       	push	r25
    18d4:	af 93       	push	r26
    18d6:	bf 93       	push	r27
    18d8:	ef 93       	push	r30
    18da:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
    18dc:	e0 91 2f 21 	lds	r30, 0x212F	; 0x80212f <tc_tcc0_ccb_callback>
    18e0:	f0 91 30 21 	lds	r31, 0x2130	; 0x802130 <tc_tcc0_ccb_callback+0x1>
    18e4:	30 97       	sbiw	r30, 0x00	; 0
    18e6:	09 f0       	breq	.+2      	; 0x18ea <__vector_17+0x42>
		tc_tcc0_ccb_callback();
    18e8:	19 95       	eicall
	}
}
    18ea:	ff 91       	pop	r31
    18ec:	ef 91       	pop	r30
    18ee:	bf 91       	pop	r27
    18f0:	af 91       	pop	r26
    18f2:	9f 91       	pop	r25
    18f4:	8f 91       	pop	r24
    18f6:	7f 91       	pop	r23
    18f8:	6f 91       	pop	r22
    18fa:	5f 91       	pop	r21
    18fc:	4f 91       	pop	r20
    18fe:	3f 91       	pop	r19
    1900:	2f 91       	pop	r18
    1902:	0f 90       	pop	r0
    1904:	0b be       	out	0x3b, r0	; 59
    1906:	0f 90       	pop	r0
    1908:	09 be       	out	0x39, r0	; 57
    190a:	0f 90       	pop	r0
    190c:	08 be       	out	0x38, r0	; 56
    190e:	0f 90       	pop	r0
    1910:	0f be       	out	0x3f, r0	; 63
    1912:	0f 90       	pop	r0
    1914:	1f 90       	pop	r1
    1916:	18 95       	reti

00001918 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
    1918:	1f 92       	push	r1
    191a:	0f 92       	push	r0
    191c:	0f b6       	in	r0, 0x3f	; 63
    191e:	0f 92       	push	r0
    1920:	11 24       	eor	r1, r1
    1922:	08 b6       	in	r0, 0x38	; 56
    1924:	0f 92       	push	r0
    1926:	18 be       	out	0x38, r1	; 56
    1928:	09 b6       	in	r0, 0x39	; 57
    192a:	0f 92       	push	r0
    192c:	19 be       	out	0x39, r1	; 57
    192e:	0b b6       	in	r0, 0x3b	; 59
    1930:	0f 92       	push	r0
    1932:	1b be       	out	0x3b, r1	; 59
    1934:	2f 93       	push	r18
    1936:	3f 93       	push	r19
    1938:	4f 93       	push	r20
    193a:	5f 93       	push	r21
    193c:	6f 93       	push	r22
    193e:	7f 93       	push	r23
    1940:	8f 93       	push	r24
    1942:	9f 93       	push	r25
    1944:	af 93       	push	r26
    1946:	bf 93       	push	r27
    1948:	ef 93       	push	r30
    194a:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
    194c:	e0 91 2d 21 	lds	r30, 0x212D	; 0x80212d <tc_tcc0_ccc_callback>
    1950:	f0 91 2e 21 	lds	r31, 0x212E	; 0x80212e <tc_tcc0_ccc_callback+0x1>
    1954:	30 97       	sbiw	r30, 0x00	; 0
    1956:	09 f0       	breq	.+2      	; 0x195a <__vector_18+0x42>
		tc_tcc0_ccc_callback();
    1958:	19 95       	eicall
	}
}
    195a:	ff 91       	pop	r31
    195c:	ef 91       	pop	r30
    195e:	bf 91       	pop	r27
    1960:	af 91       	pop	r26
    1962:	9f 91       	pop	r25
    1964:	8f 91       	pop	r24
    1966:	7f 91       	pop	r23
    1968:	6f 91       	pop	r22
    196a:	5f 91       	pop	r21
    196c:	4f 91       	pop	r20
    196e:	3f 91       	pop	r19
    1970:	2f 91       	pop	r18
    1972:	0f 90       	pop	r0
    1974:	0b be       	out	0x3b, r0	; 59
    1976:	0f 90       	pop	r0
    1978:	09 be       	out	0x39, r0	; 57
    197a:	0f 90       	pop	r0
    197c:	08 be       	out	0x38, r0	; 56
    197e:	0f 90       	pop	r0
    1980:	0f be       	out	0x3f, r0	; 63
    1982:	0f 90       	pop	r0
    1984:	1f 90       	pop	r1
    1986:	18 95       	reti

00001988 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
    1988:	1f 92       	push	r1
    198a:	0f 92       	push	r0
    198c:	0f b6       	in	r0, 0x3f	; 63
    198e:	0f 92       	push	r0
    1990:	11 24       	eor	r1, r1
    1992:	08 b6       	in	r0, 0x38	; 56
    1994:	0f 92       	push	r0
    1996:	18 be       	out	0x38, r1	; 56
    1998:	09 b6       	in	r0, 0x39	; 57
    199a:	0f 92       	push	r0
    199c:	19 be       	out	0x39, r1	; 57
    199e:	0b b6       	in	r0, 0x3b	; 59
    19a0:	0f 92       	push	r0
    19a2:	1b be       	out	0x3b, r1	; 59
    19a4:	2f 93       	push	r18
    19a6:	3f 93       	push	r19
    19a8:	4f 93       	push	r20
    19aa:	5f 93       	push	r21
    19ac:	6f 93       	push	r22
    19ae:	7f 93       	push	r23
    19b0:	8f 93       	push	r24
    19b2:	9f 93       	push	r25
    19b4:	af 93       	push	r26
    19b6:	bf 93       	push	r27
    19b8:	ef 93       	push	r30
    19ba:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
    19bc:	e0 91 2b 21 	lds	r30, 0x212B	; 0x80212b <tc_tcc0_ccd_callback>
    19c0:	f0 91 2c 21 	lds	r31, 0x212C	; 0x80212c <tc_tcc0_ccd_callback+0x1>
    19c4:	30 97       	sbiw	r30, 0x00	; 0
    19c6:	09 f0       	breq	.+2      	; 0x19ca <__vector_19+0x42>
		tc_tcc0_ccd_callback();
    19c8:	19 95       	eicall
	}
}
    19ca:	ff 91       	pop	r31
    19cc:	ef 91       	pop	r30
    19ce:	bf 91       	pop	r27
    19d0:	af 91       	pop	r26
    19d2:	9f 91       	pop	r25
    19d4:	8f 91       	pop	r24
    19d6:	7f 91       	pop	r23
    19d8:	6f 91       	pop	r22
    19da:	5f 91       	pop	r21
    19dc:	4f 91       	pop	r20
    19de:	3f 91       	pop	r19
    19e0:	2f 91       	pop	r18
    19e2:	0f 90       	pop	r0
    19e4:	0b be       	out	0x3b, r0	; 59
    19e6:	0f 90       	pop	r0
    19e8:	09 be       	out	0x39, r0	; 57
    19ea:	0f 90       	pop	r0
    19ec:	08 be       	out	0x38, r0	; 56
    19ee:	0f 90       	pop	r0
    19f0:	0f be       	out	0x3f, r0	; 63
    19f2:	0f 90       	pop	r0
    19f4:	1f 90       	pop	r1
    19f6:	18 95       	reti

000019f8 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
    19f8:	1f 92       	push	r1
    19fa:	0f 92       	push	r0
    19fc:	0f b6       	in	r0, 0x3f	; 63
    19fe:	0f 92       	push	r0
    1a00:	11 24       	eor	r1, r1
    1a02:	08 b6       	in	r0, 0x38	; 56
    1a04:	0f 92       	push	r0
    1a06:	18 be       	out	0x38, r1	; 56
    1a08:	09 b6       	in	r0, 0x39	; 57
    1a0a:	0f 92       	push	r0
    1a0c:	19 be       	out	0x39, r1	; 57
    1a0e:	0b b6       	in	r0, 0x3b	; 59
    1a10:	0f 92       	push	r0
    1a12:	1b be       	out	0x3b, r1	; 59
    1a14:	2f 93       	push	r18
    1a16:	3f 93       	push	r19
    1a18:	4f 93       	push	r20
    1a1a:	5f 93       	push	r21
    1a1c:	6f 93       	push	r22
    1a1e:	7f 93       	push	r23
    1a20:	8f 93       	push	r24
    1a22:	9f 93       	push	r25
    1a24:	af 93       	push	r26
    1a26:	bf 93       	push	r27
    1a28:	ef 93       	push	r30
    1a2a:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
    1a2c:	e0 91 29 21 	lds	r30, 0x2129	; 0x802129 <tc_tcc1_ovf_callback>
    1a30:	f0 91 2a 21 	lds	r31, 0x212A	; 0x80212a <tc_tcc1_ovf_callback+0x1>
    1a34:	30 97       	sbiw	r30, 0x00	; 0
    1a36:	09 f0       	breq	.+2      	; 0x1a3a <__vector_20+0x42>
		tc_tcc1_ovf_callback();
    1a38:	19 95       	eicall
	}
}
    1a3a:	ff 91       	pop	r31
    1a3c:	ef 91       	pop	r30
    1a3e:	bf 91       	pop	r27
    1a40:	af 91       	pop	r26
    1a42:	9f 91       	pop	r25
    1a44:	8f 91       	pop	r24
    1a46:	7f 91       	pop	r23
    1a48:	6f 91       	pop	r22
    1a4a:	5f 91       	pop	r21
    1a4c:	4f 91       	pop	r20
    1a4e:	3f 91       	pop	r19
    1a50:	2f 91       	pop	r18
    1a52:	0f 90       	pop	r0
    1a54:	0b be       	out	0x3b, r0	; 59
    1a56:	0f 90       	pop	r0
    1a58:	09 be       	out	0x39, r0	; 57
    1a5a:	0f 90       	pop	r0
    1a5c:	08 be       	out	0x38, r0	; 56
    1a5e:	0f 90       	pop	r0
    1a60:	0f be       	out	0x3f, r0	; 63
    1a62:	0f 90       	pop	r0
    1a64:	1f 90       	pop	r1
    1a66:	18 95       	reti

00001a68 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
    1a68:	1f 92       	push	r1
    1a6a:	0f 92       	push	r0
    1a6c:	0f b6       	in	r0, 0x3f	; 63
    1a6e:	0f 92       	push	r0
    1a70:	11 24       	eor	r1, r1
    1a72:	08 b6       	in	r0, 0x38	; 56
    1a74:	0f 92       	push	r0
    1a76:	18 be       	out	0x38, r1	; 56
    1a78:	09 b6       	in	r0, 0x39	; 57
    1a7a:	0f 92       	push	r0
    1a7c:	19 be       	out	0x39, r1	; 57
    1a7e:	0b b6       	in	r0, 0x3b	; 59
    1a80:	0f 92       	push	r0
    1a82:	1b be       	out	0x3b, r1	; 59
    1a84:	2f 93       	push	r18
    1a86:	3f 93       	push	r19
    1a88:	4f 93       	push	r20
    1a8a:	5f 93       	push	r21
    1a8c:	6f 93       	push	r22
    1a8e:	7f 93       	push	r23
    1a90:	8f 93       	push	r24
    1a92:	9f 93       	push	r25
    1a94:	af 93       	push	r26
    1a96:	bf 93       	push	r27
    1a98:	ef 93       	push	r30
    1a9a:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
    1a9c:	e0 91 27 21 	lds	r30, 0x2127	; 0x802127 <tc_tcc1_err_callback>
    1aa0:	f0 91 28 21 	lds	r31, 0x2128	; 0x802128 <tc_tcc1_err_callback+0x1>
    1aa4:	30 97       	sbiw	r30, 0x00	; 0
    1aa6:	09 f0       	breq	.+2      	; 0x1aaa <__vector_21+0x42>
		tc_tcc1_err_callback();
    1aa8:	19 95       	eicall
	}
}
    1aaa:	ff 91       	pop	r31
    1aac:	ef 91       	pop	r30
    1aae:	bf 91       	pop	r27
    1ab0:	af 91       	pop	r26
    1ab2:	9f 91       	pop	r25
    1ab4:	8f 91       	pop	r24
    1ab6:	7f 91       	pop	r23
    1ab8:	6f 91       	pop	r22
    1aba:	5f 91       	pop	r21
    1abc:	4f 91       	pop	r20
    1abe:	3f 91       	pop	r19
    1ac0:	2f 91       	pop	r18
    1ac2:	0f 90       	pop	r0
    1ac4:	0b be       	out	0x3b, r0	; 59
    1ac6:	0f 90       	pop	r0
    1ac8:	09 be       	out	0x39, r0	; 57
    1aca:	0f 90       	pop	r0
    1acc:	08 be       	out	0x38, r0	; 56
    1ace:	0f 90       	pop	r0
    1ad0:	0f be       	out	0x3f, r0	; 63
    1ad2:	0f 90       	pop	r0
    1ad4:	1f 90       	pop	r1
    1ad6:	18 95       	reti

00001ad8 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
    1ad8:	1f 92       	push	r1
    1ada:	0f 92       	push	r0
    1adc:	0f b6       	in	r0, 0x3f	; 63
    1ade:	0f 92       	push	r0
    1ae0:	11 24       	eor	r1, r1
    1ae2:	08 b6       	in	r0, 0x38	; 56
    1ae4:	0f 92       	push	r0
    1ae6:	18 be       	out	0x38, r1	; 56
    1ae8:	09 b6       	in	r0, 0x39	; 57
    1aea:	0f 92       	push	r0
    1aec:	19 be       	out	0x39, r1	; 57
    1aee:	0b b6       	in	r0, 0x3b	; 59
    1af0:	0f 92       	push	r0
    1af2:	1b be       	out	0x3b, r1	; 59
    1af4:	2f 93       	push	r18
    1af6:	3f 93       	push	r19
    1af8:	4f 93       	push	r20
    1afa:	5f 93       	push	r21
    1afc:	6f 93       	push	r22
    1afe:	7f 93       	push	r23
    1b00:	8f 93       	push	r24
    1b02:	9f 93       	push	r25
    1b04:	af 93       	push	r26
    1b06:	bf 93       	push	r27
    1b08:	ef 93       	push	r30
    1b0a:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
    1b0c:	e0 91 25 21 	lds	r30, 0x2125	; 0x802125 <tc_tcc1_cca_callback>
    1b10:	f0 91 26 21 	lds	r31, 0x2126	; 0x802126 <tc_tcc1_cca_callback+0x1>
    1b14:	30 97       	sbiw	r30, 0x00	; 0
    1b16:	09 f0       	breq	.+2      	; 0x1b1a <__vector_22+0x42>
		tc_tcc1_cca_callback();
    1b18:	19 95       	eicall
	}
}
    1b1a:	ff 91       	pop	r31
    1b1c:	ef 91       	pop	r30
    1b1e:	bf 91       	pop	r27
    1b20:	af 91       	pop	r26
    1b22:	9f 91       	pop	r25
    1b24:	8f 91       	pop	r24
    1b26:	7f 91       	pop	r23
    1b28:	6f 91       	pop	r22
    1b2a:	5f 91       	pop	r21
    1b2c:	4f 91       	pop	r20
    1b2e:	3f 91       	pop	r19
    1b30:	2f 91       	pop	r18
    1b32:	0f 90       	pop	r0
    1b34:	0b be       	out	0x3b, r0	; 59
    1b36:	0f 90       	pop	r0
    1b38:	09 be       	out	0x39, r0	; 57
    1b3a:	0f 90       	pop	r0
    1b3c:	08 be       	out	0x38, r0	; 56
    1b3e:	0f 90       	pop	r0
    1b40:	0f be       	out	0x3f, r0	; 63
    1b42:	0f 90       	pop	r0
    1b44:	1f 90       	pop	r1
    1b46:	18 95       	reti

00001b48 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
    1b48:	1f 92       	push	r1
    1b4a:	0f 92       	push	r0
    1b4c:	0f b6       	in	r0, 0x3f	; 63
    1b4e:	0f 92       	push	r0
    1b50:	11 24       	eor	r1, r1
    1b52:	08 b6       	in	r0, 0x38	; 56
    1b54:	0f 92       	push	r0
    1b56:	18 be       	out	0x38, r1	; 56
    1b58:	09 b6       	in	r0, 0x39	; 57
    1b5a:	0f 92       	push	r0
    1b5c:	19 be       	out	0x39, r1	; 57
    1b5e:	0b b6       	in	r0, 0x3b	; 59
    1b60:	0f 92       	push	r0
    1b62:	1b be       	out	0x3b, r1	; 59
    1b64:	2f 93       	push	r18
    1b66:	3f 93       	push	r19
    1b68:	4f 93       	push	r20
    1b6a:	5f 93       	push	r21
    1b6c:	6f 93       	push	r22
    1b6e:	7f 93       	push	r23
    1b70:	8f 93       	push	r24
    1b72:	9f 93       	push	r25
    1b74:	af 93       	push	r26
    1b76:	bf 93       	push	r27
    1b78:	ef 93       	push	r30
    1b7a:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
    1b7c:	e0 91 23 21 	lds	r30, 0x2123	; 0x802123 <tc_tcc1_ccb_callback>
    1b80:	f0 91 24 21 	lds	r31, 0x2124	; 0x802124 <tc_tcc1_ccb_callback+0x1>
    1b84:	30 97       	sbiw	r30, 0x00	; 0
    1b86:	09 f0       	breq	.+2      	; 0x1b8a <__vector_23+0x42>
		tc_tcc1_ccb_callback();
    1b88:	19 95       	eicall
	}
}
    1b8a:	ff 91       	pop	r31
    1b8c:	ef 91       	pop	r30
    1b8e:	bf 91       	pop	r27
    1b90:	af 91       	pop	r26
    1b92:	9f 91       	pop	r25
    1b94:	8f 91       	pop	r24
    1b96:	7f 91       	pop	r23
    1b98:	6f 91       	pop	r22
    1b9a:	5f 91       	pop	r21
    1b9c:	4f 91       	pop	r20
    1b9e:	3f 91       	pop	r19
    1ba0:	2f 91       	pop	r18
    1ba2:	0f 90       	pop	r0
    1ba4:	0b be       	out	0x3b, r0	; 59
    1ba6:	0f 90       	pop	r0
    1ba8:	09 be       	out	0x39, r0	; 57
    1baa:	0f 90       	pop	r0
    1bac:	08 be       	out	0x38, r0	; 56
    1bae:	0f 90       	pop	r0
    1bb0:	0f be       	out	0x3f, r0	; 63
    1bb2:	0f 90       	pop	r0
    1bb4:	1f 90       	pop	r1
    1bb6:	18 95       	reti

00001bb8 <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
    1bb8:	1f 92       	push	r1
    1bba:	0f 92       	push	r0
    1bbc:	0f b6       	in	r0, 0x3f	; 63
    1bbe:	0f 92       	push	r0
    1bc0:	11 24       	eor	r1, r1
    1bc2:	08 b6       	in	r0, 0x38	; 56
    1bc4:	0f 92       	push	r0
    1bc6:	18 be       	out	0x38, r1	; 56
    1bc8:	09 b6       	in	r0, 0x39	; 57
    1bca:	0f 92       	push	r0
    1bcc:	19 be       	out	0x39, r1	; 57
    1bce:	0b b6       	in	r0, 0x3b	; 59
    1bd0:	0f 92       	push	r0
    1bd2:	1b be       	out	0x3b, r1	; 59
    1bd4:	2f 93       	push	r18
    1bd6:	3f 93       	push	r19
    1bd8:	4f 93       	push	r20
    1bda:	5f 93       	push	r21
    1bdc:	6f 93       	push	r22
    1bde:	7f 93       	push	r23
    1be0:	8f 93       	push	r24
    1be2:	9f 93       	push	r25
    1be4:	af 93       	push	r26
    1be6:	bf 93       	push	r27
    1be8:	ef 93       	push	r30
    1bea:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
    1bec:	e0 91 21 21 	lds	r30, 0x2121	; 0x802121 <tc_tcd0_ovf_callback>
    1bf0:	f0 91 22 21 	lds	r31, 0x2122	; 0x802122 <tc_tcd0_ovf_callback+0x1>
    1bf4:	30 97       	sbiw	r30, 0x00	; 0
    1bf6:	09 f0       	breq	.+2      	; 0x1bfa <__vector_77+0x42>
		tc_tcd0_ovf_callback();
    1bf8:	19 95       	eicall
	}
}
    1bfa:	ff 91       	pop	r31
    1bfc:	ef 91       	pop	r30
    1bfe:	bf 91       	pop	r27
    1c00:	af 91       	pop	r26
    1c02:	9f 91       	pop	r25
    1c04:	8f 91       	pop	r24
    1c06:	7f 91       	pop	r23
    1c08:	6f 91       	pop	r22
    1c0a:	5f 91       	pop	r21
    1c0c:	4f 91       	pop	r20
    1c0e:	3f 91       	pop	r19
    1c10:	2f 91       	pop	r18
    1c12:	0f 90       	pop	r0
    1c14:	0b be       	out	0x3b, r0	; 59
    1c16:	0f 90       	pop	r0
    1c18:	09 be       	out	0x39, r0	; 57
    1c1a:	0f 90       	pop	r0
    1c1c:	08 be       	out	0x38, r0	; 56
    1c1e:	0f 90       	pop	r0
    1c20:	0f be       	out	0x3f, r0	; 63
    1c22:	0f 90       	pop	r0
    1c24:	1f 90       	pop	r1
    1c26:	18 95       	reti

00001c28 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
    1c28:	1f 92       	push	r1
    1c2a:	0f 92       	push	r0
    1c2c:	0f b6       	in	r0, 0x3f	; 63
    1c2e:	0f 92       	push	r0
    1c30:	11 24       	eor	r1, r1
    1c32:	08 b6       	in	r0, 0x38	; 56
    1c34:	0f 92       	push	r0
    1c36:	18 be       	out	0x38, r1	; 56
    1c38:	09 b6       	in	r0, 0x39	; 57
    1c3a:	0f 92       	push	r0
    1c3c:	19 be       	out	0x39, r1	; 57
    1c3e:	0b b6       	in	r0, 0x3b	; 59
    1c40:	0f 92       	push	r0
    1c42:	1b be       	out	0x3b, r1	; 59
    1c44:	2f 93       	push	r18
    1c46:	3f 93       	push	r19
    1c48:	4f 93       	push	r20
    1c4a:	5f 93       	push	r21
    1c4c:	6f 93       	push	r22
    1c4e:	7f 93       	push	r23
    1c50:	8f 93       	push	r24
    1c52:	9f 93       	push	r25
    1c54:	af 93       	push	r26
    1c56:	bf 93       	push	r27
    1c58:	ef 93       	push	r30
    1c5a:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
    1c5c:	e0 91 1f 21 	lds	r30, 0x211F	; 0x80211f <tc_tcd0_err_callback>
    1c60:	f0 91 20 21 	lds	r31, 0x2120	; 0x802120 <tc_tcd0_err_callback+0x1>
    1c64:	30 97       	sbiw	r30, 0x00	; 0
    1c66:	09 f0       	breq	.+2      	; 0x1c6a <__vector_78+0x42>
		tc_tcd0_err_callback();
    1c68:	19 95       	eicall
	}
}
    1c6a:	ff 91       	pop	r31
    1c6c:	ef 91       	pop	r30
    1c6e:	bf 91       	pop	r27
    1c70:	af 91       	pop	r26
    1c72:	9f 91       	pop	r25
    1c74:	8f 91       	pop	r24
    1c76:	7f 91       	pop	r23
    1c78:	6f 91       	pop	r22
    1c7a:	5f 91       	pop	r21
    1c7c:	4f 91       	pop	r20
    1c7e:	3f 91       	pop	r19
    1c80:	2f 91       	pop	r18
    1c82:	0f 90       	pop	r0
    1c84:	0b be       	out	0x3b, r0	; 59
    1c86:	0f 90       	pop	r0
    1c88:	09 be       	out	0x39, r0	; 57
    1c8a:	0f 90       	pop	r0
    1c8c:	08 be       	out	0x38, r0	; 56
    1c8e:	0f 90       	pop	r0
    1c90:	0f be       	out	0x3f, r0	; 63
    1c92:	0f 90       	pop	r0
    1c94:	1f 90       	pop	r1
    1c96:	18 95       	reti

00001c98 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    1c98:	1f 92       	push	r1
    1c9a:	0f 92       	push	r0
    1c9c:	0f b6       	in	r0, 0x3f	; 63
    1c9e:	0f 92       	push	r0
    1ca0:	11 24       	eor	r1, r1
    1ca2:	08 b6       	in	r0, 0x38	; 56
    1ca4:	0f 92       	push	r0
    1ca6:	18 be       	out	0x38, r1	; 56
    1ca8:	09 b6       	in	r0, 0x39	; 57
    1caa:	0f 92       	push	r0
    1cac:	19 be       	out	0x39, r1	; 57
    1cae:	0b b6       	in	r0, 0x3b	; 59
    1cb0:	0f 92       	push	r0
    1cb2:	1b be       	out	0x3b, r1	; 59
    1cb4:	2f 93       	push	r18
    1cb6:	3f 93       	push	r19
    1cb8:	4f 93       	push	r20
    1cba:	5f 93       	push	r21
    1cbc:	6f 93       	push	r22
    1cbe:	7f 93       	push	r23
    1cc0:	8f 93       	push	r24
    1cc2:	9f 93       	push	r25
    1cc4:	af 93       	push	r26
    1cc6:	bf 93       	push	r27
    1cc8:	ef 93       	push	r30
    1cca:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    1ccc:	e0 91 1d 21 	lds	r30, 0x211D	; 0x80211d <tc_tcd0_cca_callback>
    1cd0:	f0 91 1e 21 	lds	r31, 0x211E	; 0x80211e <tc_tcd0_cca_callback+0x1>
    1cd4:	30 97       	sbiw	r30, 0x00	; 0
    1cd6:	09 f0       	breq	.+2      	; 0x1cda <__vector_79+0x42>
		tc_tcd0_cca_callback();
    1cd8:	19 95       	eicall
	}
}
    1cda:	ff 91       	pop	r31
    1cdc:	ef 91       	pop	r30
    1cde:	bf 91       	pop	r27
    1ce0:	af 91       	pop	r26
    1ce2:	9f 91       	pop	r25
    1ce4:	8f 91       	pop	r24
    1ce6:	7f 91       	pop	r23
    1ce8:	6f 91       	pop	r22
    1cea:	5f 91       	pop	r21
    1cec:	4f 91       	pop	r20
    1cee:	3f 91       	pop	r19
    1cf0:	2f 91       	pop	r18
    1cf2:	0f 90       	pop	r0
    1cf4:	0b be       	out	0x3b, r0	; 59
    1cf6:	0f 90       	pop	r0
    1cf8:	09 be       	out	0x39, r0	; 57
    1cfa:	0f 90       	pop	r0
    1cfc:	08 be       	out	0x38, r0	; 56
    1cfe:	0f 90       	pop	r0
    1d00:	0f be       	out	0x3f, r0	; 63
    1d02:	0f 90       	pop	r0
    1d04:	1f 90       	pop	r1
    1d06:	18 95       	reti

00001d08 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    1d08:	1f 92       	push	r1
    1d0a:	0f 92       	push	r0
    1d0c:	0f b6       	in	r0, 0x3f	; 63
    1d0e:	0f 92       	push	r0
    1d10:	11 24       	eor	r1, r1
    1d12:	08 b6       	in	r0, 0x38	; 56
    1d14:	0f 92       	push	r0
    1d16:	18 be       	out	0x38, r1	; 56
    1d18:	09 b6       	in	r0, 0x39	; 57
    1d1a:	0f 92       	push	r0
    1d1c:	19 be       	out	0x39, r1	; 57
    1d1e:	0b b6       	in	r0, 0x3b	; 59
    1d20:	0f 92       	push	r0
    1d22:	1b be       	out	0x3b, r1	; 59
    1d24:	2f 93       	push	r18
    1d26:	3f 93       	push	r19
    1d28:	4f 93       	push	r20
    1d2a:	5f 93       	push	r21
    1d2c:	6f 93       	push	r22
    1d2e:	7f 93       	push	r23
    1d30:	8f 93       	push	r24
    1d32:	9f 93       	push	r25
    1d34:	af 93       	push	r26
    1d36:	bf 93       	push	r27
    1d38:	ef 93       	push	r30
    1d3a:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    1d3c:	e0 91 1b 21 	lds	r30, 0x211B	; 0x80211b <tc_tcd0_ccb_callback>
    1d40:	f0 91 1c 21 	lds	r31, 0x211C	; 0x80211c <tc_tcd0_ccb_callback+0x1>
    1d44:	30 97       	sbiw	r30, 0x00	; 0
    1d46:	09 f0       	breq	.+2      	; 0x1d4a <__vector_80+0x42>
		tc_tcd0_ccb_callback();
    1d48:	19 95       	eicall
	}
}
    1d4a:	ff 91       	pop	r31
    1d4c:	ef 91       	pop	r30
    1d4e:	bf 91       	pop	r27
    1d50:	af 91       	pop	r26
    1d52:	9f 91       	pop	r25
    1d54:	8f 91       	pop	r24
    1d56:	7f 91       	pop	r23
    1d58:	6f 91       	pop	r22
    1d5a:	5f 91       	pop	r21
    1d5c:	4f 91       	pop	r20
    1d5e:	3f 91       	pop	r19
    1d60:	2f 91       	pop	r18
    1d62:	0f 90       	pop	r0
    1d64:	0b be       	out	0x3b, r0	; 59
    1d66:	0f 90       	pop	r0
    1d68:	09 be       	out	0x39, r0	; 57
    1d6a:	0f 90       	pop	r0
    1d6c:	08 be       	out	0x38, r0	; 56
    1d6e:	0f 90       	pop	r0
    1d70:	0f be       	out	0x3f, r0	; 63
    1d72:	0f 90       	pop	r0
    1d74:	1f 90       	pop	r1
    1d76:	18 95       	reti

00001d78 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    1d78:	1f 92       	push	r1
    1d7a:	0f 92       	push	r0
    1d7c:	0f b6       	in	r0, 0x3f	; 63
    1d7e:	0f 92       	push	r0
    1d80:	11 24       	eor	r1, r1
    1d82:	08 b6       	in	r0, 0x38	; 56
    1d84:	0f 92       	push	r0
    1d86:	18 be       	out	0x38, r1	; 56
    1d88:	09 b6       	in	r0, 0x39	; 57
    1d8a:	0f 92       	push	r0
    1d8c:	19 be       	out	0x39, r1	; 57
    1d8e:	0b b6       	in	r0, 0x3b	; 59
    1d90:	0f 92       	push	r0
    1d92:	1b be       	out	0x3b, r1	; 59
    1d94:	2f 93       	push	r18
    1d96:	3f 93       	push	r19
    1d98:	4f 93       	push	r20
    1d9a:	5f 93       	push	r21
    1d9c:	6f 93       	push	r22
    1d9e:	7f 93       	push	r23
    1da0:	8f 93       	push	r24
    1da2:	9f 93       	push	r25
    1da4:	af 93       	push	r26
    1da6:	bf 93       	push	r27
    1da8:	ef 93       	push	r30
    1daa:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    1dac:	e0 91 19 21 	lds	r30, 0x2119	; 0x802119 <tc_tcd0_ccc_callback>
    1db0:	f0 91 1a 21 	lds	r31, 0x211A	; 0x80211a <tc_tcd0_ccc_callback+0x1>
    1db4:	30 97       	sbiw	r30, 0x00	; 0
    1db6:	09 f0       	breq	.+2      	; 0x1dba <__vector_81+0x42>
		tc_tcd0_ccc_callback();
    1db8:	19 95       	eicall
	}
}
    1dba:	ff 91       	pop	r31
    1dbc:	ef 91       	pop	r30
    1dbe:	bf 91       	pop	r27
    1dc0:	af 91       	pop	r26
    1dc2:	9f 91       	pop	r25
    1dc4:	8f 91       	pop	r24
    1dc6:	7f 91       	pop	r23
    1dc8:	6f 91       	pop	r22
    1dca:	5f 91       	pop	r21
    1dcc:	4f 91       	pop	r20
    1dce:	3f 91       	pop	r19
    1dd0:	2f 91       	pop	r18
    1dd2:	0f 90       	pop	r0
    1dd4:	0b be       	out	0x3b, r0	; 59
    1dd6:	0f 90       	pop	r0
    1dd8:	09 be       	out	0x39, r0	; 57
    1dda:	0f 90       	pop	r0
    1ddc:	08 be       	out	0x38, r0	; 56
    1dde:	0f 90       	pop	r0
    1de0:	0f be       	out	0x3f, r0	; 63
    1de2:	0f 90       	pop	r0
    1de4:	1f 90       	pop	r1
    1de6:	18 95       	reti

00001de8 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    1de8:	1f 92       	push	r1
    1dea:	0f 92       	push	r0
    1dec:	0f b6       	in	r0, 0x3f	; 63
    1dee:	0f 92       	push	r0
    1df0:	11 24       	eor	r1, r1
    1df2:	08 b6       	in	r0, 0x38	; 56
    1df4:	0f 92       	push	r0
    1df6:	18 be       	out	0x38, r1	; 56
    1df8:	09 b6       	in	r0, 0x39	; 57
    1dfa:	0f 92       	push	r0
    1dfc:	19 be       	out	0x39, r1	; 57
    1dfe:	0b b6       	in	r0, 0x3b	; 59
    1e00:	0f 92       	push	r0
    1e02:	1b be       	out	0x3b, r1	; 59
    1e04:	2f 93       	push	r18
    1e06:	3f 93       	push	r19
    1e08:	4f 93       	push	r20
    1e0a:	5f 93       	push	r21
    1e0c:	6f 93       	push	r22
    1e0e:	7f 93       	push	r23
    1e10:	8f 93       	push	r24
    1e12:	9f 93       	push	r25
    1e14:	af 93       	push	r26
    1e16:	bf 93       	push	r27
    1e18:	ef 93       	push	r30
    1e1a:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    1e1c:	e0 91 17 21 	lds	r30, 0x2117	; 0x802117 <tc_tcd0_ccd_callback>
    1e20:	f0 91 18 21 	lds	r31, 0x2118	; 0x802118 <tc_tcd0_ccd_callback+0x1>
    1e24:	30 97       	sbiw	r30, 0x00	; 0
    1e26:	09 f0       	breq	.+2      	; 0x1e2a <__vector_82+0x42>
		tc_tcd0_ccd_callback();
    1e28:	19 95       	eicall
	}
}
    1e2a:	ff 91       	pop	r31
    1e2c:	ef 91       	pop	r30
    1e2e:	bf 91       	pop	r27
    1e30:	af 91       	pop	r26
    1e32:	9f 91       	pop	r25
    1e34:	8f 91       	pop	r24
    1e36:	7f 91       	pop	r23
    1e38:	6f 91       	pop	r22
    1e3a:	5f 91       	pop	r21
    1e3c:	4f 91       	pop	r20
    1e3e:	3f 91       	pop	r19
    1e40:	2f 91       	pop	r18
    1e42:	0f 90       	pop	r0
    1e44:	0b be       	out	0x3b, r0	; 59
    1e46:	0f 90       	pop	r0
    1e48:	09 be       	out	0x39, r0	; 57
    1e4a:	0f 90       	pop	r0
    1e4c:	08 be       	out	0x38, r0	; 56
    1e4e:	0f 90       	pop	r0
    1e50:	0f be       	out	0x3f, r0	; 63
    1e52:	0f 90       	pop	r0
    1e54:	1f 90       	pop	r1
    1e56:	18 95       	reti

00001e58 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    1e58:	1f 92       	push	r1
    1e5a:	0f 92       	push	r0
    1e5c:	0f b6       	in	r0, 0x3f	; 63
    1e5e:	0f 92       	push	r0
    1e60:	11 24       	eor	r1, r1
    1e62:	08 b6       	in	r0, 0x38	; 56
    1e64:	0f 92       	push	r0
    1e66:	18 be       	out	0x38, r1	; 56
    1e68:	09 b6       	in	r0, 0x39	; 57
    1e6a:	0f 92       	push	r0
    1e6c:	19 be       	out	0x39, r1	; 57
    1e6e:	0b b6       	in	r0, 0x3b	; 59
    1e70:	0f 92       	push	r0
    1e72:	1b be       	out	0x3b, r1	; 59
    1e74:	2f 93       	push	r18
    1e76:	3f 93       	push	r19
    1e78:	4f 93       	push	r20
    1e7a:	5f 93       	push	r21
    1e7c:	6f 93       	push	r22
    1e7e:	7f 93       	push	r23
    1e80:	8f 93       	push	r24
    1e82:	9f 93       	push	r25
    1e84:	af 93       	push	r26
    1e86:	bf 93       	push	r27
    1e88:	ef 93       	push	r30
    1e8a:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    1e8c:	e0 91 15 21 	lds	r30, 0x2115	; 0x802115 <tc_tcd1_ovf_callback>
    1e90:	f0 91 16 21 	lds	r31, 0x2116	; 0x802116 <tc_tcd1_ovf_callback+0x1>
    1e94:	30 97       	sbiw	r30, 0x00	; 0
    1e96:	09 f0       	breq	.+2      	; 0x1e9a <__vector_83+0x42>
		tc_tcd1_ovf_callback();
    1e98:	19 95       	eicall
	}
}
    1e9a:	ff 91       	pop	r31
    1e9c:	ef 91       	pop	r30
    1e9e:	bf 91       	pop	r27
    1ea0:	af 91       	pop	r26
    1ea2:	9f 91       	pop	r25
    1ea4:	8f 91       	pop	r24
    1ea6:	7f 91       	pop	r23
    1ea8:	6f 91       	pop	r22
    1eaa:	5f 91       	pop	r21
    1eac:	4f 91       	pop	r20
    1eae:	3f 91       	pop	r19
    1eb0:	2f 91       	pop	r18
    1eb2:	0f 90       	pop	r0
    1eb4:	0b be       	out	0x3b, r0	; 59
    1eb6:	0f 90       	pop	r0
    1eb8:	09 be       	out	0x39, r0	; 57
    1eba:	0f 90       	pop	r0
    1ebc:	08 be       	out	0x38, r0	; 56
    1ebe:	0f 90       	pop	r0
    1ec0:	0f be       	out	0x3f, r0	; 63
    1ec2:	0f 90       	pop	r0
    1ec4:	1f 90       	pop	r1
    1ec6:	18 95       	reti

00001ec8 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    1ec8:	1f 92       	push	r1
    1eca:	0f 92       	push	r0
    1ecc:	0f b6       	in	r0, 0x3f	; 63
    1ece:	0f 92       	push	r0
    1ed0:	11 24       	eor	r1, r1
    1ed2:	08 b6       	in	r0, 0x38	; 56
    1ed4:	0f 92       	push	r0
    1ed6:	18 be       	out	0x38, r1	; 56
    1ed8:	09 b6       	in	r0, 0x39	; 57
    1eda:	0f 92       	push	r0
    1edc:	19 be       	out	0x39, r1	; 57
    1ede:	0b b6       	in	r0, 0x3b	; 59
    1ee0:	0f 92       	push	r0
    1ee2:	1b be       	out	0x3b, r1	; 59
    1ee4:	2f 93       	push	r18
    1ee6:	3f 93       	push	r19
    1ee8:	4f 93       	push	r20
    1eea:	5f 93       	push	r21
    1eec:	6f 93       	push	r22
    1eee:	7f 93       	push	r23
    1ef0:	8f 93       	push	r24
    1ef2:	9f 93       	push	r25
    1ef4:	af 93       	push	r26
    1ef6:	bf 93       	push	r27
    1ef8:	ef 93       	push	r30
    1efa:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    1efc:	e0 91 13 21 	lds	r30, 0x2113	; 0x802113 <tc_tcd1_err_callback>
    1f00:	f0 91 14 21 	lds	r31, 0x2114	; 0x802114 <tc_tcd1_err_callback+0x1>
    1f04:	30 97       	sbiw	r30, 0x00	; 0
    1f06:	09 f0       	breq	.+2      	; 0x1f0a <__vector_84+0x42>
		tc_tcd1_err_callback();
    1f08:	19 95       	eicall
	}
}
    1f0a:	ff 91       	pop	r31
    1f0c:	ef 91       	pop	r30
    1f0e:	bf 91       	pop	r27
    1f10:	af 91       	pop	r26
    1f12:	9f 91       	pop	r25
    1f14:	8f 91       	pop	r24
    1f16:	7f 91       	pop	r23
    1f18:	6f 91       	pop	r22
    1f1a:	5f 91       	pop	r21
    1f1c:	4f 91       	pop	r20
    1f1e:	3f 91       	pop	r19
    1f20:	2f 91       	pop	r18
    1f22:	0f 90       	pop	r0
    1f24:	0b be       	out	0x3b, r0	; 59
    1f26:	0f 90       	pop	r0
    1f28:	09 be       	out	0x39, r0	; 57
    1f2a:	0f 90       	pop	r0
    1f2c:	08 be       	out	0x38, r0	; 56
    1f2e:	0f 90       	pop	r0
    1f30:	0f be       	out	0x3f, r0	; 63
    1f32:	0f 90       	pop	r0
    1f34:	1f 90       	pop	r1
    1f36:	18 95       	reti

00001f38 <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    1f38:	1f 92       	push	r1
    1f3a:	0f 92       	push	r0
    1f3c:	0f b6       	in	r0, 0x3f	; 63
    1f3e:	0f 92       	push	r0
    1f40:	11 24       	eor	r1, r1
    1f42:	08 b6       	in	r0, 0x38	; 56
    1f44:	0f 92       	push	r0
    1f46:	18 be       	out	0x38, r1	; 56
    1f48:	09 b6       	in	r0, 0x39	; 57
    1f4a:	0f 92       	push	r0
    1f4c:	19 be       	out	0x39, r1	; 57
    1f4e:	0b b6       	in	r0, 0x3b	; 59
    1f50:	0f 92       	push	r0
    1f52:	1b be       	out	0x3b, r1	; 59
    1f54:	2f 93       	push	r18
    1f56:	3f 93       	push	r19
    1f58:	4f 93       	push	r20
    1f5a:	5f 93       	push	r21
    1f5c:	6f 93       	push	r22
    1f5e:	7f 93       	push	r23
    1f60:	8f 93       	push	r24
    1f62:	9f 93       	push	r25
    1f64:	af 93       	push	r26
    1f66:	bf 93       	push	r27
    1f68:	ef 93       	push	r30
    1f6a:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    1f6c:	e0 91 11 21 	lds	r30, 0x2111	; 0x802111 <tc_tcd1_cca_callback>
    1f70:	f0 91 12 21 	lds	r31, 0x2112	; 0x802112 <tc_tcd1_cca_callback+0x1>
    1f74:	30 97       	sbiw	r30, 0x00	; 0
    1f76:	09 f0       	breq	.+2      	; 0x1f7a <__vector_85+0x42>
		tc_tcd1_cca_callback();
    1f78:	19 95       	eicall
	}
}
    1f7a:	ff 91       	pop	r31
    1f7c:	ef 91       	pop	r30
    1f7e:	bf 91       	pop	r27
    1f80:	af 91       	pop	r26
    1f82:	9f 91       	pop	r25
    1f84:	8f 91       	pop	r24
    1f86:	7f 91       	pop	r23
    1f88:	6f 91       	pop	r22
    1f8a:	5f 91       	pop	r21
    1f8c:	4f 91       	pop	r20
    1f8e:	3f 91       	pop	r19
    1f90:	2f 91       	pop	r18
    1f92:	0f 90       	pop	r0
    1f94:	0b be       	out	0x3b, r0	; 59
    1f96:	0f 90       	pop	r0
    1f98:	09 be       	out	0x39, r0	; 57
    1f9a:	0f 90       	pop	r0
    1f9c:	08 be       	out	0x38, r0	; 56
    1f9e:	0f 90       	pop	r0
    1fa0:	0f be       	out	0x3f, r0	; 63
    1fa2:	0f 90       	pop	r0
    1fa4:	1f 90       	pop	r1
    1fa6:	18 95       	reti

00001fa8 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    1fa8:	1f 92       	push	r1
    1faa:	0f 92       	push	r0
    1fac:	0f b6       	in	r0, 0x3f	; 63
    1fae:	0f 92       	push	r0
    1fb0:	11 24       	eor	r1, r1
    1fb2:	08 b6       	in	r0, 0x38	; 56
    1fb4:	0f 92       	push	r0
    1fb6:	18 be       	out	0x38, r1	; 56
    1fb8:	09 b6       	in	r0, 0x39	; 57
    1fba:	0f 92       	push	r0
    1fbc:	19 be       	out	0x39, r1	; 57
    1fbe:	0b b6       	in	r0, 0x3b	; 59
    1fc0:	0f 92       	push	r0
    1fc2:	1b be       	out	0x3b, r1	; 59
    1fc4:	2f 93       	push	r18
    1fc6:	3f 93       	push	r19
    1fc8:	4f 93       	push	r20
    1fca:	5f 93       	push	r21
    1fcc:	6f 93       	push	r22
    1fce:	7f 93       	push	r23
    1fd0:	8f 93       	push	r24
    1fd2:	9f 93       	push	r25
    1fd4:	af 93       	push	r26
    1fd6:	bf 93       	push	r27
    1fd8:	ef 93       	push	r30
    1fda:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    1fdc:	e0 91 0f 21 	lds	r30, 0x210F	; 0x80210f <tc_tcd1_ccb_callback>
    1fe0:	f0 91 10 21 	lds	r31, 0x2110	; 0x802110 <tc_tcd1_ccb_callback+0x1>
    1fe4:	30 97       	sbiw	r30, 0x00	; 0
    1fe6:	09 f0       	breq	.+2      	; 0x1fea <__vector_86+0x42>
		tc_tcd1_ccb_callback();
    1fe8:	19 95       	eicall
	}
}
    1fea:	ff 91       	pop	r31
    1fec:	ef 91       	pop	r30
    1fee:	bf 91       	pop	r27
    1ff0:	af 91       	pop	r26
    1ff2:	9f 91       	pop	r25
    1ff4:	8f 91       	pop	r24
    1ff6:	7f 91       	pop	r23
    1ff8:	6f 91       	pop	r22
    1ffa:	5f 91       	pop	r21
    1ffc:	4f 91       	pop	r20
    1ffe:	3f 91       	pop	r19
    2000:	2f 91       	pop	r18
    2002:	0f 90       	pop	r0
    2004:	0b be       	out	0x3b, r0	; 59
    2006:	0f 90       	pop	r0
    2008:	09 be       	out	0x39, r0	; 57
    200a:	0f 90       	pop	r0
    200c:	08 be       	out	0x38, r0	; 56
    200e:	0f 90       	pop	r0
    2010:	0f be       	out	0x3f, r0	; 63
    2012:	0f 90       	pop	r0
    2014:	1f 90       	pop	r1
    2016:	18 95       	reti

00002018 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    2018:	1f 92       	push	r1
    201a:	0f 92       	push	r0
    201c:	0f b6       	in	r0, 0x3f	; 63
    201e:	0f 92       	push	r0
    2020:	11 24       	eor	r1, r1
    2022:	08 b6       	in	r0, 0x38	; 56
    2024:	0f 92       	push	r0
    2026:	18 be       	out	0x38, r1	; 56
    2028:	09 b6       	in	r0, 0x39	; 57
    202a:	0f 92       	push	r0
    202c:	19 be       	out	0x39, r1	; 57
    202e:	0b b6       	in	r0, 0x3b	; 59
    2030:	0f 92       	push	r0
    2032:	1b be       	out	0x3b, r1	; 59
    2034:	2f 93       	push	r18
    2036:	3f 93       	push	r19
    2038:	4f 93       	push	r20
    203a:	5f 93       	push	r21
    203c:	6f 93       	push	r22
    203e:	7f 93       	push	r23
    2040:	8f 93       	push	r24
    2042:	9f 93       	push	r25
    2044:	af 93       	push	r26
    2046:	bf 93       	push	r27
    2048:	ef 93       	push	r30
    204a:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    204c:	e0 91 0d 21 	lds	r30, 0x210D	; 0x80210d <tc_tce0_ovf_callback>
    2050:	f0 91 0e 21 	lds	r31, 0x210E	; 0x80210e <tc_tce0_ovf_callback+0x1>
    2054:	30 97       	sbiw	r30, 0x00	; 0
    2056:	09 f0       	breq	.+2      	; 0x205a <__vector_47+0x42>
		tc_tce0_ovf_callback();
    2058:	19 95       	eicall
	}
}
    205a:	ff 91       	pop	r31
    205c:	ef 91       	pop	r30
    205e:	bf 91       	pop	r27
    2060:	af 91       	pop	r26
    2062:	9f 91       	pop	r25
    2064:	8f 91       	pop	r24
    2066:	7f 91       	pop	r23
    2068:	6f 91       	pop	r22
    206a:	5f 91       	pop	r21
    206c:	4f 91       	pop	r20
    206e:	3f 91       	pop	r19
    2070:	2f 91       	pop	r18
    2072:	0f 90       	pop	r0
    2074:	0b be       	out	0x3b, r0	; 59
    2076:	0f 90       	pop	r0
    2078:	09 be       	out	0x39, r0	; 57
    207a:	0f 90       	pop	r0
    207c:	08 be       	out	0x38, r0	; 56
    207e:	0f 90       	pop	r0
    2080:	0f be       	out	0x3f, r0	; 63
    2082:	0f 90       	pop	r0
    2084:	1f 90       	pop	r1
    2086:	18 95       	reti

00002088 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    2088:	1f 92       	push	r1
    208a:	0f 92       	push	r0
    208c:	0f b6       	in	r0, 0x3f	; 63
    208e:	0f 92       	push	r0
    2090:	11 24       	eor	r1, r1
    2092:	08 b6       	in	r0, 0x38	; 56
    2094:	0f 92       	push	r0
    2096:	18 be       	out	0x38, r1	; 56
    2098:	09 b6       	in	r0, 0x39	; 57
    209a:	0f 92       	push	r0
    209c:	19 be       	out	0x39, r1	; 57
    209e:	0b b6       	in	r0, 0x3b	; 59
    20a0:	0f 92       	push	r0
    20a2:	1b be       	out	0x3b, r1	; 59
    20a4:	2f 93       	push	r18
    20a6:	3f 93       	push	r19
    20a8:	4f 93       	push	r20
    20aa:	5f 93       	push	r21
    20ac:	6f 93       	push	r22
    20ae:	7f 93       	push	r23
    20b0:	8f 93       	push	r24
    20b2:	9f 93       	push	r25
    20b4:	af 93       	push	r26
    20b6:	bf 93       	push	r27
    20b8:	ef 93       	push	r30
    20ba:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    20bc:	e0 91 0b 21 	lds	r30, 0x210B	; 0x80210b <tc_tce0_err_callback>
    20c0:	f0 91 0c 21 	lds	r31, 0x210C	; 0x80210c <tc_tce0_err_callback+0x1>
    20c4:	30 97       	sbiw	r30, 0x00	; 0
    20c6:	09 f0       	breq	.+2      	; 0x20ca <__vector_48+0x42>
		tc_tce0_err_callback();
    20c8:	19 95       	eicall
	}
}
    20ca:	ff 91       	pop	r31
    20cc:	ef 91       	pop	r30
    20ce:	bf 91       	pop	r27
    20d0:	af 91       	pop	r26
    20d2:	9f 91       	pop	r25
    20d4:	8f 91       	pop	r24
    20d6:	7f 91       	pop	r23
    20d8:	6f 91       	pop	r22
    20da:	5f 91       	pop	r21
    20dc:	4f 91       	pop	r20
    20de:	3f 91       	pop	r19
    20e0:	2f 91       	pop	r18
    20e2:	0f 90       	pop	r0
    20e4:	0b be       	out	0x3b, r0	; 59
    20e6:	0f 90       	pop	r0
    20e8:	09 be       	out	0x39, r0	; 57
    20ea:	0f 90       	pop	r0
    20ec:	08 be       	out	0x38, r0	; 56
    20ee:	0f 90       	pop	r0
    20f0:	0f be       	out	0x3f, r0	; 63
    20f2:	0f 90       	pop	r0
    20f4:	1f 90       	pop	r1
    20f6:	18 95       	reti

000020f8 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    20f8:	1f 92       	push	r1
    20fa:	0f 92       	push	r0
    20fc:	0f b6       	in	r0, 0x3f	; 63
    20fe:	0f 92       	push	r0
    2100:	11 24       	eor	r1, r1
    2102:	08 b6       	in	r0, 0x38	; 56
    2104:	0f 92       	push	r0
    2106:	18 be       	out	0x38, r1	; 56
    2108:	09 b6       	in	r0, 0x39	; 57
    210a:	0f 92       	push	r0
    210c:	19 be       	out	0x39, r1	; 57
    210e:	0b b6       	in	r0, 0x3b	; 59
    2110:	0f 92       	push	r0
    2112:	1b be       	out	0x3b, r1	; 59
    2114:	2f 93       	push	r18
    2116:	3f 93       	push	r19
    2118:	4f 93       	push	r20
    211a:	5f 93       	push	r21
    211c:	6f 93       	push	r22
    211e:	7f 93       	push	r23
    2120:	8f 93       	push	r24
    2122:	9f 93       	push	r25
    2124:	af 93       	push	r26
    2126:	bf 93       	push	r27
    2128:	ef 93       	push	r30
    212a:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    212c:	e0 91 09 21 	lds	r30, 0x2109	; 0x802109 <tc_tce0_cca_callback>
    2130:	f0 91 0a 21 	lds	r31, 0x210A	; 0x80210a <tc_tce0_cca_callback+0x1>
    2134:	30 97       	sbiw	r30, 0x00	; 0
    2136:	09 f0       	breq	.+2      	; 0x213a <__vector_49+0x42>
		tc_tce0_cca_callback();
    2138:	19 95       	eicall
	}
}
    213a:	ff 91       	pop	r31
    213c:	ef 91       	pop	r30
    213e:	bf 91       	pop	r27
    2140:	af 91       	pop	r26
    2142:	9f 91       	pop	r25
    2144:	8f 91       	pop	r24
    2146:	7f 91       	pop	r23
    2148:	6f 91       	pop	r22
    214a:	5f 91       	pop	r21
    214c:	4f 91       	pop	r20
    214e:	3f 91       	pop	r19
    2150:	2f 91       	pop	r18
    2152:	0f 90       	pop	r0
    2154:	0b be       	out	0x3b, r0	; 59
    2156:	0f 90       	pop	r0
    2158:	09 be       	out	0x39, r0	; 57
    215a:	0f 90       	pop	r0
    215c:	08 be       	out	0x38, r0	; 56
    215e:	0f 90       	pop	r0
    2160:	0f be       	out	0x3f, r0	; 63
    2162:	0f 90       	pop	r0
    2164:	1f 90       	pop	r1
    2166:	18 95       	reti

00002168 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    2168:	1f 92       	push	r1
    216a:	0f 92       	push	r0
    216c:	0f b6       	in	r0, 0x3f	; 63
    216e:	0f 92       	push	r0
    2170:	11 24       	eor	r1, r1
    2172:	08 b6       	in	r0, 0x38	; 56
    2174:	0f 92       	push	r0
    2176:	18 be       	out	0x38, r1	; 56
    2178:	09 b6       	in	r0, 0x39	; 57
    217a:	0f 92       	push	r0
    217c:	19 be       	out	0x39, r1	; 57
    217e:	0b b6       	in	r0, 0x3b	; 59
    2180:	0f 92       	push	r0
    2182:	1b be       	out	0x3b, r1	; 59
    2184:	2f 93       	push	r18
    2186:	3f 93       	push	r19
    2188:	4f 93       	push	r20
    218a:	5f 93       	push	r21
    218c:	6f 93       	push	r22
    218e:	7f 93       	push	r23
    2190:	8f 93       	push	r24
    2192:	9f 93       	push	r25
    2194:	af 93       	push	r26
    2196:	bf 93       	push	r27
    2198:	ef 93       	push	r30
    219a:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    219c:	e0 91 07 21 	lds	r30, 0x2107	; 0x802107 <tc_tce0_ccb_callback>
    21a0:	f0 91 08 21 	lds	r31, 0x2108	; 0x802108 <tc_tce0_ccb_callback+0x1>
    21a4:	30 97       	sbiw	r30, 0x00	; 0
    21a6:	09 f0       	breq	.+2      	; 0x21aa <__vector_50+0x42>
		tc_tce0_ccb_callback();
    21a8:	19 95       	eicall
	}
}
    21aa:	ff 91       	pop	r31
    21ac:	ef 91       	pop	r30
    21ae:	bf 91       	pop	r27
    21b0:	af 91       	pop	r26
    21b2:	9f 91       	pop	r25
    21b4:	8f 91       	pop	r24
    21b6:	7f 91       	pop	r23
    21b8:	6f 91       	pop	r22
    21ba:	5f 91       	pop	r21
    21bc:	4f 91       	pop	r20
    21be:	3f 91       	pop	r19
    21c0:	2f 91       	pop	r18
    21c2:	0f 90       	pop	r0
    21c4:	0b be       	out	0x3b, r0	; 59
    21c6:	0f 90       	pop	r0
    21c8:	09 be       	out	0x39, r0	; 57
    21ca:	0f 90       	pop	r0
    21cc:	08 be       	out	0x38, r0	; 56
    21ce:	0f 90       	pop	r0
    21d0:	0f be       	out	0x3f, r0	; 63
    21d2:	0f 90       	pop	r0
    21d4:	1f 90       	pop	r1
    21d6:	18 95       	reti

000021d8 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    21d8:	1f 92       	push	r1
    21da:	0f 92       	push	r0
    21dc:	0f b6       	in	r0, 0x3f	; 63
    21de:	0f 92       	push	r0
    21e0:	11 24       	eor	r1, r1
    21e2:	08 b6       	in	r0, 0x38	; 56
    21e4:	0f 92       	push	r0
    21e6:	18 be       	out	0x38, r1	; 56
    21e8:	09 b6       	in	r0, 0x39	; 57
    21ea:	0f 92       	push	r0
    21ec:	19 be       	out	0x39, r1	; 57
    21ee:	0b b6       	in	r0, 0x3b	; 59
    21f0:	0f 92       	push	r0
    21f2:	1b be       	out	0x3b, r1	; 59
    21f4:	2f 93       	push	r18
    21f6:	3f 93       	push	r19
    21f8:	4f 93       	push	r20
    21fa:	5f 93       	push	r21
    21fc:	6f 93       	push	r22
    21fe:	7f 93       	push	r23
    2200:	8f 93       	push	r24
    2202:	9f 93       	push	r25
    2204:	af 93       	push	r26
    2206:	bf 93       	push	r27
    2208:	ef 93       	push	r30
    220a:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    220c:	e0 91 05 21 	lds	r30, 0x2105	; 0x802105 <tc_tce0_ccc_callback>
    2210:	f0 91 06 21 	lds	r31, 0x2106	; 0x802106 <tc_tce0_ccc_callback+0x1>
    2214:	30 97       	sbiw	r30, 0x00	; 0
    2216:	09 f0       	breq	.+2      	; 0x221a <__vector_51+0x42>
		tc_tce0_ccc_callback();
    2218:	19 95       	eicall
	}
}
    221a:	ff 91       	pop	r31
    221c:	ef 91       	pop	r30
    221e:	bf 91       	pop	r27
    2220:	af 91       	pop	r26
    2222:	9f 91       	pop	r25
    2224:	8f 91       	pop	r24
    2226:	7f 91       	pop	r23
    2228:	6f 91       	pop	r22
    222a:	5f 91       	pop	r21
    222c:	4f 91       	pop	r20
    222e:	3f 91       	pop	r19
    2230:	2f 91       	pop	r18
    2232:	0f 90       	pop	r0
    2234:	0b be       	out	0x3b, r0	; 59
    2236:	0f 90       	pop	r0
    2238:	09 be       	out	0x39, r0	; 57
    223a:	0f 90       	pop	r0
    223c:	08 be       	out	0x38, r0	; 56
    223e:	0f 90       	pop	r0
    2240:	0f be       	out	0x3f, r0	; 63
    2242:	0f 90       	pop	r0
    2244:	1f 90       	pop	r1
    2246:	18 95       	reti

00002248 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    2248:	1f 92       	push	r1
    224a:	0f 92       	push	r0
    224c:	0f b6       	in	r0, 0x3f	; 63
    224e:	0f 92       	push	r0
    2250:	11 24       	eor	r1, r1
    2252:	08 b6       	in	r0, 0x38	; 56
    2254:	0f 92       	push	r0
    2256:	18 be       	out	0x38, r1	; 56
    2258:	09 b6       	in	r0, 0x39	; 57
    225a:	0f 92       	push	r0
    225c:	19 be       	out	0x39, r1	; 57
    225e:	0b b6       	in	r0, 0x3b	; 59
    2260:	0f 92       	push	r0
    2262:	1b be       	out	0x3b, r1	; 59
    2264:	2f 93       	push	r18
    2266:	3f 93       	push	r19
    2268:	4f 93       	push	r20
    226a:	5f 93       	push	r21
    226c:	6f 93       	push	r22
    226e:	7f 93       	push	r23
    2270:	8f 93       	push	r24
    2272:	9f 93       	push	r25
    2274:	af 93       	push	r26
    2276:	bf 93       	push	r27
    2278:	ef 93       	push	r30
    227a:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    227c:	e0 91 03 21 	lds	r30, 0x2103	; 0x802103 <tc_tce0_ccd_callback>
    2280:	f0 91 04 21 	lds	r31, 0x2104	; 0x802104 <tc_tce0_ccd_callback+0x1>
    2284:	30 97       	sbiw	r30, 0x00	; 0
    2286:	09 f0       	breq	.+2      	; 0x228a <__vector_52+0x42>
		tc_tce0_ccd_callback();
    2288:	19 95       	eicall
	}
}
    228a:	ff 91       	pop	r31
    228c:	ef 91       	pop	r30
    228e:	bf 91       	pop	r27
    2290:	af 91       	pop	r26
    2292:	9f 91       	pop	r25
    2294:	8f 91       	pop	r24
    2296:	7f 91       	pop	r23
    2298:	6f 91       	pop	r22
    229a:	5f 91       	pop	r21
    229c:	4f 91       	pop	r20
    229e:	3f 91       	pop	r19
    22a0:	2f 91       	pop	r18
    22a2:	0f 90       	pop	r0
    22a4:	0b be       	out	0x3b, r0	; 59
    22a6:	0f 90       	pop	r0
    22a8:	09 be       	out	0x39, r0	; 57
    22aa:	0f 90       	pop	r0
    22ac:	08 be       	out	0x38, r0	; 56
    22ae:	0f 90       	pop	r0
    22b0:	0f be       	out	0x3f, r0	; 63
    22b2:	0f 90       	pop	r0
    22b4:	1f 90       	pop	r1
    22b6:	18 95       	reti

000022b8 <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    22b8:	1f 92       	push	r1
    22ba:	0f 92       	push	r0
    22bc:	0f b6       	in	r0, 0x3f	; 63
    22be:	0f 92       	push	r0
    22c0:	11 24       	eor	r1, r1
    22c2:	08 b6       	in	r0, 0x38	; 56
    22c4:	0f 92       	push	r0
    22c6:	18 be       	out	0x38, r1	; 56
    22c8:	09 b6       	in	r0, 0x39	; 57
    22ca:	0f 92       	push	r0
    22cc:	19 be       	out	0x39, r1	; 57
    22ce:	0b b6       	in	r0, 0x3b	; 59
    22d0:	0f 92       	push	r0
    22d2:	1b be       	out	0x3b, r1	; 59
    22d4:	2f 93       	push	r18
    22d6:	3f 93       	push	r19
    22d8:	4f 93       	push	r20
    22da:	5f 93       	push	r21
    22dc:	6f 93       	push	r22
    22de:	7f 93       	push	r23
    22e0:	8f 93       	push	r24
    22e2:	9f 93       	push	r25
    22e4:	af 93       	push	r26
    22e6:	bf 93       	push	r27
    22e8:	ef 93       	push	r30
    22ea:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    22ec:	e0 91 01 21 	lds	r30, 0x2101	; 0x802101 <tc_tce1_ovf_callback>
    22f0:	f0 91 02 21 	lds	r31, 0x2102	; 0x802102 <tc_tce1_ovf_callback+0x1>
    22f4:	30 97       	sbiw	r30, 0x00	; 0
    22f6:	09 f0       	breq	.+2      	; 0x22fa <__vector_53+0x42>
		tc_tce1_ovf_callback();
    22f8:	19 95       	eicall
	}
}
    22fa:	ff 91       	pop	r31
    22fc:	ef 91       	pop	r30
    22fe:	bf 91       	pop	r27
    2300:	af 91       	pop	r26
    2302:	9f 91       	pop	r25
    2304:	8f 91       	pop	r24
    2306:	7f 91       	pop	r23
    2308:	6f 91       	pop	r22
    230a:	5f 91       	pop	r21
    230c:	4f 91       	pop	r20
    230e:	3f 91       	pop	r19
    2310:	2f 91       	pop	r18
    2312:	0f 90       	pop	r0
    2314:	0b be       	out	0x3b, r0	; 59
    2316:	0f 90       	pop	r0
    2318:	09 be       	out	0x39, r0	; 57
    231a:	0f 90       	pop	r0
    231c:	08 be       	out	0x38, r0	; 56
    231e:	0f 90       	pop	r0
    2320:	0f be       	out	0x3f, r0	; 63
    2322:	0f 90       	pop	r0
    2324:	1f 90       	pop	r1
    2326:	18 95       	reti

00002328 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    2328:	1f 92       	push	r1
    232a:	0f 92       	push	r0
    232c:	0f b6       	in	r0, 0x3f	; 63
    232e:	0f 92       	push	r0
    2330:	11 24       	eor	r1, r1
    2332:	08 b6       	in	r0, 0x38	; 56
    2334:	0f 92       	push	r0
    2336:	18 be       	out	0x38, r1	; 56
    2338:	09 b6       	in	r0, 0x39	; 57
    233a:	0f 92       	push	r0
    233c:	19 be       	out	0x39, r1	; 57
    233e:	0b b6       	in	r0, 0x3b	; 59
    2340:	0f 92       	push	r0
    2342:	1b be       	out	0x3b, r1	; 59
    2344:	2f 93       	push	r18
    2346:	3f 93       	push	r19
    2348:	4f 93       	push	r20
    234a:	5f 93       	push	r21
    234c:	6f 93       	push	r22
    234e:	7f 93       	push	r23
    2350:	8f 93       	push	r24
    2352:	9f 93       	push	r25
    2354:	af 93       	push	r26
    2356:	bf 93       	push	r27
    2358:	ef 93       	push	r30
    235a:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    235c:	e0 91 ff 20 	lds	r30, 0x20FF	; 0x8020ff <tc_tce1_err_callback>
    2360:	f0 91 00 21 	lds	r31, 0x2100	; 0x802100 <tc_tce1_err_callback+0x1>
    2364:	30 97       	sbiw	r30, 0x00	; 0
    2366:	09 f0       	breq	.+2      	; 0x236a <__vector_54+0x42>
		tc_tce1_err_callback();
    2368:	19 95       	eicall
	}
}
    236a:	ff 91       	pop	r31
    236c:	ef 91       	pop	r30
    236e:	bf 91       	pop	r27
    2370:	af 91       	pop	r26
    2372:	9f 91       	pop	r25
    2374:	8f 91       	pop	r24
    2376:	7f 91       	pop	r23
    2378:	6f 91       	pop	r22
    237a:	5f 91       	pop	r21
    237c:	4f 91       	pop	r20
    237e:	3f 91       	pop	r19
    2380:	2f 91       	pop	r18
    2382:	0f 90       	pop	r0
    2384:	0b be       	out	0x3b, r0	; 59
    2386:	0f 90       	pop	r0
    2388:	09 be       	out	0x39, r0	; 57
    238a:	0f 90       	pop	r0
    238c:	08 be       	out	0x38, r0	; 56
    238e:	0f 90       	pop	r0
    2390:	0f be       	out	0x3f, r0	; 63
    2392:	0f 90       	pop	r0
    2394:	1f 90       	pop	r1
    2396:	18 95       	reti

00002398 <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    2398:	1f 92       	push	r1
    239a:	0f 92       	push	r0
    239c:	0f b6       	in	r0, 0x3f	; 63
    239e:	0f 92       	push	r0
    23a0:	11 24       	eor	r1, r1
    23a2:	08 b6       	in	r0, 0x38	; 56
    23a4:	0f 92       	push	r0
    23a6:	18 be       	out	0x38, r1	; 56
    23a8:	09 b6       	in	r0, 0x39	; 57
    23aa:	0f 92       	push	r0
    23ac:	19 be       	out	0x39, r1	; 57
    23ae:	0b b6       	in	r0, 0x3b	; 59
    23b0:	0f 92       	push	r0
    23b2:	1b be       	out	0x3b, r1	; 59
    23b4:	2f 93       	push	r18
    23b6:	3f 93       	push	r19
    23b8:	4f 93       	push	r20
    23ba:	5f 93       	push	r21
    23bc:	6f 93       	push	r22
    23be:	7f 93       	push	r23
    23c0:	8f 93       	push	r24
    23c2:	9f 93       	push	r25
    23c4:	af 93       	push	r26
    23c6:	bf 93       	push	r27
    23c8:	ef 93       	push	r30
    23ca:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    23cc:	e0 91 fd 20 	lds	r30, 0x20FD	; 0x8020fd <tc_tce1_cca_callback>
    23d0:	f0 91 fe 20 	lds	r31, 0x20FE	; 0x8020fe <tc_tce1_cca_callback+0x1>
    23d4:	30 97       	sbiw	r30, 0x00	; 0
    23d6:	09 f0       	breq	.+2      	; 0x23da <__vector_55+0x42>
		tc_tce1_cca_callback();
    23d8:	19 95       	eicall
	}
}
    23da:	ff 91       	pop	r31
    23dc:	ef 91       	pop	r30
    23de:	bf 91       	pop	r27
    23e0:	af 91       	pop	r26
    23e2:	9f 91       	pop	r25
    23e4:	8f 91       	pop	r24
    23e6:	7f 91       	pop	r23
    23e8:	6f 91       	pop	r22
    23ea:	5f 91       	pop	r21
    23ec:	4f 91       	pop	r20
    23ee:	3f 91       	pop	r19
    23f0:	2f 91       	pop	r18
    23f2:	0f 90       	pop	r0
    23f4:	0b be       	out	0x3b, r0	; 59
    23f6:	0f 90       	pop	r0
    23f8:	09 be       	out	0x39, r0	; 57
    23fa:	0f 90       	pop	r0
    23fc:	08 be       	out	0x38, r0	; 56
    23fe:	0f 90       	pop	r0
    2400:	0f be       	out	0x3f, r0	; 63
    2402:	0f 90       	pop	r0
    2404:	1f 90       	pop	r1
    2406:	18 95       	reti

00002408 <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    2408:	1f 92       	push	r1
    240a:	0f 92       	push	r0
    240c:	0f b6       	in	r0, 0x3f	; 63
    240e:	0f 92       	push	r0
    2410:	11 24       	eor	r1, r1
    2412:	08 b6       	in	r0, 0x38	; 56
    2414:	0f 92       	push	r0
    2416:	18 be       	out	0x38, r1	; 56
    2418:	09 b6       	in	r0, 0x39	; 57
    241a:	0f 92       	push	r0
    241c:	19 be       	out	0x39, r1	; 57
    241e:	0b b6       	in	r0, 0x3b	; 59
    2420:	0f 92       	push	r0
    2422:	1b be       	out	0x3b, r1	; 59
    2424:	2f 93       	push	r18
    2426:	3f 93       	push	r19
    2428:	4f 93       	push	r20
    242a:	5f 93       	push	r21
    242c:	6f 93       	push	r22
    242e:	7f 93       	push	r23
    2430:	8f 93       	push	r24
    2432:	9f 93       	push	r25
    2434:	af 93       	push	r26
    2436:	bf 93       	push	r27
    2438:	ef 93       	push	r30
    243a:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    243c:	e0 91 fb 20 	lds	r30, 0x20FB	; 0x8020fb <tc_tce1_ccb_callback>
    2440:	f0 91 fc 20 	lds	r31, 0x20FC	; 0x8020fc <tc_tce1_ccb_callback+0x1>
    2444:	30 97       	sbiw	r30, 0x00	; 0
    2446:	09 f0       	breq	.+2      	; 0x244a <__vector_56+0x42>
		tc_tce1_ccb_callback();
    2448:	19 95       	eicall
	}
}
    244a:	ff 91       	pop	r31
    244c:	ef 91       	pop	r30
    244e:	bf 91       	pop	r27
    2450:	af 91       	pop	r26
    2452:	9f 91       	pop	r25
    2454:	8f 91       	pop	r24
    2456:	7f 91       	pop	r23
    2458:	6f 91       	pop	r22
    245a:	5f 91       	pop	r21
    245c:	4f 91       	pop	r20
    245e:	3f 91       	pop	r19
    2460:	2f 91       	pop	r18
    2462:	0f 90       	pop	r0
    2464:	0b be       	out	0x3b, r0	; 59
    2466:	0f 90       	pop	r0
    2468:	09 be       	out	0x39, r0	; 57
    246a:	0f 90       	pop	r0
    246c:	08 be       	out	0x38, r0	; 56
    246e:	0f 90       	pop	r0
    2470:	0f be       	out	0x3f, r0	; 63
    2472:	0f 90       	pop	r0
    2474:	1f 90       	pop	r1
    2476:	18 95       	reti

00002478 <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    2478:	1f 92       	push	r1
    247a:	0f 92       	push	r0
    247c:	0f b6       	in	r0, 0x3f	; 63
    247e:	0f 92       	push	r0
    2480:	11 24       	eor	r1, r1
    2482:	08 b6       	in	r0, 0x38	; 56
    2484:	0f 92       	push	r0
    2486:	18 be       	out	0x38, r1	; 56
    2488:	09 b6       	in	r0, 0x39	; 57
    248a:	0f 92       	push	r0
    248c:	19 be       	out	0x39, r1	; 57
    248e:	0b b6       	in	r0, 0x3b	; 59
    2490:	0f 92       	push	r0
    2492:	1b be       	out	0x3b, r1	; 59
    2494:	2f 93       	push	r18
    2496:	3f 93       	push	r19
    2498:	4f 93       	push	r20
    249a:	5f 93       	push	r21
    249c:	6f 93       	push	r22
    249e:	7f 93       	push	r23
    24a0:	8f 93       	push	r24
    24a2:	9f 93       	push	r25
    24a4:	af 93       	push	r26
    24a6:	bf 93       	push	r27
    24a8:	ef 93       	push	r30
    24aa:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    24ac:	e0 91 f9 20 	lds	r30, 0x20F9	; 0x8020f9 <tc_tcf0_ovf_callback>
    24b0:	f0 91 fa 20 	lds	r31, 0x20FA	; 0x8020fa <tc_tcf0_ovf_callback+0x1>
    24b4:	30 97       	sbiw	r30, 0x00	; 0
    24b6:	09 f0       	breq	.+2      	; 0x24ba <__vector_108+0x42>
		tc_tcf0_ovf_callback();
    24b8:	19 95       	eicall
	}
}
    24ba:	ff 91       	pop	r31
    24bc:	ef 91       	pop	r30
    24be:	bf 91       	pop	r27
    24c0:	af 91       	pop	r26
    24c2:	9f 91       	pop	r25
    24c4:	8f 91       	pop	r24
    24c6:	7f 91       	pop	r23
    24c8:	6f 91       	pop	r22
    24ca:	5f 91       	pop	r21
    24cc:	4f 91       	pop	r20
    24ce:	3f 91       	pop	r19
    24d0:	2f 91       	pop	r18
    24d2:	0f 90       	pop	r0
    24d4:	0b be       	out	0x3b, r0	; 59
    24d6:	0f 90       	pop	r0
    24d8:	09 be       	out	0x39, r0	; 57
    24da:	0f 90       	pop	r0
    24dc:	08 be       	out	0x38, r0	; 56
    24de:	0f 90       	pop	r0
    24e0:	0f be       	out	0x3f, r0	; 63
    24e2:	0f 90       	pop	r0
    24e4:	1f 90       	pop	r1
    24e6:	18 95       	reti

000024e8 <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    24e8:	1f 92       	push	r1
    24ea:	0f 92       	push	r0
    24ec:	0f b6       	in	r0, 0x3f	; 63
    24ee:	0f 92       	push	r0
    24f0:	11 24       	eor	r1, r1
    24f2:	08 b6       	in	r0, 0x38	; 56
    24f4:	0f 92       	push	r0
    24f6:	18 be       	out	0x38, r1	; 56
    24f8:	09 b6       	in	r0, 0x39	; 57
    24fa:	0f 92       	push	r0
    24fc:	19 be       	out	0x39, r1	; 57
    24fe:	0b b6       	in	r0, 0x3b	; 59
    2500:	0f 92       	push	r0
    2502:	1b be       	out	0x3b, r1	; 59
    2504:	2f 93       	push	r18
    2506:	3f 93       	push	r19
    2508:	4f 93       	push	r20
    250a:	5f 93       	push	r21
    250c:	6f 93       	push	r22
    250e:	7f 93       	push	r23
    2510:	8f 93       	push	r24
    2512:	9f 93       	push	r25
    2514:	af 93       	push	r26
    2516:	bf 93       	push	r27
    2518:	ef 93       	push	r30
    251a:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    251c:	e0 91 f7 20 	lds	r30, 0x20F7	; 0x8020f7 <tc_tcf0_err_callback>
    2520:	f0 91 f8 20 	lds	r31, 0x20F8	; 0x8020f8 <tc_tcf0_err_callback+0x1>
    2524:	30 97       	sbiw	r30, 0x00	; 0
    2526:	09 f0       	breq	.+2      	; 0x252a <__vector_109+0x42>
		tc_tcf0_err_callback();
    2528:	19 95       	eicall
	}
}
    252a:	ff 91       	pop	r31
    252c:	ef 91       	pop	r30
    252e:	bf 91       	pop	r27
    2530:	af 91       	pop	r26
    2532:	9f 91       	pop	r25
    2534:	8f 91       	pop	r24
    2536:	7f 91       	pop	r23
    2538:	6f 91       	pop	r22
    253a:	5f 91       	pop	r21
    253c:	4f 91       	pop	r20
    253e:	3f 91       	pop	r19
    2540:	2f 91       	pop	r18
    2542:	0f 90       	pop	r0
    2544:	0b be       	out	0x3b, r0	; 59
    2546:	0f 90       	pop	r0
    2548:	09 be       	out	0x39, r0	; 57
    254a:	0f 90       	pop	r0
    254c:	08 be       	out	0x38, r0	; 56
    254e:	0f 90       	pop	r0
    2550:	0f be       	out	0x3f, r0	; 63
    2552:	0f 90       	pop	r0
    2554:	1f 90       	pop	r1
    2556:	18 95       	reti

00002558 <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    2558:	1f 92       	push	r1
    255a:	0f 92       	push	r0
    255c:	0f b6       	in	r0, 0x3f	; 63
    255e:	0f 92       	push	r0
    2560:	11 24       	eor	r1, r1
    2562:	08 b6       	in	r0, 0x38	; 56
    2564:	0f 92       	push	r0
    2566:	18 be       	out	0x38, r1	; 56
    2568:	09 b6       	in	r0, 0x39	; 57
    256a:	0f 92       	push	r0
    256c:	19 be       	out	0x39, r1	; 57
    256e:	0b b6       	in	r0, 0x3b	; 59
    2570:	0f 92       	push	r0
    2572:	1b be       	out	0x3b, r1	; 59
    2574:	2f 93       	push	r18
    2576:	3f 93       	push	r19
    2578:	4f 93       	push	r20
    257a:	5f 93       	push	r21
    257c:	6f 93       	push	r22
    257e:	7f 93       	push	r23
    2580:	8f 93       	push	r24
    2582:	9f 93       	push	r25
    2584:	af 93       	push	r26
    2586:	bf 93       	push	r27
    2588:	ef 93       	push	r30
    258a:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    258c:	e0 91 f5 20 	lds	r30, 0x20F5	; 0x8020f5 <tc_tcf0_cca_callback>
    2590:	f0 91 f6 20 	lds	r31, 0x20F6	; 0x8020f6 <tc_tcf0_cca_callback+0x1>
    2594:	30 97       	sbiw	r30, 0x00	; 0
    2596:	09 f0       	breq	.+2      	; 0x259a <__vector_110+0x42>
		tc_tcf0_cca_callback();
    2598:	19 95       	eicall
	}
}
    259a:	ff 91       	pop	r31
    259c:	ef 91       	pop	r30
    259e:	bf 91       	pop	r27
    25a0:	af 91       	pop	r26
    25a2:	9f 91       	pop	r25
    25a4:	8f 91       	pop	r24
    25a6:	7f 91       	pop	r23
    25a8:	6f 91       	pop	r22
    25aa:	5f 91       	pop	r21
    25ac:	4f 91       	pop	r20
    25ae:	3f 91       	pop	r19
    25b0:	2f 91       	pop	r18
    25b2:	0f 90       	pop	r0
    25b4:	0b be       	out	0x3b, r0	; 59
    25b6:	0f 90       	pop	r0
    25b8:	09 be       	out	0x39, r0	; 57
    25ba:	0f 90       	pop	r0
    25bc:	08 be       	out	0x38, r0	; 56
    25be:	0f 90       	pop	r0
    25c0:	0f be       	out	0x3f, r0	; 63
    25c2:	0f 90       	pop	r0
    25c4:	1f 90       	pop	r1
    25c6:	18 95       	reti

000025c8 <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    25c8:	1f 92       	push	r1
    25ca:	0f 92       	push	r0
    25cc:	0f b6       	in	r0, 0x3f	; 63
    25ce:	0f 92       	push	r0
    25d0:	11 24       	eor	r1, r1
    25d2:	08 b6       	in	r0, 0x38	; 56
    25d4:	0f 92       	push	r0
    25d6:	18 be       	out	0x38, r1	; 56
    25d8:	09 b6       	in	r0, 0x39	; 57
    25da:	0f 92       	push	r0
    25dc:	19 be       	out	0x39, r1	; 57
    25de:	0b b6       	in	r0, 0x3b	; 59
    25e0:	0f 92       	push	r0
    25e2:	1b be       	out	0x3b, r1	; 59
    25e4:	2f 93       	push	r18
    25e6:	3f 93       	push	r19
    25e8:	4f 93       	push	r20
    25ea:	5f 93       	push	r21
    25ec:	6f 93       	push	r22
    25ee:	7f 93       	push	r23
    25f0:	8f 93       	push	r24
    25f2:	9f 93       	push	r25
    25f4:	af 93       	push	r26
    25f6:	bf 93       	push	r27
    25f8:	ef 93       	push	r30
    25fa:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    25fc:	e0 91 f3 20 	lds	r30, 0x20F3	; 0x8020f3 <tc_tcf0_ccb_callback>
    2600:	f0 91 f4 20 	lds	r31, 0x20F4	; 0x8020f4 <tc_tcf0_ccb_callback+0x1>
    2604:	30 97       	sbiw	r30, 0x00	; 0
    2606:	09 f0       	breq	.+2      	; 0x260a <__vector_111+0x42>
		tc_tcf0_ccb_callback();
    2608:	19 95       	eicall
	}
}
    260a:	ff 91       	pop	r31
    260c:	ef 91       	pop	r30
    260e:	bf 91       	pop	r27
    2610:	af 91       	pop	r26
    2612:	9f 91       	pop	r25
    2614:	8f 91       	pop	r24
    2616:	7f 91       	pop	r23
    2618:	6f 91       	pop	r22
    261a:	5f 91       	pop	r21
    261c:	4f 91       	pop	r20
    261e:	3f 91       	pop	r19
    2620:	2f 91       	pop	r18
    2622:	0f 90       	pop	r0
    2624:	0b be       	out	0x3b, r0	; 59
    2626:	0f 90       	pop	r0
    2628:	09 be       	out	0x39, r0	; 57
    262a:	0f 90       	pop	r0
    262c:	08 be       	out	0x38, r0	; 56
    262e:	0f 90       	pop	r0
    2630:	0f be       	out	0x3f, r0	; 63
    2632:	0f 90       	pop	r0
    2634:	1f 90       	pop	r1
    2636:	18 95       	reti

00002638 <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    2638:	1f 92       	push	r1
    263a:	0f 92       	push	r0
    263c:	0f b6       	in	r0, 0x3f	; 63
    263e:	0f 92       	push	r0
    2640:	11 24       	eor	r1, r1
    2642:	08 b6       	in	r0, 0x38	; 56
    2644:	0f 92       	push	r0
    2646:	18 be       	out	0x38, r1	; 56
    2648:	09 b6       	in	r0, 0x39	; 57
    264a:	0f 92       	push	r0
    264c:	19 be       	out	0x39, r1	; 57
    264e:	0b b6       	in	r0, 0x3b	; 59
    2650:	0f 92       	push	r0
    2652:	1b be       	out	0x3b, r1	; 59
    2654:	2f 93       	push	r18
    2656:	3f 93       	push	r19
    2658:	4f 93       	push	r20
    265a:	5f 93       	push	r21
    265c:	6f 93       	push	r22
    265e:	7f 93       	push	r23
    2660:	8f 93       	push	r24
    2662:	9f 93       	push	r25
    2664:	af 93       	push	r26
    2666:	bf 93       	push	r27
    2668:	ef 93       	push	r30
    266a:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    266c:	e0 91 f1 20 	lds	r30, 0x20F1	; 0x8020f1 <tc_tcf0_ccc_callback>
    2670:	f0 91 f2 20 	lds	r31, 0x20F2	; 0x8020f2 <tc_tcf0_ccc_callback+0x1>
    2674:	30 97       	sbiw	r30, 0x00	; 0
    2676:	09 f0       	breq	.+2      	; 0x267a <__vector_112+0x42>
		tc_tcf0_ccc_callback();
    2678:	19 95       	eicall
	}
}
    267a:	ff 91       	pop	r31
    267c:	ef 91       	pop	r30
    267e:	bf 91       	pop	r27
    2680:	af 91       	pop	r26
    2682:	9f 91       	pop	r25
    2684:	8f 91       	pop	r24
    2686:	7f 91       	pop	r23
    2688:	6f 91       	pop	r22
    268a:	5f 91       	pop	r21
    268c:	4f 91       	pop	r20
    268e:	3f 91       	pop	r19
    2690:	2f 91       	pop	r18
    2692:	0f 90       	pop	r0
    2694:	0b be       	out	0x3b, r0	; 59
    2696:	0f 90       	pop	r0
    2698:	09 be       	out	0x39, r0	; 57
    269a:	0f 90       	pop	r0
    269c:	08 be       	out	0x38, r0	; 56
    269e:	0f 90       	pop	r0
    26a0:	0f be       	out	0x3f, r0	; 63
    26a2:	0f 90       	pop	r0
    26a4:	1f 90       	pop	r1
    26a6:	18 95       	reti

000026a8 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    26a8:	1f 92       	push	r1
    26aa:	0f 92       	push	r0
    26ac:	0f b6       	in	r0, 0x3f	; 63
    26ae:	0f 92       	push	r0
    26b0:	11 24       	eor	r1, r1
    26b2:	08 b6       	in	r0, 0x38	; 56
    26b4:	0f 92       	push	r0
    26b6:	18 be       	out	0x38, r1	; 56
    26b8:	09 b6       	in	r0, 0x39	; 57
    26ba:	0f 92       	push	r0
    26bc:	19 be       	out	0x39, r1	; 57
    26be:	0b b6       	in	r0, 0x3b	; 59
    26c0:	0f 92       	push	r0
    26c2:	1b be       	out	0x3b, r1	; 59
    26c4:	2f 93       	push	r18
    26c6:	3f 93       	push	r19
    26c8:	4f 93       	push	r20
    26ca:	5f 93       	push	r21
    26cc:	6f 93       	push	r22
    26ce:	7f 93       	push	r23
    26d0:	8f 93       	push	r24
    26d2:	9f 93       	push	r25
    26d4:	af 93       	push	r26
    26d6:	bf 93       	push	r27
    26d8:	ef 93       	push	r30
    26da:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    26dc:	e0 91 ef 20 	lds	r30, 0x20EF	; 0x8020ef <tc_tcf0_ccd_callback>
    26e0:	f0 91 f0 20 	lds	r31, 0x20F0	; 0x8020f0 <tc_tcf0_ccd_callback+0x1>
    26e4:	30 97       	sbiw	r30, 0x00	; 0
    26e6:	09 f0       	breq	.+2      	; 0x26ea <__vector_113+0x42>
		tc_tcf0_ccd_callback();
    26e8:	19 95       	eicall
	}
}
    26ea:	ff 91       	pop	r31
    26ec:	ef 91       	pop	r30
    26ee:	bf 91       	pop	r27
    26f0:	af 91       	pop	r26
    26f2:	9f 91       	pop	r25
    26f4:	8f 91       	pop	r24
    26f6:	7f 91       	pop	r23
    26f8:	6f 91       	pop	r22
    26fa:	5f 91       	pop	r21
    26fc:	4f 91       	pop	r20
    26fe:	3f 91       	pop	r19
    2700:	2f 91       	pop	r18
    2702:	0f 90       	pop	r0
    2704:	0b be       	out	0x3b, r0	; 59
    2706:	0f 90       	pop	r0
    2708:	09 be       	out	0x39, r0	; 57
    270a:	0f 90       	pop	r0
    270c:	08 be       	out	0x38, r0	; 56
    270e:	0f 90       	pop	r0
    2710:	0f be       	out	0x3f, r0	; 63
    2712:	0f 90       	pop	r0
    2714:	1f 90       	pop	r1
    2716:	18 95       	reti

00002718 <__vector_114>:
 *
 * This function will handle interrupt on Timer Counter F1 overflow and
 * call the callback function.
 */
ISR(TCF1_OVF_vect)
{
    2718:	1f 92       	push	r1
    271a:	0f 92       	push	r0
    271c:	0f b6       	in	r0, 0x3f	; 63
    271e:	0f 92       	push	r0
    2720:	11 24       	eor	r1, r1
    2722:	08 b6       	in	r0, 0x38	; 56
    2724:	0f 92       	push	r0
    2726:	18 be       	out	0x38, r1	; 56
    2728:	09 b6       	in	r0, 0x39	; 57
    272a:	0f 92       	push	r0
    272c:	19 be       	out	0x39, r1	; 57
    272e:	0b b6       	in	r0, 0x3b	; 59
    2730:	0f 92       	push	r0
    2732:	1b be       	out	0x3b, r1	; 59
    2734:	2f 93       	push	r18
    2736:	3f 93       	push	r19
    2738:	4f 93       	push	r20
    273a:	5f 93       	push	r21
    273c:	6f 93       	push	r22
    273e:	7f 93       	push	r23
    2740:	8f 93       	push	r24
    2742:	9f 93       	push	r25
    2744:	af 93       	push	r26
    2746:	bf 93       	push	r27
    2748:	ef 93       	push	r30
    274a:	ff 93       	push	r31
	if (tc_tcf1_ovf_callback) {
    274c:	e0 91 ed 20 	lds	r30, 0x20ED	; 0x8020ed <tc_tcf1_ovf_callback>
    2750:	f0 91 ee 20 	lds	r31, 0x20EE	; 0x8020ee <tc_tcf1_ovf_callback+0x1>
    2754:	30 97       	sbiw	r30, 0x00	; 0
    2756:	09 f0       	breq	.+2      	; 0x275a <__vector_114+0x42>
		tc_tcf1_ovf_callback();
    2758:	19 95       	eicall
	}
}
    275a:	ff 91       	pop	r31
    275c:	ef 91       	pop	r30
    275e:	bf 91       	pop	r27
    2760:	af 91       	pop	r26
    2762:	9f 91       	pop	r25
    2764:	8f 91       	pop	r24
    2766:	7f 91       	pop	r23
    2768:	6f 91       	pop	r22
    276a:	5f 91       	pop	r21
    276c:	4f 91       	pop	r20
    276e:	3f 91       	pop	r19
    2770:	2f 91       	pop	r18
    2772:	0f 90       	pop	r0
    2774:	0b be       	out	0x3b, r0	; 59
    2776:	0f 90       	pop	r0
    2778:	09 be       	out	0x39, r0	; 57
    277a:	0f 90       	pop	r0
    277c:	08 be       	out	0x38, r0	; 56
    277e:	0f 90       	pop	r0
    2780:	0f be       	out	0x3f, r0	; 63
    2782:	0f 90       	pop	r0
    2784:	1f 90       	pop	r1
    2786:	18 95       	reti

00002788 <__vector_115>:
 *
 * This function will handle interrupt on Timer Counter F1 error and
 * call the callback function.
 */
ISR(TCF1_ERR_vect)
{
    2788:	1f 92       	push	r1
    278a:	0f 92       	push	r0
    278c:	0f b6       	in	r0, 0x3f	; 63
    278e:	0f 92       	push	r0
    2790:	11 24       	eor	r1, r1
    2792:	08 b6       	in	r0, 0x38	; 56
    2794:	0f 92       	push	r0
    2796:	18 be       	out	0x38, r1	; 56
    2798:	09 b6       	in	r0, 0x39	; 57
    279a:	0f 92       	push	r0
    279c:	19 be       	out	0x39, r1	; 57
    279e:	0b b6       	in	r0, 0x3b	; 59
    27a0:	0f 92       	push	r0
    27a2:	1b be       	out	0x3b, r1	; 59
    27a4:	2f 93       	push	r18
    27a6:	3f 93       	push	r19
    27a8:	4f 93       	push	r20
    27aa:	5f 93       	push	r21
    27ac:	6f 93       	push	r22
    27ae:	7f 93       	push	r23
    27b0:	8f 93       	push	r24
    27b2:	9f 93       	push	r25
    27b4:	af 93       	push	r26
    27b6:	bf 93       	push	r27
    27b8:	ef 93       	push	r30
    27ba:	ff 93       	push	r31
	if (tc_tcf1_err_callback) {
    27bc:	e0 91 eb 20 	lds	r30, 0x20EB	; 0x8020eb <tc_tcf1_err_callback>
    27c0:	f0 91 ec 20 	lds	r31, 0x20EC	; 0x8020ec <tc_tcf1_err_callback+0x1>
    27c4:	30 97       	sbiw	r30, 0x00	; 0
    27c6:	09 f0       	breq	.+2      	; 0x27ca <__vector_115+0x42>
		tc_tcf1_err_callback();
    27c8:	19 95       	eicall
	}
}
    27ca:	ff 91       	pop	r31
    27cc:	ef 91       	pop	r30
    27ce:	bf 91       	pop	r27
    27d0:	af 91       	pop	r26
    27d2:	9f 91       	pop	r25
    27d4:	8f 91       	pop	r24
    27d6:	7f 91       	pop	r23
    27d8:	6f 91       	pop	r22
    27da:	5f 91       	pop	r21
    27dc:	4f 91       	pop	r20
    27de:	3f 91       	pop	r19
    27e0:	2f 91       	pop	r18
    27e2:	0f 90       	pop	r0
    27e4:	0b be       	out	0x3b, r0	; 59
    27e6:	0f 90       	pop	r0
    27e8:	09 be       	out	0x39, r0	; 57
    27ea:	0f 90       	pop	r0
    27ec:	08 be       	out	0x38, r0	; 56
    27ee:	0f 90       	pop	r0
    27f0:	0f be       	out	0x3f, r0	; 63
    27f2:	0f 90       	pop	r0
    27f4:	1f 90       	pop	r1
    27f6:	18 95       	reti

000027f8 <__vector_116>:
 *
 * This function will handle interrupt on Timer Counter F1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF1_CCA_vect)
{
    27f8:	1f 92       	push	r1
    27fa:	0f 92       	push	r0
    27fc:	0f b6       	in	r0, 0x3f	; 63
    27fe:	0f 92       	push	r0
    2800:	11 24       	eor	r1, r1
    2802:	08 b6       	in	r0, 0x38	; 56
    2804:	0f 92       	push	r0
    2806:	18 be       	out	0x38, r1	; 56
    2808:	09 b6       	in	r0, 0x39	; 57
    280a:	0f 92       	push	r0
    280c:	19 be       	out	0x39, r1	; 57
    280e:	0b b6       	in	r0, 0x3b	; 59
    2810:	0f 92       	push	r0
    2812:	1b be       	out	0x3b, r1	; 59
    2814:	2f 93       	push	r18
    2816:	3f 93       	push	r19
    2818:	4f 93       	push	r20
    281a:	5f 93       	push	r21
    281c:	6f 93       	push	r22
    281e:	7f 93       	push	r23
    2820:	8f 93       	push	r24
    2822:	9f 93       	push	r25
    2824:	af 93       	push	r26
    2826:	bf 93       	push	r27
    2828:	ef 93       	push	r30
    282a:	ff 93       	push	r31
	if (tc_tcf1_cca_callback) {
    282c:	e0 91 e9 20 	lds	r30, 0x20E9	; 0x8020e9 <tc_tcf1_cca_callback>
    2830:	f0 91 ea 20 	lds	r31, 0x20EA	; 0x8020ea <tc_tcf1_cca_callback+0x1>
    2834:	30 97       	sbiw	r30, 0x00	; 0
    2836:	09 f0       	breq	.+2      	; 0x283a <__vector_116+0x42>
		tc_tcf1_cca_callback();
    2838:	19 95       	eicall
	}
}
    283a:	ff 91       	pop	r31
    283c:	ef 91       	pop	r30
    283e:	bf 91       	pop	r27
    2840:	af 91       	pop	r26
    2842:	9f 91       	pop	r25
    2844:	8f 91       	pop	r24
    2846:	7f 91       	pop	r23
    2848:	6f 91       	pop	r22
    284a:	5f 91       	pop	r21
    284c:	4f 91       	pop	r20
    284e:	3f 91       	pop	r19
    2850:	2f 91       	pop	r18
    2852:	0f 90       	pop	r0
    2854:	0b be       	out	0x3b, r0	; 59
    2856:	0f 90       	pop	r0
    2858:	09 be       	out	0x39, r0	; 57
    285a:	0f 90       	pop	r0
    285c:	08 be       	out	0x38, r0	; 56
    285e:	0f 90       	pop	r0
    2860:	0f be       	out	0x3f, r0	; 63
    2862:	0f 90       	pop	r0
    2864:	1f 90       	pop	r1
    2866:	18 95       	reti

00002868 <__vector_117>:
 *
 * This function will handle interrupt on Timer Counter F1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF1_CCB_vect)
{
    2868:	1f 92       	push	r1
    286a:	0f 92       	push	r0
    286c:	0f b6       	in	r0, 0x3f	; 63
    286e:	0f 92       	push	r0
    2870:	11 24       	eor	r1, r1
    2872:	08 b6       	in	r0, 0x38	; 56
    2874:	0f 92       	push	r0
    2876:	18 be       	out	0x38, r1	; 56
    2878:	09 b6       	in	r0, 0x39	; 57
    287a:	0f 92       	push	r0
    287c:	19 be       	out	0x39, r1	; 57
    287e:	0b b6       	in	r0, 0x3b	; 59
    2880:	0f 92       	push	r0
    2882:	1b be       	out	0x3b, r1	; 59
    2884:	2f 93       	push	r18
    2886:	3f 93       	push	r19
    2888:	4f 93       	push	r20
    288a:	5f 93       	push	r21
    288c:	6f 93       	push	r22
    288e:	7f 93       	push	r23
    2890:	8f 93       	push	r24
    2892:	9f 93       	push	r25
    2894:	af 93       	push	r26
    2896:	bf 93       	push	r27
    2898:	ef 93       	push	r30
    289a:	ff 93       	push	r31
	if (tc_tcf1_ccb_callback) {
    289c:	e0 91 e7 20 	lds	r30, 0x20E7	; 0x8020e7 <tc_tcf1_ccb_callback>
    28a0:	f0 91 e8 20 	lds	r31, 0x20E8	; 0x8020e8 <tc_tcf1_ccb_callback+0x1>
    28a4:	30 97       	sbiw	r30, 0x00	; 0
    28a6:	09 f0       	breq	.+2      	; 0x28aa <__vector_117+0x42>
		tc_tcf1_ccb_callback();
    28a8:	19 95       	eicall
	}
}
    28aa:	ff 91       	pop	r31
    28ac:	ef 91       	pop	r30
    28ae:	bf 91       	pop	r27
    28b0:	af 91       	pop	r26
    28b2:	9f 91       	pop	r25
    28b4:	8f 91       	pop	r24
    28b6:	7f 91       	pop	r23
    28b8:	6f 91       	pop	r22
    28ba:	5f 91       	pop	r21
    28bc:	4f 91       	pop	r20
    28be:	3f 91       	pop	r19
    28c0:	2f 91       	pop	r18
    28c2:	0f 90       	pop	r0
    28c4:	0b be       	out	0x3b, r0	; 59
    28c6:	0f 90       	pop	r0
    28c8:	09 be       	out	0x39, r0	; 57
    28ca:	0f 90       	pop	r0
    28cc:	08 be       	out	0x38, r0	; 56
    28ce:	0f 90       	pop	r0
    28d0:	0f be       	out	0x3f, r0	; 63
    28d2:	0f 90       	pop	r0
    28d4:	1f 90       	pop	r1
    28d6:	18 95       	reti

000028d8 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    28d8:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    28dc:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    28de:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    28e0:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    28e4:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    28e6:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    28ea:	08 95       	ret

000028ec <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    28ec:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    28ee:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    28f0:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    28f2:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    28f4:	60 83       	st	Z, r22
	ret                             // Return to caller
    28f6:	08 95       	ret

000028f8 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    28f8:	cf 93       	push	r28
    28fa:	df 93       	push	r29
    28fc:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    28fe:	20 e0       	ldi	r18, 0x00	; 0
    2900:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    2902:	c6 2f       	mov	r28, r22
    2904:	d0 e0       	ldi	r29, 0x00	; 0
    2906:	de 01       	movw	r26, r28
    2908:	02 2e       	mov	r0, r18
    290a:	02 c0       	rjmp	.+4      	; 0x2910 <ioport_configure_port_pin+0x18>
    290c:	b5 95       	asr	r27
    290e:	a7 95       	ror	r26
    2910:	0a 94       	dec	r0
    2912:	e2 f7       	brpl	.-8      	; 0x290c <ioport_configure_port_pin+0x14>
    2914:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    2916:	50 8b       	std	Z+16, r21	; 0x10
    2918:	2f 5f       	subi	r18, 0xFF	; 255
    291a:	3f 4f       	sbci	r19, 0xFF	; 255
    291c:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    291e:	28 30       	cpi	r18, 0x08	; 8
    2920:	31 05       	cpc	r19, r1
    2922:	89 f7       	brne	.-30     	; 0x2906 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    2924:	40 ff       	sbrs	r20, 0
    2926:	0a c0       	rjmp	.+20     	; 0x293c <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    2928:	41 ff       	sbrs	r20, 1
    292a:	03 c0       	rjmp	.+6      	; 0x2932 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    292c:	fc 01       	movw	r30, r24
    292e:	65 83       	std	Z+5, r22	; 0x05
    2930:	02 c0       	rjmp	.+4      	; 0x2936 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    2932:	fc 01       	movw	r30, r24
    2934:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    2936:	fc 01       	movw	r30, r24
    2938:	61 83       	std	Z+1, r22	; 0x01
    293a:	02 c0       	rjmp	.+4      	; 0x2940 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    293c:	fc 01       	movw	r30, r24
    293e:	62 83       	std	Z+2, r22	; 0x02
	}
}
    2940:	df 91       	pop	r29
    2942:	cf 91       	pop	r28
    2944:	08 95       	ret

00002946 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    2946:	43 e0       	ldi	r20, 0x03	; 3
    2948:	50 e0       	ldi	r21, 0x00	; 0
    294a:	68 e0       	ldi	r22, 0x08	; 8
    294c:	80 ec       	ldi	r24, 0xC0	; 192
    294e:	97 e0       	ldi	r25, 0x07	; 7
    2950:	d3 df       	rcall	.-90     	; 0x28f8 <ioport_configure_port_pin>
    2952:	40 e0       	ldi	r20, 0x00	; 0
    2954:	58 e1       	ldi	r21, 0x18	; 24
    2956:	64 e0       	ldi	r22, 0x04	; 4
    2958:	80 ec       	ldi	r24, 0xC0	; 192
    295a:	97 e0       	ldi	r25, 0x07	; 7
    295c:	cd cf       	rjmp	.-102    	; 0x28f8 <ioport_configure_port_pin>
    295e:	08 95       	ret

00002960 <usart_serial_getchar>:
void uart_write(uart_device * device,uint8_t data)
{
	while(!(device->Usart->STATUS&0b00100000));//wait for transmition buffer to clear
	device->Usart->DATA=data;
	while((device->Usart->STATUS&0b01000000));//wait for data to be sent
}
    2960:	cf 93       	push	r28
    2962:	df 93       	push	r29
    2964:	eb 01       	movw	r28, r22
    2966:	0e 94 e5 03 	call	0x7ca	; 0x7ca <usart_getchar>
    296a:	88 83       	st	Y, r24
    296c:	df 91       	pop	r29
    296e:	cf 91       	pop	r28
    2970:	08 95       	ret

00002972 <usart_serial_putchar>:
    2972:	0c 94 dd 03 	jmp	0x7ba	; 0x7ba <usart_putchar>
    2976:	08 95       	ret

00002978 <uart_init>:
    2978:	ef 92       	push	r14
    297a:	ff 92       	push	r15
    297c:	0f 93       	push	r16
    297e:	1f 93       	push	r17
    2980:	cf 93       	push	r28
    2982:	df 93       	push	r29
    2984:	cd b7       	in	r28, 0x3d	; 61
    2986:	de b7       	in	r29, 0x3e	; 62
    2988:	27 97       	sbiw	r28, 0x07	; 7
    298a:	cd bf       	out	0x3d, r28	; 61
    298c:	de bf       	out	0x3e, r29	; 62
    298e:	7c 01       	movw	r14, r24
    2990:	fc 01       	movw	r30, r24
    2992:	86 81       	ldd	r24, Z+6	; 0x06
    2994:	97 81       	ldd	r25, Z+7	; 0x07
    2996:	a0 85       	ldd	r26, Z+8	; 0x08
    2998:	b1 85       	ldd	r27, Z+9	; 0x09
    299a:	80 93 0d 20 	sts	0x200D, r24	; 0x80200d <usart_options.7010>
    299e:	90 93 0e 20 	sts	0x200E, r25	; 0x80200e <usart_options.7010+0x1>
    29a2:	a0 93 0f 20 	sts	0x200F, r26	; 0x80200f <usart_options.7010+0x2>
    29a6:	b0 93 10 20 	sts	0x2010, r27	; 0x802010 <usart_options.7010+0x3>
    29aa:	01 90       	ld	r0, Z+
    29ac:	f0 81       	ld	r31, Z
    29ae:	e0 2d       	mov	r30, r0
    29b0:	90 81       	ld	r25, Z
    29b2:	d7 01       	movw	r26, r14
    29b4:	15 96       	adiw	r26, 0x05	; 5
    29b6:	8c 91       	ld	r24, X
    29b8:	15 97       	sbiw	r26, 0x05	; 5
    29ba:	89 2b       	or	r24, r25
    29bc:	80 83       	st	Z, r24
    29be:	ed 91       	ld	r30, X+
    29c0:	fc 91       	ld	r31, X
    29c2:	11 97       	sbiw	r26, 0x01	; 1
    29c4:	94 81       	ldd	r25, Z+4	; 0x04
    29c6:	15 96       	adiw	r26, 0x05	; 5
    29c8:	8c 91       	ld	r24, X
    29ca:	15 97       	sbiw	r26, 0x05	; 5
    29cc:	89 2b       	or	r24, r25
    29ce:	84 83       	std	Z+4, r24	; 0x04
    29d0:	ed 91       	ld	r30, X+
    29d2:	fc 91       	ld	r31, X
    29d4:	11 97       	sbiw	r26, 0x01	; 1
    29d6:	90 81       	ld	r25, Z
    29d8:	14 96       	adiw	r26, 0x04	; 4
    29da:	8c 91       	ld	r24, X
    29dc:	14 97       	sbiw	r26, 0x04	; 4
    29de:	80 95       	com	r24
    29e0:	89 23       	and	r24, r25
    29e2:	80 83       	st	Z, r24
    29e4:	12 96       	adiw	r26, 0x02	; 2
    29e6:	0d 91       	ld	r16, X+
    29e8:	1c 91       	ld	r17, X
    29ea:	13 97       	sbiw	r26, 0x03	; 3
    29ec:	01 15       	cp	r16, r1
    29ee:	11 05       	cpc	r17, r1
    29f0:	09 f4       	brne	.+2      	; 0x29f4 <uart_init+0x7c>
    29f2:	c6 c1       	rjmp	.+908    	; 0x2d80 <uart_init+0x408>
    29f4:	00 3c       	cpi	r16, 0xC0	; 192
    29f6:	11 05       	cpc	r17, r1
    29f8:	29 f4       	brne	.+10     	; 0x2a04 <uart_init+0x8c>
    29fa:	60 e1       	ldi	r22, 0x10	; 16
    29fc:	80 e0       	ldi	r24, 0x00	; 0
    29fe:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a02:	54 c1       	rjmp	.+680    	; 0x2cac <uart_init+0x334>
    2a04:	00 34       	cpi	r16, 0x40	; 64
    2a06:	b4 e0       	ldi	r27, 0x04	; 4
    2a08:	1b 07       	cpc	r17, r27
    2a0a:	29 f4       	brne	.+10     	; 0x2a16 <uart_init+0x9e>
    2a0c:	68 e0       	ldi	r22, 0x08	; 8
    2a0e:	80 e0       	ldi	r24, 0x00	; 0
    2a10:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a14:	4b c1       	rjmp	.+662    	; 0x2cac <uart_init+0x334>
    2a16:	01 15       	cp	r16, r1
    2a18:	e4 e0       	ldi	r30, 0x04	; 4
    2a1a:	1e 07       	cpc	r17, r30
    2a1c:	29 f4       	brne	.+10     	; 0x2a28 <uart_init+0xb0>
    2a1e:	64 e0       	ldi	r22, 0x04	; 4
    2a20:	80 e0       	ldi	r24, 0x00	; 0
    2a22:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a26:	42 c1       	rjmp	.+644    	; 0x2cac <uart_init+0x334>
    2a28:	00 38       	cpi	r16, 0x80	; 128
    2a2a:	f1 e0       	ldi	r31, 0x01	; 1
    2a2c:	1f 07       	cpc	r17, r31
    2a2e:	29 f4       	brne	.+10     	; 0x2a3a <uart_init+0xc2>
    2a30:	62 e0       	ldi	r22, 0x02	; 2
    2a32:	80 e0       	ldi	r24, 0x00	; 0
    2a34:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a38:	39 c1       	rjmp	.+626    	; 0x2cac <uart_init+0x334>
    2a3a:	01 15       	cp	r16, r1
    2a3c:	81 e0       	ldi	r24, 0x01	; 1
    2a3e:	18 07       	cpc	r17, r24
    2a40:	29 f4       	brne	.+10     	; 0x2a4c <uart_init+0xd4>
    2a42:	61 e0       	ldi	r22, 0x01	; 1
    2a44:	80 e0       	ldi	r24, 0x00	; 0
    2a46:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a4a:	30 c1       	rjmp	.+608    	; 0x2cac <uart_init+0x334>
    2a4c:	00 38       	cpi	r16, 0x80	; 128
    2a4e:	a3 e0       	ldi	r26, 0x03	; 3
    2a50:	1a 07       	cpc	r17, r26
    2a52:	29 f4       	brne	.+10     	; 0x2a5e <uart_init+0xe6>
    2a54:	61 e0       	ldi	r22, 0x01	; 1
    2a56:	81 e0       	ldi	r24, 0x01	; 1
    2a58:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a5c:	27 c1       	rjmp	.+590    	; 0x2cac <uart_init+0x334>
    2a5e:	00 39       	cpi	r16, 0x90	; 144
    2a60:	b3 e0       	ldi	r27, 0x03	; 3
    2a62:	1b 07       	cpc	r17, r27
    2a64:	29 f4       	brne	.+10     	; 0x2a70 <uart_init+0xf8>
    2a66:	61 e0       	ldi	r22, 0x01	; 1
    2a68:	82 e0       	ldi	r24, 0x02	; 2
    2a6a:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a6e:	1e c1       	rjmp	.+572    	; 0x2cac <uart_init+0x334>
    2a70:	01 15       	cp	r16, r1
    2a72:	e2 e0       	ldi	r30, 0x02	; 2
    2a74:	1e 07       	cpc	r17, r30
    2a76:	29 f4       	brne	.+10     	; 0x2a82 <uart_init+0x10a>
    2a78:	62 e0       	ldi	r22, 0x02	; 2
    2a7a:	81 e0       	ldi	r24, 0x01	; 1
    2a7c:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a80:	15 c1       	rjmp	.+554    	; 0x2cac <uart_init+0x334>
    2a82:	00 34       	cpi	r16, 0x40	; 64
    2a84:	f2 e0       	ldi	r31, 0x02	; 2
    2a86:	1f 07       	cpc	r17, r31
    2a88:	29 f4       	brne	.+10     	; 0x2a94 <uart_init+0x11c>
    2a8a:	62 e0       	ldi	r22, 0x02	; 2
    2a8c:	82 e0       	ldi	r24, 0x02	; 2
    2a8e:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2a92:	0c c1       	rjmp	.+536    	; 0x2cac <uart_init+0x334>
    2a94:	01 15       	cp	r16, r1
    2a96:	83 e0       	ldi	r24, 0x03	; 3
    2a98:	18 07       	cpc	r17, r24
    2a9a:	29 f4       	brne	.+10     	; 0x2aa6 <uart_init+0x12e>
    2a9c:	64 e0       	ldi	r22, 0x04	; 4
    2a9e:	81 e0       	ldi	r24, 0x01	; 1
    2aa0:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2aa4:	03 c1       	rjmp	.+518    	; 0x2cac <uart_init+0x334>
    2aa6:	00 32       	cpi	r16, 0x20	; 32
    2aa8:	a3 e0       	ldi	r26, 0x03	; 3
    2aaa:	1a 07       	cpc	r17, r26
    2aac:	29 f4       	brne	.+10     	; 0x2ab8 <uart_init+0x140>
    2aae:	64 e0       	ldi	r22, 0x04	; 4
    2ab0:	82 e0       	ldi	r24, 0x02	; 2
    2ab2:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2ab6:	fa c0       	rjmp	.+500    	; 0x2cac <uart_init+0x334>
    2ab8:	01 15       	cp	r16, r1
    2aba:	b8 e0       	ldi	r27, 0x08	; 8
    2abc:	1b 07       	cpc	r17, r27
    2abe:	29 f4       	brne	.+10     	; 0x2aca <uart_init+0x152>
    2ac0:	61 e0       	ldi	r22, 0x01	; 1
    2ac2:	83 e0       	ldi	r24, 0x03	; 3
    2ac4:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2ac8:	f1 c0       	rjmp	.+482    	; 0x2cac <uart_init+0x334>
    2aca:	01 15       	cp	r16, r1
    2acc:	e9 e0       	ldi	r30, 0x09	; 9
    2ace:	1e 07       	cpc	r17, r30
    2ad0:	29 f4       	brne	.+10     	; 0x2adc <uart_init+0x164>
    2ad2:	61 e0       	ldi	r22, 0x01	; 1
    2ad4:	84 e0       	ldi	r24, 0x04	; 4
    2ad6:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2ada:	e8 c0       	rjmp	.+464    	; 0x2cac <uart_init+0x334>
    2adc:	01 15       	cp	r16, r1
    2ade:	fa e0       	ldi	r31, 0x0A	; 10
    2ae0:	1f 07       	cpc	r17, r31
    2ae2:	29 f4       	brne	.+10     	; 0x2aee <uart_init+0x176>
    2ae4:	61 e0       	ldi	r22, 0x01	; 1
    2ae6:	85 e0       	ldi	r24, 0x05	; 5
    2ae8:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2aec:	df c0       	rjmp	.+446    	; 0x2cac <uart_init+0x334>
    2aee:	01 15       	cp	r16, r1
    2af0:	8b e0       	ldi	r24, 0x0B	; 11
    2af2:	18 07       	cpc	r17, r24
    2af4:	29 f4       	brne	.+10     	; 0x2b00 <uart_init+0x188>
    2af6:	61 e0       	ldi	r22, 0x01	; 1
    2af8:	86 e0       	ldi	r24, 0x06	; 6
    2afa:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2afe:	d6 c0       	rjmp	.+428    	; 0x2cac <uart_init+0x334>
    2b00:	00 34       	cpi	r16, 0x40	; 64
    2b02:	a8 e0       	ldi	r26, 0x08	; 8
    2b04:	1a 07       	cpc	r17, r26
    2b06:	29 f4       	brne	.+10     	; 0x2b12 <uart_init+0x19a>
    2b08:	62 e0       	ldi	r22, 0x02	; 2
    2b0a:	83 e0       	ldi	r24, 0x03	; 3
    2b0c:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2b10:	cd c0       	rjmp	.+410    	; 0x2cac <uart_init+0x334>
    2b12:	00 34       	cpi	r16, 0x40	; 64
    2b14:	b9 e0       	ldi	r27, 0x09	; 9
    2b16:	1b 07       	cpc	r17, r27
    2b18:	29 f4       	brne	.+10     	; 0x2b24 <uart_init+0x1ac>
    2b1a:	62 e0       	ldi	r22, 0x02	; 2
    2b1c:	84 e0       	ldi	r24, 0x04	; 4
    2b1e:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2b22:	c4 c0       	rjmp	.+392    	; 0x2cac <uart_init+0x334>
    2b24:	00 34       	cpi	r16, 0x40	; 64
    2b26:	ea e0       	ldi	r30, 0x0A	; 10
    2b28:	1e 07       	cpc	r17, r30
    2b2a:	29 f4       	brne	.+10     	; 0x2b36 <uart_init+0x1be>
    2b2c:	62 e0       	ldi	r22, 0x02	; 2
    2b2e:	85 e0       	ldi	r24, 0x05	; 5
    2b30:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2b34:	bb c0       	rjmp	.+374    	; 0x2cac <uart_init+0x334>
    2b36:	00 34       	cpi	r16, 0x40	; 64
    2b38:	fb e0       	ldi	r31, 0x0B	; 11
    2b3a:	1f 07       	cpc	r17, r31
    2b3c:	29 f4       	brne	.+10     	; 0x2b48 <uart_init+0x1d0>
    2b3e:	62 e0       	ldi	r22, 0x02	; 2
    2b40:	86 e0       	ldi	r24, 0x06	; 6
    2b42:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2b46:	b2 c0       	rjmp	.+356    	; 0x2cac <uart_init+0x334>
    2b48:	00 39       	cpi	r16, 0x90	; 144
    2b4a:	88 e0       	ldi	r24, 0x08	; 8
    2b4c:	18 07       	cpc	r17, r24
    2b4e:	29 f4       	brne	.+10     	; 0x2b5a <uart_init+0x1e2>
    2b50:	64 e0       	ldi	r22, 0x04	; 4
    2b52:	83 e0       	ldi	r24, 0x03	; 3
    2b54:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2b58:	a9 c0       	rjmp	.+338    	; 0x2cac <uart_init+0x334>
    2b5a:	00 39       	cpi	r16, 0x90	; 144
    2b5c:	a9 e0       	ldi	r26, 0x09	; 9
    2b5e:	1a 07       	cpc	r17, r26
    2b60:	29 f4       	brne	.+10     	; 0x2b6c <uart_init+0x1f4>
    2b62:	64 e0       	ldi	r22, 0x04	; 4
    2b64:	84 e0       	ldi	r24, 0x04	; 4
    2b66:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2b6a:	a0 c0       	rjmp	.+320    	; 0x2cac <uart_init+0x334>
    2b6c:	00 39       	cpi	r16, 0x90	; 144
    2b6e:	ba e0       	ldi	r27, 0x0A	; 10
    2b70:	1b 07       	cpc	r17, r27
    2b72:	29 f4       	brne	.+10     	; 0x2b7e <uart_init+0x206>
    2b74:	64 e0       	ldi	r22, 0x04	; 4
    2b76:	85 e0       	ldi	r24, 0x05	; 5
    2b78:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2b7c:	97 c0       	rjmp	.+302    	; 0x2cac <uart_init+0x334>
    2b7e:	00 39       	cpi	r16, 0x90	; 144
    2b80:	eb e0       	ldi	r30, 0x0B	; 11
    2b82:	1e 07       	cpc	r17, r30
    2b84:	29 f4       	brne	.+10     	; 0x2b90 <uart_init+0x218>
    2b86:	64 e0       	ldi	r22, 0x04	; 4
    2b88:	86 e0       	ldi	r24, 0x06	; 6
    2b8a:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2b8e:	8e c0       	rjmp	.+284    	; 0x2cac <uart_init+0x334>
    2b90:	00 3c       	cpi	r16, 0xC0	; 192
    2b92:	f8 e0       	ldi	r31, 0x08	; 8
    2b94:	1f 07       	cpc	r17, r31
    2b96:	29 f4       	brne	.+10     	; 0x2ba2 <uart_init+0x22a>
    2b98:	68 e0       	ldi	r22, 0x08	; 8
    2b9a:	83 e0       	ldi	r24, 0x03	; 3
    2b9c:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2ba0:	85 c0       	rjmp	.+266    	; 0x2cac <uart_init+0x334>
    2ba2:	00 3c       	cpi	r16, 0xC0	; 192
    2ba4:	89 e0       	ldi	r24, 0x09	; 9
    2ba6:	18 07       	cpc	r17, r24
    2ba8:	29 f4       	brne	.+10     	; 0x2bb4 <uart_init+0x23c>
    2baa:	68 e0       	ldi	r22, 0x08	; 8
    2bac:	84 e0       	ldi	r24, 0x04	; 4
    2bae:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2bb2:	7c c0       	rjmp	.+248    	; 0x2cac <uart_init+0x334>
    2bb4:	00 3c       	cpi	r16, 0xC0	; 192
    2bb6:	aa e0       	ldi	r26, 0x0A	; 10
    2bb8:	1a 07       	cpc	r17, r26
    2bba:	29 f4       	brne	.+10     	; 0x2bc6 <uart_init+0x24e>
    2bbc:	68 e0       	ldi	r22, 0x08	; 8
    2bbe:	85 e0       	ldi	r24, 0x05	; 5
    2bc0:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2bc4:	73 c0       	rjmp	.+230    	; 0x2cac <uart_init+0x334>
    2bc6:	00 3c       	cpi	r16, 0xC0	; 192
    2bc8:	bb e0       	ldi	r27, 0x0B	; 11
    2bca:	1b 07       	cpc	r17, r27
    2bcc:	29 f4       	brne	.+10     	; 0x2bd8 <uart_init+0x260>
    2bce:	68 e0       	ldi	r22, 0x08	; 8
    2bd0:	86 e0       	ldi	r24, 0x06	; 6
    2bd2:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2bd6:	6a c0       	rjmp	.+212    	; 0x2cac <uart_init+0x334>
    2bd8:	00 3a       	cpi	r16, 0xA0	; 160
    2bda:	e8 e0       	ldi	r30, 0x08	; 8
    2bdc:	1e 07       	cpc	r17, r30
    2bde:	29 f4       	brne	.+10     	; 0x2bea <uart_init+0x272>
    2be0:	60 e1       	ldi	r22, 0x10	; 16
    2be2:	83 e0       	ldi	r24, 0x03	; 3
    2be4:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2be8:	61 c0       	rjmp	.+194    	; 0x2cac <uart_init+0x334>
    2bea:	00 3a       	cpi	r16, 0xA0	; 160
    2bec:	f9 e0       	ldi	r31, 0x09	; 9
    2bee:	1f 07       	cpc	r17, r31
    2bf0:	29 f4       	brne	.+10     	; 0x2bfc <uart_init+0x284>
    2bf2:	60 e1       	ldi	r22, 0x10	; 16
    2bf4:	84 e0       	ldi	r24, 0x04	; 4
    2bf6:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2bfa:	58 c0       	rjmp	.+176    	; 0x2cac <uart_init+0x334>
    2bfc:	00 3a       	cpi	r16, 0xA0	; 160
    2bfe:	8a e0       	ldi	r24, 0x0A	; 10
    2c00:	18 07       	cpc	r17, r24
    2c02:	29 f4       	brne	.+10     	; 0x2c0e <uart_init+0x296>
    2c04:	60 e1       	ldi	r22, 0x10	; 16
    2c06:	85 e0       	ldi	r24, 0x05	; 5
    2c08:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c0c:	4f c0       	rjmp	.+158    	; 0x2cac <uart_init+0x334>
    2c0e:	00 3a       	cpi	r16, 0xA0	; 160
    2c10:	ab e0       	ldi	r26, 0x0B	; 11
    2c12:	1a 07       	cpc	r17, r26
    2c14:	29 f4       	brne	.+10     	; 0x2c20 <uart_init+0x2a8>
    2c16:	60 e1       	ldi	r22, 0x10	; 16
    2c18:	86 e0       	ldi	r24, 0x06	; 6
    2c1a:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c1e:	46 c0       	rjmp	.+140    	; 0x2cac <uart_init+0x334>
    2c20:	00 3b       	cpi	r16, 0xB0	; 176
    2c22:	b8 e0       	ldi	r27, 0x08	; 8
    2c24:	1b 07       	cpc	r17, r27
    2c26:	29 f4       	brne	.+10     	; 0x2c32 <uart_init+0x2ba>
    2c28:	60 e2       	ldi	r22, 0x20	; 32
    2c2a:	83 e0       	ldi	r24, 0x03	; 3
    2c2c:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c30:	3d c0       	rjmp	.+122    	; 0x2cac <uart_init+0x334>
    2c32:	00 3b       	cpi	r16, 0xB0	; 176
    2c34:	e9 e0       	ldi	r30, 0x09	; 9
    2c36:	1e 07       	cpc	r17, r30
    2c38:	29 f4       	brne	.+10     	; 0x2c44 <uart_init+0x2cc>
    2c3a:	60 e2       	ldi	r22, 0x20	; 32
    2c3c:	84 e0       	ldi	r24, 0x04	; 4
    2c3e:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c42:	34 c0       	rjmp	.+104    	; 0x2cac <uart_init+0x334>
    2c44:	00 3b       	cpi	r16, 0xB0	; 176
    2c46:	fa e0       	ldi	r31, 0x0A	; 10
    2c48:	1f 07       	cpc	r17, r31
    2c4a:	29 f4       	brne	.+10     	; 0x2c56 <uart_init+0x2de>
    2c4c:	60 e2       	ldi	r22, 0x20	; 32
    2c4e:	85 e0       	ldi	r24, 0x05	; 5
    2c50:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c54:	2b c0       	rjmp	.+86     	; 0x2cac <uart_init+0x334>
    2c56:	00 3b       	cpi	r16, 0xB0	; 176
    2c58:	8b e0       	ldi	r24, 0x0B	; 11
    2c5a:	18 07       	cpc	r17, r24
    2c5c:	29 f4       	brne	.+10     	; 0x2c68 <uart_init+0x2f0>
    2c5e:	60 e2       	ldi	r22, 0x20	; 32
    2c60:	86 e0       	ldi	r24, 0x06	; 6
    2c62:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c66:	22 c0       	rjmp	.+68     	; 0x2cac <uart_init+0x334>
    2c68:	00 38       	cpi	r16, 0x80	; 128
    2c6a:	a4 e0       	ldi	r26, 0x04	; 4
    2c6c:	1a 07       	cpc	r17, r26
    2c6e:	29 f4       	brne	.+10     	; 0x2c7a <uart_init+0x302>
    2c70:	60 e4       	ldi	r22, 0x40	; 64
    2c72:	83 e0       	ldi	r24, 0x03	; 3
    2c74:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c78:	19 c0       	rjmp	.+50     	; 0x2cac <uart_init+0x334>
    2c7a:	00 39       	cpi	r16, 0x90	; 144
    2c7c:	b4 e0       	ldi	r27, 0x04	; 4
    2c7e:	1b 07       	cpc	r17, r27
    2c80:	29 f4       	brne	.+10     	; 0x2c8c <uart_init+0x314>
    2c82:	60 e4       	ldi	r22, 0x40	; 64
    2c84:	84 e0       	ldi	r24, 0x04	; 4
    2c86:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c8a:	10 c0       	rjmp	.+32     	; 0x2cac <uart_init+0x334>
    2c8c:	00 3a       	cpi	r16, 0xA0	; 160
    2c8e:	e4 e0       	ldi	r30, 0x04	; 4
    2c90:	1e 07       	cpc	r17, r30
    2c92:	29 f4       	brne	.+10     	; 0x2c9e <uart_init+0x326>
    2c94:	60 e4       	ldi	r22, 0x40	; 64
    2c96:	85 e0       	ldi	r24, 0x05	; 5
    2c98:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2c9c:	07 c0       	rjmp	.+14     	; 0x2cac <uart_init+0x334>
    2c9e:	00 3b       	cpi	r16, 0xB0	; 176
    2ca0:	14 40       	sbci	r17, 0x04	; 4
    2ca2:	21 f4       	brne	.+8      	; 0x2cac <uart_init+0x334>
    2ca4:	60 e4       	ldi	r22, 0x40	; 64
    2ca6:	86 e0       	ldi	r24, 0x06	; 6
    2ca8:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2cac:	d7 01       	movw	r26, r14
    2cae:	12 96       	adiw	r26, 0x02	; 2
    2cb0:	0d 91       	ld	r16, X+
    2cb2:	1c 91       	ld	r17, X
    2cb4:	13 97       	sbiw	r26, 0x03	; 3
    2cb6:	ed e0       	ldi	r30, 0x0D	; 13
    2cb8:	f0 e2       	ldi	r31, 0x20	; 32
    2cba:	84 81       	ldd	r24, Z+4	; 0x04
    2cbc:	8d 83       	std	Y+5, r24	; 0x05
    2cbe:	85 81       	ldd	r24, Z+5	; 0x05
    2cc0:	8e 83       	std	Y+6, r24	; 0x06
    2cc2:	86 81       	ldd	r24, Z+6	; 0x06
    2cc4:	8f 83       	std	Y+7, r24	; 0x07
    2cc6:	80 81       	ld	r24, Z
    2cc8:	91 81       	ldd	r25, Z+1	; 0x01
    2cca:	a2 81       	ldd	r26, Z+2	; 0x02
    2ccc:	b3 81       	ldd	r27, Z+3	; 0x03
    2cce:	89 83       	std	Y+1, r24	; 0x01
    2cd0:	9a 83       	std	Y+2, r25	; 0x02
    2cd2:	ab 83       	std	Y+3, r26	; 0x03
    2cd4:	bc 83       	std	Y+4, r27	; 0x04
    2cd6:	78 01       	movw	r14, r16
    2cd8:	00 3a       	cpi	r16, 0xA0	; 160
    2cda:	b8 e0       	ldi	r27, 0x08	; 8
    2cdc:	1b 07       	cpc	r17, r27
    2cde:	29 f4       	brne	.+10     	; 0x2cea <uart_init+0x372>
    2ce0:	60 e1       	ldi	r22, 0x10	; 16
    2ce2:	83 e0       	ldi	r24, 0x03	; 3
    2ce4:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2ce8:	13 c0       	rjmp	.+38     	; 0x2d10 <uart_init+0x398>
    2cea:	00 3b       	cpi	r16, 0xB0	; 176
    2cec:	e8 e0       	ldi	r30, 0x08	; 8
    2cee:	1e 07       	cpc	r17, r30
    2cf0:	29 f4       	brne	.+10     	; 0x2cfc <uart_init+0x384>
    2cf2:	60 e2       	ldi	r22, 0x20	; 32
    2cf4:	83 e0       	ldi	r24, 0x03	; 3
    2cf6:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2cfa:	14 c0       	rjmp	.+40     	; 0x2d24 <uart_init+0x3ac>
    2cfc:	f0 ea       	ldi	r31, 0xA0	; 160
    2cfe:	ef 16       	cp	r14, r31
    2d00:	f9 e0       	ldi	r31, 0x09	; 9
    2d02:	ff 06       	cpc	r15, r31
    2d04:	29 f4       	brne	.+10     	; 0x2d10 <uart_init+0x398>
    2d06:	60 e1       	ldi	r22, 0x10	; 16
    2d08:	84 e0       	ldi	r24, 0x04	; 4
    2d0a:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2d0e:	14 c0       	rjmp	.+40     	; 0x2d38 <uart_init+0x3c0>
    2d10:	80 eb       	ldi	r24, 0xB0	; 176
    2d12:	e8 16       	cp	r14, r24
    2d14:	89 e0       	ldi	r24, 0x09	; 9
    2d16:	f8 06       	cpc	r15, r24
    2d18:	29 f4       	brne	.+10     	; 0x2d24 <uart_init+0x3ac>
    2d1a:	60 e2       	ldi	r22, 0x20	; 32
    2d1c:	84 e0       	ldi	r24, 0x04	; 4
    2d1e:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2d22:	14 c0       	rjmp	.+40     	; 0x2d4c <uart_init+0x3d4>
    2d24:	a0 ea       	ldi	r26, 0xA0	; 160
    2d26:	ea 16       	cp	r14, r26
    2d28:	aa e0       	ldi	r26, 0x0A	; 10
    2d2a:	fa 06       	cpc	r15, r26
    2d2c:	29 f4       	brne	.+10     	; 0x2d38 <uart_init+0x3c0>
    2d2e:	60 e1       	ldi	r22, 0x10	; 16
    2d30:	85 e0       	ldi	r24, 0x05	; 5
    2d32:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2d36:	14 c0       	rjmp	.+40     	; 0x2d60 <uart_init+0x3e8>
    2d38:	b0 eb       	ldi	r27, 0xB0	; 176
    2d3a:	eb 16       	cp	r14, r27
    2d3c:	ba e0       	ldi	r27, 0x0A	; 10
    2d3e:	fb 06       	cpc	r15, r27
    2d40:	29 f4       	brne	.+10     	; 0x2d4c <uart_init+0x3d4>
    2d42:	60 e2       	ldi	r22, 0x20	; 32
    2d44:	85 e0       	ldi	r24, 0x05	; 5
    2d46:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2d4a:	13 c0       	rjmp	.+38     	; 0x2d72 <uart_init+0x3fa>
    2d4c:	e0 ea       	ldi	r30, 0xA0	; 160
    2d4e:	ee 16       	cp	r14, r30
    2d50:	eb e0       	ldi	r30, 0x0B	; 11
    2d52:	fe 06       	cpc	r15, r30
    2d54:	29 f4       	brne	.+10     	; 0x2d60 <uart_init+0x3e8>
    2d56:	60 e1       	ldi	r22, 0x10	; 16
    2d58:	86 e0       	ldi	r24, 0x06	; 6
    2d5a:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2d5e:	09 c0       	rjmp	.+18     	; 0x2d72 <uart_init+0x3fa>
    2d60:	f0 eb       	ldi	r31, 0xB0	; 176
    2d62:	ef 16       	cp	r14, r31
    2d64:	fb e0       	ldi	r31, 0x0B	; 11
    2d66:	ff 06       	cpc	r15, r31
    2d68:	21 f4       	brne	.+8      	; 0x2d72 <uart_init+0x3fa>
    2d6a:	60 e2       	ldi	r22, 0x20	; 32
    2d6c:	86 e0       	ldi	r24, 0x06	; 6
    2d6e:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
    2d72:	be 01       	movw	r22, r28
    2d74:	6f 5f       	subi	r22, 0xFF	; 255
    2d76:	7f 4f       	sbci	r23, 0xFF	; 255
    2d78:	c8 01       	movw	r24, r16
    2d7a:	0e 94 fe 04 	call	0x9fc	; 0x9fc <usart_init_rs232>
    2d7e:	13 c0       	rjmp	.+38     	; 0x2da6 <uart_init+0x42e>
    2d80:	ed e0       	ldi	r30, 0x0D	; 13
    2d82:	f0 e2       	ldi	r31, 0x20	; 32
    2d84:	84 81       	ldd	r24, Z+4	; 0x04
    2d86:	8d 83       	std	Y+5, r24	; 0x05
    2d88:	85 81       	ldd	r24, Z+5	; 0x05
    2d8a:	8e 83       	std	Y+6, r24	; 0x06
    2d8c:	86 81       	ldd	r24, Z+6	; 0x06
    2d8e:	8f 83       	std	Y+7, r24	; 0x07
    2d90:	80 81       	ld	r24, Z
    2d92:	91 81       	ldd	r25, Z+1	; 0x01
    2d94:	a2 81       	ldd	r26, Z+2	; 0x02
    2d96:	b3 81       	ldd	r27, Z+3	; 0x03
    2d98:	89 83       	std	Y+1, r24	; 0x01
    2d9a:	9a 83       	std	Y+2, r25	; 0x02
    2d9c:	ab 83       	std	Y+3, r26	; 0x03
    2d9e:	bc 83       	std	Y+4, r27	; 0x04
    2da0:	e1 2c       	mov	r14, r1
    2da2:	f1 2c       	mov	r15, r1
    2da4:	ab cf       	rjmp	.-170    	; 0x2cfc <uart_init+0x384>
    2da6:	27 96       	adiw	r28, 0x07	; 7
    2da8:	cd bf       	out	0x3d, r28	; 61
    2daa:	de bf       	out	0x3e, r29	; 62
    2dac:	df 91       	pop	r29
    2dae:	cf 91       	pop	r28
    2db0:	1f 91       	pop	r17
    2db2:	0f 91       	pop	r16
    2db4:	ff 90       	pop	r15
    2db6:	ef 90       	pop	r14
    2db8:	08 95       	ret

00002dba <UARTReadArray>:
    2dba:	ef 92       	push	r14
    2dbc:	ff 92       	push	r15
    2dbe:	0f 93       	push	r16
    2dc0:	1f 93       	push	r17
    2dc2:	cf 93       	push	r28
    2dc4:	df 93       	push	r29
    2dc6:	cd b7       	in	r28, 0x3d	; 61
    2dc8:	de b7       	in	r29, 0x3e	; 62
    2dca:	2a 97       	sbiw	r28, 0x0a	; 10
    2dcc:	cd bf       	out	0x3d, r28	; 61
    2dce:	de bf       	out	0x3e, r29	; 62
    2dd0:	2b 83       	std	Y+3, r18	; 0x03
    2dd2:	3c 83       	std	Y+4, r19	; 0x04
    2dd4:	b7 01       	movw	r22, r14
    2dd6:	42 e0       	ldi	r20, 0x02	; 2
    2dd8:	50 e0       	ldi	r21, 0x00	; 0
    2dda:	8b 81       	ldd	r24, Y+3	; 0x03
    2ddc:	9c 81       	ldd	r25, Y+4	; 0x04
    2dde:	0e 94 8a 0a 	call	0x1514	; 0x1514 <usart_serial_read_packet>
    2de2:	2a 96       	adiw	r28, 0x0a	; 10
    2de4:	cd bf       	out	0x3d, r28	; 61
    2de6:	de bf       	out	0x3e, r29	; 62
    2de8:	df 91       	pop	r29
    2dea:	cf 91       	pop	r28
    2dec:	1f 91       	pop	r17
    2dee:	0f 91       	pop	r16
    2df0:	ff 90       	pop	r15
    2df2:	ef 90       	pop	r14
    2df4:	08 95       	ret

00002df6 <UARTWriteArray>:
    2df6:	ef 92       	push	r14
    2df8:	ff 92       	push	r15
    2dfa:	0f 93       	push	r16
    2dfc:	1f 93       	push	r17
    2dfe:	cf 93       	push	r28
    2e00:	df 93       	push	r29
    2e02:	cd b7       	in	r28, 0x3d	; 61
    2e04:	de b7       	in	r29, 0x3e	; 62
    2e06:	2a 97       	sbiw	r28, 0x0a	; 10
    2e08:	cd bf       	out	0x3d, r28	; 61
    2e0a:	de bf       	out	0x3e, r29	; 62
    2e0c:	2b 83       	std	Y+3, r18	; 0x03
    2e0e:	3c 83       	std	Y+4, r19	; 0x04
    2e10:	b7 01       	movw	r22, r14
    2e12:	42 e0       	ldi	r20, 0x02	; 2
    2e14:	50 e0       	ldi	r21, 0x00	; 0
    2e16:	8b 81       	ldd	r24, Y+3	; 0x03
    2e18:	9c 81       	ldd	r25, Y+4	; 0x04
    2e1a:	0e 94 70 0a 	call	0x14e0	; 0x14e0 <usart_serial_write_packet>
    2e1e:	2a 96       	adiw	r28, 0x0a	; 10
    2e20:	cd bf       	out	0x3d, r28	; 61
    2e22:	de bf       	out	0x3e, r29	; 62
    2e24:	df 91       	pop	r29
    2e26:	cf 91       	pop	r28
    2e28:	1f 91       	pop	r17
    2e2a:	0f 91       	pop	r16
    2e2c:	ff 90       	pop	r15
    2e2e:	ef 90       	pop	r14
    2e30:	08 95       	ret

00002e32 <gps_init>:
    2e32:	fc 01       	movw	r30, r24
    2e34:	80 e8       	ldi	r24, 0x80	; 128
    2e36:	95 e2       	ldi	r25, 0x25	; 37
    2e38:	a0 e0       	ldi	r26, 0x00	; 0
    2e3a:	b0 e0       	ldi	r27, 0x00	; 0
    2e3c:	86 83       	std	Z+6, r24	; 0x06
    2e3e:	97 83       	std	Z+7, r25	; 0x07
    2e40:	a0 87       	std	Z+8, r26	; 0x08
    2e42:	b1 87       	std	Z+9, r27	; 0x09
    2e44:	80 e8       	ldi	r24, 0x80	; 128
    2e46:	96 e0       	ldi	r25, 0x06	; 6
    2e48:	80 83       	st	Z, r24
    2e4a:	91 83       	std	Z+1, r25	; 0x01
    2e4c:	80 eb       	ldi	r24, 0xB0	; 176
    2e4e:	9a e0       	ldi	r25, 0x0A	; 10
    2e50:	82 83       	std	Z+2, r24	; 0x02
    2e52:	93 83       	std	Z+3, r25	; 0x03
    2e54:	87 e2       	ldi	r24, 0x27	; 39
    2e56:	85 83       	std	Z+5, r24	; 0x05
    2e58:	86 e2       	ldi	r24, 0x26	; 38
    2e5a:	84 83       	std	Z+4, r24	; 0x04
    2e5c:	08 95       	ret

00002e5e <uart_terminal_init>:

void uart_terminal_init()
{
    2e5e:	cf 93       	push	r28
    2e60:	df 93       	push	r29
    2e62:	cd b7       	in	r28, 0x3d	; 61
    2e64:	de b7       	in	r29, 0x3e	; 62
    2e66:	27 97       	sbiw	r28, 0x07	; 7
    2e68:	cd bf       	out	0x3d, r28	; 61
    2e6a:	de bf       	out	0x3e, r29	; 62
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    2e6c:	60 e1       	ldi	r22, 0x10	; 16
    2e6e:	85 e0       	ldi	r24, 0x05	; 5
    2e70:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
		.charlength =	UART_TERMINAL_SERIAL_CHAR_LEN,
		.paritytype =	UART_TERMINAL_SERIAL_PARITY,
		.stopbits	=	UART_TERMINAL_SERIAL_STOP_BIT
	};
	
	UART_TERMINAL_PORT.DIR |= UART_TERMINAL_TX_PIN;	// set the USART transmit pin to output
    2e74:	e0 e8       	ldi	r30, 0x80	; 128
    2e76:	f6 e0       	ldi	r31, 0x06	; 6
    2e78:	80 81       	ld	r24, Z
    2e7a:	88 60       	ori	r24, 0x08	; 8
    2e7c:	80 83       	st	Z, r24
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    2e7e:	80 ea       	ldi	r24, 0xA0	; 160
    2e80:	9a e0       	ldi	r25, 0x0A	; 10
    2e82:	80 93 3f 21 	sts	0x213F, r24	; 0x80213f <stdio_base>
    2e86:	90 93 40 21 	sts	0x2140, r25	; 0x802140 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2e8a:	89 eb       	ldi	r24, 0xB9	; 185
    2e8c:	94 e1       	ldi	r25, 0x14	; 20
    2e8e:	80 93 3d 21 	sts	0x213D, r24	; 0x80213d <ptr_put>
    2e92:	90 93 3e 21 	sts	0x213E, r25	; 0x80213e <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2e96:	80 eb       	ldi	r24, 0xB0	; 176
    2e98:	94 e1       	ldi	r25, 0x14	; 20
    2e9a:	80 93 37 21 	sts	0x2137, r24	; 0x802137 <ptr_get>
    2e9e:	90 93 38 21 	sts	0x2138, r25	; 0x802138 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    2ea2:	e6 e0       	ldi	r30, 0x06	; 6
    2ea4:	f0 e2       	ldi	r31, 0x20	; 32
    2ea6:	84 81       	ldd	r24, Z+4	; 0x04
    2ea8:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    2eaa:	85 81       	ldd	r24, Z+5	; 0x05
    2eac:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    2eae:	86 81       	ldd	r24, Z+6	; 0x06
    2eb0:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    2eb2:	80 81       	ld	r24, Z
    2eb4:	91 81       	ldd	r25, Z+1	; 0x01
    2eb6:	a2 81       	ldd	r26, Z+2	; 0x02
    2eb8:	b3 81       	ldd	r27, Z+3	; 0x03
    2eba:	89 83       	std	Y+1, r24	; 0x01
    2ebc:	9a 83       	std	Y+2, r25	; 0x02
    2ebe:	ab 83       	std	Y+3, r26	; 0x03
    2ec0:	bc 83       	std	Y+4, r27	; 0x04
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
    2ec2:	60 e1       	ldi	r22, 0x10	; 16
    2ec4:	85 e0       	ldi	r24, 0x05	; 5
    2ec6:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    2eca:	be 01       	movw	r22, r28
    2ecc:	6f 5f       	subi	r22, 0xFF	; 255
    2ece:	7f 4f       	sbci	r23, 0xFF	; 255
    2ed0:	80 ea       	ldi	r24, 0xA0	; 160
    2ed2:	9a e0       	ldi	r25, 0x0A	; 10
    2ed4:	0e 94 fe 04 	call	0x9fc	; 0x9fc <usart_init_rs232>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    2ed8:	63 ed       	ldi	r22, 0xD3	; 211
    2eda:	71 e0       	ldi	r23, 0x01	; 1
    2edc:	8e e5       	ldi	r24, 0x5E	; 94
    2ede:	9a e0       	ldi	r25, 0x0A	; 10
    2ee0:	c9 d7       	rcall	.+3986   	; 0x3e74 <fdevopen>
	
	stdio_serial_init(UART_TERMINAL_SERIAL, &usart_config); // function maps the serial output to printf
	
	
	if(DEBUG) {
		printf("\n\n\n\n\nCansat Valkyrie Initializing...\n");
    2ee2:	8c e2       	ldi	r24, 0x2C	; 44
    2ee4:	90 e2       	ldi	r25, 0x20	; 32
    2ee6:	0e 94 d3 1f 	call	0x3fa6	; 0x3fa6 <puts>
		printf("UART Initialized\n");
    2eea:	81 e5       	ldi	r24, 0x51	; 81
    2eec:	90 e2       	ldi	r25, 0x20	; 32
    2eee:	0e 94 d3 1f 	call	0x3fa6	; 0x3fa6 <puts>
	}
	}
    2ef2:	27 96       	adiw	r28, 0x07	; 7
    2ef4:	cd bf       	out	0x3d, r28	; 61
    2ef6:	de bf       	out	0x3e, r29	; 62
    2ef8:	df 91       	pop	r29
    2efa:	cf 91       	pop	r28
    2efc:	08 95       	ret

00002efe <__vector_61>:


#include "def.h"

ISR(GPS_RECEIVE_INTERRUPT_VECTOR)
{
    2efe:	1f 92       	push	r1
    2f00:	0f 92       	push	r0
    2f02:	0f b6       	in	r0, 0x3f	; 63
    2f04:	0f 92       	push	r0
    2f06:	11 24       	eor	r1, r1
    2f08:	08 b6       	in	r0, 0x38	; 56
    2f0a:	0f 92       	push	r0
    2f0c:	18 be       	out	0x38, r1	; 56
    2f0e:	09 b6       	in	r0, 0x39	; 57
    2f10:	0f 92       	push	r0
    2f12:	19 be       	out	0x39, r1	; 57
    2f14:	0b b6       	in	r0, 0x3b	; 59
    2f16:	0f 92       	push	r0
    2f18:	1b be       	out	0x3b, r1	; 59
    2f1a:	2f 93       	push	r18
    2f1c:	3f 93       	push	r19
    2f1e:	4f 93       	push	r20
    2f20:	5f 93       	push	r21
    2f22:	6f 93       	push	r22
    2f24:	7f 93       	push	r23
    2f26:	8f 93       	push	r24
    2f28:	9f 93       	push	r25
    2f2a:	af 93       	push	r26
    2f2c:	bf 93       	push	r27
    2f2e:	ef 93       	push	r30
    2f30:	ff 93       	push	r31
	//uint8_t c = GPS_USART.DATA;
	
	//printf("%i", c);
	printf("Hell");
    2f32:	82 e6       	ldi	r24, 0x62	; 98
    2f34:	90 e2       	ldi	r25, 0x20	; 32
    2f36:	9f 93       	push	r25
    2f38:	8f 93       	push	r24
    2f3a:	0e 94 c0 1f 	call	0x3f80	; 0x3f80 <printf>
		//gpgga_buff[gpgga_index] = c;
		
	}
	
	
}
    2f3e:	0f 90       	pop	r0
    2f40:	0f 90       	pop	r0
    2f42:	ff 91       	pop	r31
    2f44:	ef 91       	pop	r30
    2f46:	bf 91       	pop	r27
    2f48:	af 91       	pop	r26
    2f4a:	9f 91       	pop	r25
    2f4c:	8f 91       	pop	r24
    2f4e:	7f 91       	pop	r23
    2f50:	6f 91       	pop	r22
    2f52:	5f 91       	pop	r21
    2f54:	4f 91       	pop	r20
    2f56:	3f 91       	pop	r19
    2f58:	2f 91       	pop	r18
    2f5a:	0f 90       	pop	r0
    2f5c:	0b be       	out	0x3b, r0	; 59
    2f5e:	0f 90       	pop	r0
    2f60:	09 be       	out	0x39, r0	; 57
    2f62:	0f 90       	pop	r0
    2f64:	08 be       	out	0x38, r0	; 56
    2f66:	0f 90       	pop	r0
    2f68:	0f be       	out	0x3f, r0	; 63
    2f6a:	0f 90       	pop	r0
    2f6c:	1f 90       	pop	r1
    2f6e:	18 95       	reti

00002f70 <main>:


int main (void)
{
    2f70:	cf 93       	push	r28
    2f72:	df 93       	push	r29
    2f74:	cd b7       	in	r28, 0x3d	; 61
    2f76:	de b7       	in	r29, 0x3e	; 62
    2f78:	c0 5a       	subi	r28, 0xA0	; 160
    2f7a:	d1 09       	sbc	r29, r1
    2f7c:	cd bf       	out	0x3d, r28	; 61
    2f7e:	de bf       	out	0x3e, r29	; 62
	
	uart_device*gps = NULL;
	board_init();
    2f80:	e2 dc       	rcall	.-1596   	; 0x2946 <board_init>
	sysclk_init();
    2f82:	0e 94 a4 0a 	call	0x1548	; 0x1548 <sysclk_init>
	uart_terminal_init();
    2f86:	6b df       	rcall	.-298    	; 0x2e5e <uart_terminal_init>
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    2f88:	e0 ea       	ldi	r30, 0xA0	; 160
    2f8a:	f0 e0       	ldi	r31, 0x00	; 0
    2f8c:	87 e0       	ldi	r24, 0x07	; 7
    2f8e:	82 83       	std	Z+2, r24	; 0x02
		PMIC.CTRL &= ~PMIC_RREN_bm;
		PMIC.INTPRI = 0;
		break;

	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
    2f90:	82 81       	ldd	r24, Z+2	; 0x02
    2f92:	80 68       	ori	r24, 0x80	; 128
    2f94:	82 83       	std	Z+2, r24	; 0x02
	
	
	pmic_init();
	pmic_set_scheduling(PMIC_SCH_ROUND_ROBIN);
	cpu_irq_enable();
    2f96:	78 94       	sei
	
	printf("y are u Gay?\n");
    2f98:	87 e6       	ldi	r24, 0x67	; 103
    2f9a:	90 e2       	ldi	r25, 0x20	; 32
    2f9c:	0e 94 d3 1f 	call	0x3fa6	; 0x3fa6 <puts>
	//serv1_init();
	//spi_init_pins();
	thermistor_init();
    2fa0:	0e 94 ea 06 	call	0xdd4	; 0xdd4 <thermistor_init>
	//exampleTC();
	
	char* buff[80];
	gps_init(gps);
    2fa4:	80 e0       	ldi	r24, 0x00	; 0
    2fa6:	90 e0       	ldi	r25, 0x00	; 0
    2fa8:	44 df       	rcall	.-376    	; 0x2e32 <gps_init>
	uart_init(gps);
    2faa:	80 e0       	ldi	r24, 0x00	; 0
    2fac:	90 e0       	ldi	r25, 0x00	; 0
    2fae:	e4 dc       	rcall	.-1592   	; 0x2978 <uart_init>
    2fb0:	0f 2e       	mov	r0, r31
	UARTWriteArray(*gps, "");
    2fb2:	f0 e5       	ldi	r31, 0x50	; 80
    2fb4:	ef 2e       	mov	r14, r31
    2fb6:	f0 e2       	ldi	r31, 0x20	; 32
    2fb8:	ff 2e       	mov	r15, r31
    2fba:	f0 2d       	mov	r31, r0
    2fbc:	00 b1       	in	r16, 0x00	; 0
    2fbe:	11 b1       	in	r17, 0x01	; 1
    2fc0:	22 b1       	in	r18, 0x02	; 2
    2fc2:	33 b1       	in	r19, 0x03	; 3
    2fc4:	44 b1       	in	r20, 0x04	; 4
    2fc6:	55 b1       	in	r21, 0x05	; 5
    2fc8:	66 b1       	in	r22, 0x06	; 6
    2fca:	77 b1       	in	r23, 0x07	; 7
    2fcc:	88 b1       	in	r24, 0x08	; 8
    2fce:	99 b1       	in	r25, 0x09	; 9
    2fd0:	12 df       	rcall	.-476    	; 0x2df6 <UARTWriteArray>
    2fd2:	0f 2e       	mov	r0, r31
	UARTWriteArray(*gps, "$PMTK220,1000*2F");
    2fd4:	f4 e7       	ldi	r31, 0x74	; 116
    2fd6:	ef 2e       	mov	r14, r31
    2fd8:	f0 e2       	ldi	r31, 0x20	; 32
    2fda:	ff 2e       	mov	r15, r31
    2fdc:	f0 2d       	mov	r31, r0
    2fde:	00 b1       	in	r16, 0x00	; 0
    2fe0:	11 b1       	in	r17, 0x01	; 1
    2fe2:	22 b1       	in	r18, 0x02	; 2
    2fe4:	33 b1       	in	r19, 0x03	; 3
    2fe6:	44 b1       	in	r20, 0x04	; 4
    2fe8:	55 b1       	in	r21, 0x05	; 5
    2fea:	66 b1       	in	r22, 0x06	; 6
    2fec:	77 b1       	in	r23, 0x07	; 7
    2fee:	88 b1       	in	r24, 0x08	; 8
    2ff0:	99 b1       	in	r25, 0x09	; 9
    2ff2:	01 df       	rcall	.-510    	; 0x2df6 <UARTWriteArray>
    2ff4:	0f 2e       	mov	r0, r31
	UARTWriteArray(*gps, "$PMTK251,57600*2C");
    2ff6:	f5 e8       	ldi	r31, 0x85	; 133
    2ff8:	ef 2e       	mov	r14, r31
    2ffa:	f0 e2       	ldi	r31, 0x20	; 32
    2ffc:	ff 2e       	mov	r15, r31
    2ffe:	f0 2d       	mov	r31, r0
    3000:	00 b1       	in	r16, 0x00	; 0
    3002:	11 b1       	in	r17, 0x01	; 1
    3004:	22 b1       	in	r18, 0x02	; 2
    3006:	33 b1       	in	r19, 0x03	; 3
    3008:	44 b1       	in	r20, 0x04	; 4
    300a:	55 b1       	in	r21, 0x05	; 5
    300c:	66 b1       	in	r22, 0x06	; 6
    300e:	77 b1       	in	r23, 0x07	; 7
    3010:	88 b1       	in	r24, 0x08	; 8
    3012:	99 b1       	in	r25, 0x09	; 9
    3014:	f0 de       	rcall	.-544    	; 0x2df6 <UARTWriteArray>
    3016:	0f 2e       	mov	r0, r31
	UARTWriteArray(*gps, "$PMTK314,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*29");
    3018:	f7 e9       	ldi	r31, 0x97	; 151
    301a:	ef 2e       	mov	r14, r31
    301c:	f0 e2       	ldi	r31, 0x20	; 32
    301e:	ff 2e       	mov	r15, r31
    3020:	f0 2d       	mov	r31, r0
    3022:	00 b1       	in	r16, 0x00	; 0
    3024:	11 b1       	in	r17, 0x01	; 1
    3026:	22 b1       	in	r18, 0x02	; 2
    3028:	33 b1       	in	r19, 0x03	; 3
    302a:	44 b1       	in	r20, 0x04	; 4
    302c:	55 b1       	in	r21, 0x05	; 5
    302e:	66 b1       	in	r22, 0x06	; 6
    3030:	77 b1       	in	r23, 0x07	; 7
    3032:	88 b1       	in	r24, 0x08	; 8
    3034:	99 b1       	in	r25, 0x09	; 9
    3036:	df de       	rcall	.-578    	; 0x2df6 <UARTWriteArray>
    3038:	0f 2e       	mov	r0, r31
	
	UARTWriteArray(*gps, "$PMTK161,0*28");
    303a:	f9 ec       	ldi	r31, 0xC9	; 201
    303c:	ef 2e       	mov	r14, r31
    303e:	f0 e2       	ldi	r31, 0x20	; 32
    3040:	ff 2e       	mov	r15, r31
    3042:	f0 2d       	mov	r31, r0
    3044:	00 b1       	in	r16, 0x00	; 0
    3046:	11 b1       	in	r17, 0x01	; 1
    3048:	22 b1       	in	r18, 0x02	; 2
    304a:	33 b1       	in	r19, 0x03	; 3
    304c:	44 b1       	in	r20, 0x04	; 4
    304e:	55 b1       	in	r21, 0x05	; 5
    3050:	66 b1       	in	r22, 0x06	; 6
    3052:	77 b1       	in	r23, 0x07	; 7
    3054:	88 b1       	in	r24, 0x08	; 8
    3056:	99 b1       	in	r25, 0x09	; 9
    3058:	ce de       	rcall	.-612    	; 0x2df6 <UARTWriteArray>
    305a:	ce 01       	movw	r24, r28
	UARTReadArray(*gps,buff);
    305c:	01 96       	adiw	r24, 0x01	; 1
    305e:	6c 01       	movw	r12, r24
    3060:	7c 01       	movw	r14, r24
    3062:	00 b1       	in	r16, 0x00	; 0
    3064:	11 b1       	in	r17, 0x01	; 1
    3066:	22 b1       	in	r18, 0x02	; 2
    3068:	33 b1       	in	r19, 0x03	; 3
    306a:	44 b1       	in	r20, 0x04	; 4
    306c:	55 b1       	in	r21, 0x05	; 5
    306e:	66 b1       	in	r22, 0x06	; 6
    3070:	77 b1       	in	r23, 0x07	; 7
    3072:	88 b1       	in	r24, 0x08	; 8
    3074:	99 b1       	in	r25, 0x09	; 9
    3076:	a1 de       	rcall	.-702    	; 0x2dba <UARTReadArray>
	printf(buff);
    3078:	df 92       	push	r13
    307a:	cf 92       	push	r12
    307c:	81 d7       	rcall	.+3842   	; 0x3f80 <printf>
    307e:	0f 90       	pop	r0
    3080:	0f 90       	pop	r0
    3082:	56 01       	movw	r10, r12
	while (1) {
		//long pressure = getPressure();
		//UARTWriteArray(*gps, "$PMTK104*37");
		UARTWriteArray(*gps, "$PMTK161,0*28");
		int tempura = getTemperature();
		UARTReadArray(*gps, buff);
    3084:	0f 2e       	mov	r0, r31
		printf("%s",buff);
    3086:	f7 ed       	ldi	r31, 0xD7	; 215
    3088:	cf 2e       	mov	r12, r31
    308a:	f0 e2       	ldi	r31, 0x20	; 32
    308c:	df 2e       	mov	r13, r31
    308e:	f0 2d       	mov	r31, r0
    3090:	0f 2e       	mov	r0, r31
	/* This skeleton code simply sets the LED to the state of the button. */
	
	while (1) {
		//long pressure = getPressure();
		//UARTWriteArray(*gps, "$PMTK104*37");
		UARTWriteArray(*gps, "$PMTK161,0*28");
    3092:	f9 ec       	ldi	r31, 0xC9	; 201
    3094:	ef 2e       	mov	r14, r31
    3096:	f0 e2       	ldi	r31, 0x20	; 32
    3098:	ff 2e       	mov	r15, r31
    309a:	f0 2d       	mov	r31, r0
    309c:	00 b1       	in	r16, 0x00	; 0
    309e:	11 b1       	in	r17, 0x01	; 1
    30a0:	22 b1       	in	r18, 0x02	; 2
    30a2:	33 b1       	in	r19, 0x03	; 3
    30a4:	44 b1       	in	r20, 0x04	; 4
    30a6:	55 b1       	in	r21, 0x05	; 5
    30a8:	66 b1       	in	r22, 0x06	; 6
    30aa:	77 b1       	in	r23, 0x07	; 7
    30ac:	88 b1       	in	r24, 0x08	; 8
    30ae:	99 b1       	in	r25, 0x09	; 9
    30b0:	a2 de       	rcall	.-700    	; 0x2df6 <UARTWriteArray>
    30b2:	0e 94 f4 06 	call	0xde8	; 0xde8 <getTemperature>
		int tempura = getTemperature();
		UARTReadArray(*gps, buff);
    30b6:	75 01       	movw	r14, r10
    30b8:	00 b1       	in	r16, 0x00	; 0
    30ba:	11 b1       	in	r17, 0x01	; 1
    30bc:	22 b1       	in	r18, 0x02	; 2
    30be:	33 b1       	in	r19, 0x03	; 3
    30c0:	44 b1       	in	r20, 0x04	; 4
    30c2:	55 b1       	in	r21, 0x05	; 5
    30c4:	66 b1       	in	r22, 0x06	; 6
    30c6:	77 b1       	in	r23, 0x07	; 7
    30c8:	88 b1       	in	r24, 0x08	; 8
    30ca:	99 b1       	in	r25, 0x09	; 9
    30cc:	76 de       	rcall	.-788    	; 0x2dba <UARTReadArray>
		printf("%s",buff);
    30ce:	bf 92       	push	r11
    30d0:	af 92       	push	r10
    30d2:	df 92       	push	r13
    30d4:	cf 92       	push	r12
    30d6:	54 d7       	rcall	.+3752   	; 0x3f80 <printf>
    30d8:	0f 90       	pop	r0
    30da:	0f 90       	pop	r0
    30dc:	0f 90       	pop	r0
    30de:	0f 90       	pop	r0
    30e0:	d7 cf       	rjmp	.-82     	; 0x3090 <main+0x120>

000030e2 <__subsf3>:
    30e2:	50 58       	subi	r21, 0x80	; 128

000030e4 <__addsf3>:
    30e4:	bb 27       	eor	r27, r27
    30e6:	aa 27       	eor	r26, r26
    30e8:	0e d0       	rcall	.+28     	; 0x3106 <__addsf3x>
    30ea:	1c c1       	rjmp	.+568    	; 0x3324 <__fp_round>
    30ec:	0d d1       	rcall	.+538    	; 0x3308 <__fp_pscA>
    30ee:	30 f0       	brcs	.+12     	; 0x30fc <__addsf3+0x18>
    30f0:	12 d1       	rcall	.+548    	; 0x3316 <__fp_pscB>
    30f2:	20 f0       	brcs	.+8      	; 0x30fc <__addsf3+0x18>
    30f4:	31 f4       	brne	.+12     	; 0x3102 <__addsf3+0x1e>
    30f6:	9f 3f       	cpi	r25, 0xFF	; 255
    30f8:	11 f4       	brne	.+4      	; 0x30fe <__addsf3+0x1a>
    30fa:	1e f4       	brtc	.+6      	; 0x3102 <__addsf3+0x1e>
    30fc:	02 c1       	rjmp	.+516    	; 0x3302 <__fp_nan>
    30fe:	0e f4       	brtc	.+2      	; 0x3102 <__addsf3+0x1e>
    3100:	e0 95       	com	r30
    3102:	e7 fb       	bst	r30, 7
    3104:	f8 c0       	rjmp	.+496    	; 0x32f6 <__fp_inf>

00003106 <__addsf3x>:
    3106:	e9 2f       	mov	r30, r25
    3108:	1e d1       	rcall	.+572    	; 0x3346 <__fp_split3>
    310a:	80 f3       	brcs	.-32     	; 0x30ec <__addsf3+0x8>
    310c:	ba 17       	cp	r27, r26
    310e:	62 07       	cpc	r22, r18
    3110:	73 07       	cpc	r23, r19
    3112:	84 07       	cpc	r24, r20
    3114:	95 07       	cpc	r25, r21
    3116:	18 f0       	brcs	.+6      	; 0x311e <__addsf3x+0x18>
    3118:	71 f4       	brne	.+28     	; 0x3136 <__addsf3x+0x30>
    311a:	9e f5       	brtc	.+102    	; 0x3182 <__addsf3x+0x7c>
    311c:	36 c1       	rjmp	.+620    	; 0x338a <__fp_zero>
    311e:	0e f4       	brtc	.+2      	; 0x3122 <__addsf3x+0x1c>
    3120:	e0 95       	com	r30
    3122:	0b 2e       	mov	r0, r27
    3124:	ba 2f       	mov	r27, r26
    3126:	a0 2d       	mov	r26, r0
    3128:	0b 01       	movw	r0, r22
    312a:	b9 01       	movw	r22, r18
    312c:	90 01       	movw	r18, r0
    312e:	0c 01       	movw	r0, r24
    3130:	ca 01       	movw	r24, r20
    3132:	a0 01       	movw	r20, r0
    3134:	11 24       	eor	r1, r1
    3136:	ff 27       	eor	r31, r31
    3138:	59 1b       	sub	r21, r25
    313a:	99 f0       	breq	.+38     	; 0x3162 <__addsf3x+0x5c>
    313c:	59 3f       	cpi	r21, 0xF9	; 249
    313e:	50 f4       	brcc	.+20     	; 0x3154 <__addsf3x+0x4e>
    3140:	50 3e       	cpi	r21, 0xE0	; 224
    3142:	68 f1       	brcs	.+90     	; 0x319e <__addsf3x+0x98>
    3144:	1a 16       	cp	r1, r26
    3146:	f0 40       	sbci	r31, 0x00	; 0
    3148:	a2 2f       	mov	r26, r18
    314a:	23 2f       	mov	r18, r19
    314c:	34 2f       	mov	r19, r20
    314e:	44 27       	eor	r20, r20
    3150:	58 5f       	subi	r21, 0xF8	; 248
    3152:	f3 cf       	rjmp	.-26     	; 0x313a <__addsf3x+0x34>
    3154:	46 95       	lsr	r20
    3156:	37 95       	ror	r19
    3158:	27 95       	ror	r18
    315a:	a7 95       	ror	r26
    315c:	f0 40       	sbci	r31, 0x00	; 0
    315e:	53 95       	inc	r21
    3160:	c9 f7       	brne	.-14     	; 0x3154 <__addsf3x+0x4e>
    3162:	7e f4       	brtc	.+30     	; 0x3182 <__addsf3x+0x7c>
    3164:	1f 16       	cp	r1, r31
    3166:	ba 0b       	sbc	r27, r26
    3168:	62 0b       	sbc	r22, r18
    316a:	73 0b       	sbc	r23, r19
    316c:	84 0b       	sbc	r24, r20
    316e:	ba f0       	brmi	.+46     	; 0x319e <__addsf3x+0x98>
    3170:	91 50       	subi	r25, 0x01	; 1
    3172:	a1 f0       	breq	.+40     	; 0x319c <__addsf3x+0x96>
    3174:	ff 0f       	add	r31, r31
    3176:	bb 1f       	adc	r27, r27
    3178:	66 1f       	adc	r22, r22
    317a:	77 1f       	adc	r23, r23
    317c:	88 1f       	adc	r24, r24
    317e:	c2 f7       	brpl	.-16     	; 0x3170 <__addsf3x+0x6a>
    3180:	0e c0       	rjmp	.+28     	; 0x319e <__addsf3x+0x98>
    3182:	ba 0f       	add	r27, r26
    3184:	62 1f       	adc	r22, r18
    3186:	73 1f       	adc	r23, r19
    3188:	84 1f       	adc	r24, r20
    318a:	48 f4       	brcc	.+18     	; 0x319e <__addsf3x+0x98>
    318c:	87 95       	ror	r24
    318e:	77 95       	ror	r23
    3190:	67 95       	ror	r22
    3192:	b7 95       	ror	r27
    3194:	f7 95       	ror	r31
    3196:	9e 3f       	cpi	r25, 0xFE	; 254
    3198:	08 f0       	brcs	.+2      	; 0x319c <__addsf3x+0x96>
    319a:	b3 cf       	rjmp	.-154    	; 0x3102 <__addsf3+0x1e>
    319c:	93 95       	inc	r25
    319e:	88 0f       	add	r24, r24
    31a0:	08 f0       	brcs	.+2      	; 0x31a4 <__addsf3x+0x9e>
    31a2:	99 27       	eor	r25, r25
    31a4:	ee 0f       	add	r30, r30
    31a6:	97 95       	ror	r25
    31a8:	87 95       	ror	r24
    31aa:	08 95       	ret

000031ac <__divsf3>:
    31ac:	0c d0       	rcall	.+24     	; 0x31c6 <__divsf3x>
    31ae:	ba c0       	rjmp	.+372    	; 0x3324 <__fp_round>
    31b0:	b2 d0       	rcall	.+356    	; 0x3316 <__fp_pscB>
    31b2:	40 f0       	brcs	.+16     	; 0x31c4 <__divsf3+0x18>
    31b4:	a9 d0       	rcall	.+338    	; 0x3308 <__fp_pscA>
    31b6:	30 f0       	brcs	.+12     	; 0x31c4 <__divsf3+0x18>
    31b8:	21 f4       	brne	.+8      	; 0x31c2 <__divsf3+0x16>
    31ba:	5f 3f       	cpi	r21, 0xFF	; 255
    31bc:	19 f0       	breq	.+6      	; 0x31c4 <__divsf3+0x18>
    31be:	9b c0       	rjmp	.+310    	; 0x32f6 <__fp_inf>
    31c0:	51 11       	cpse	r21, r1
    31c2:	e4 c0       	rjmp	.+456    	; 0x338c <__fp_szero>
    31c4:	9e c0       	rjmp	.+316    	; 0x3302 <__fp_nan>

000031c6 <__divsf3x>:
    31c6:	bf d0       	rcall	.+382    	; 0x3346 <__fp_split3>
    31c8:	98 f3       	brcs	.-26     	; 0x31b0 <__divsf3+0x4>

000031ca <__divsf3_pse>:
    31ca:	99 23       	and	r25, r25
    31cc:	c9 f3       	breq	.-14     	; 0x31c0 <__divsf3+0x14>
    31ce:	55 23       	and	r21, r21
    31d0:	b1 f3       	breq	.-20     	; 0x31be <__divsf3+0x12>
    31d2:	95 1b       	sub	r25, r21
    31d4:	55 0b       	sbc	r21, r21
    31d6:	bb 27       	eor	r27, r27
    31d8:	aa 27       	eor	r26, r26
    31da:	62 17       	cp	r22, r18
    31dc:	73 07       	cpc	r23, r19
    31de:	84 07       	cpc	r24, r20
    31e0:	38 f0       	brcs	.+14     	; 0x31f0 <__divsf3_pse+0x26>
    31e2:	9f 5f       	subi	r25, 0xFF	; 255
    31e4:	5f 4f       	sbci	r21, 0xFF	; 255
    31e6:	22 0f       	add	r18, r18
    31e8:	33 1f       	adc	r19, r19
    31ea:	44 1f       	adc	r20, r20
    31ec:	aa 1f       	adc	r26, r26
    31ee:	a9 f3       	breq	.-22     	; 0x31da <__divsf3_pse+0x10>
    31f0:	33 d0       	rcall	.+102    	; 0x3258 <__divsf3_pse+0x8e>
    31f2:	0e 2e       	mov	r0, r30
    31f4:	3a f0       	brmi	.+14     	; 0x3204 <__divsf3_pse+0x3a>
    31f6:	e0 e8       	ldi	r30, 0x80	; 128
    31f8:	30 d0       	rcall	.+96     	; 0x325a <__divsf3_pse+0x90>
    31fa:	91 50       	subi	r25, 0x01	; 1
    31fc:	50 40       	sbci	r21, 0x00	; 0
    31fe:	e6 95       	lsr	r30
    3200:	00 1c       	adc	r0, r0
    3202:	ca f7       	brpl	.-14     	; 0x31f6 <__divsf3_pse+0x2c>
    3204:	29 d0       	rcall	.+82     	; 0x3258 <__divsf3_pse+0x8e>
    3206:	fe 2f       	mov	r31, r30
    3208:	27 d0       	rcall	.+78     	; 0x3258 <__divsf3_pse+0x8e>
    320a:	66 0f       	add	r22, r22
    320c:	77 1f       	adc	r23, r23
    320e:	88 1f       	adc	r24, r24
    3210:	bb 1f       	adc	r27, r27
    3212:	26 17       	cp	r18, r22
    3214:	37 07       	cpc	r19, r23
    3216:	48 07       	cpc	r20, r24
    3218:	ab 07       	cpc	r26, r27
    321a:	b0 e8       	ldi	r27, 0x80	; 128
    321c:	09 f0       	breq	.+2      	; 0x3220 <__divsf3_pse+0x56>
    321e:	bb 0b       	sbc	r27, r27
    3220:	80 2d       	mov	r24, r0
    3222:	bf 01       	movw	r22, r30
    3224:	ff 27       	eor	r31, r31
    3226:	93 58       	subi	r25, 0x83	; 131
    3228:	5f 4f       	sbci	r21, 0xFF	; 255
    322a:	2a f0       	brmi	.+10     	; 0x3236 <__divsf3_pse+0x6c>
    322c:	9e 3f       	cpi	r25, 0xFE	; 254
    322e:	51 05       	cpc	r21, r1
    3230:	68 f0       	brcs	.+26     	; 0x324c <__divsf3_pse+0x82>
    3232:	61 c0       	rjmp	.+194    	; 0x32f6 <__fp_inf>
    3234:	ab c0       	rjmp	.+342    	; 0x338c <__fp_szero>
    3236:	5f 3f       	cpi	r21, 0xFF	; 255
    3238:	ec f3       	brlt	.-6      	; 0x3234 <__divsf3_pse+0x6a>
    323a:	98 3e       	cpi	r25, 0xE8	; 232
    323c:	dc f3       	brlt	.-10     	; 0x3234 <__divsf3_pse+0x6a>
    323e:	86 95       	lsr	r24
    3240:	77 95       	ror	r23
    3242:	67 95       	ror	r22
    3244:	b7 95       	ror	r27
    3246:	f7 95       	ror	r31
    3248:	9f 5f       	subi	r25, 0xFF	; 255
    324a:	c9 f7       	brne	.-14     	; 0x323e <__divsf3_pse+0x74>
    324c:	88 0f       	add	r24, r24
    324e:	91 1d       	adc	r25, r1
    3250:	96 95       	lsr	r25
    3252:	87 95       	ror	r24
    3254:	97 f9       	bld	r25, 7
    3256:	08 95       	ret
    3258:	e1 e0       	ldi	r30, 0x01	; 1
    325a:	66 0f       	add	r22, r22
    325c:	77 1f       	adc	r23, r23
    325e:	88 1f       	adc	r24, r24
    3260:	bb 1f       	adc	r27, r27
    3262:	62 17       	cp	r22, r18
    3264:	73 07       	cpc	r23, r19
    3266:	84 07       	cpc	r24, r20
    3268:	ba 07       	cpc	r27, r26
    326a:	20 f0       	brcs	.+8      	; 0x3274 <__divsf3_pse+0xaa>
    326c:	62 1b       	sub	r22, r18
    326e:	73 0b       	sbc	r23, r19
    3270:	84 0b       	sbc	r24, r20
    3272:	ba 0b       	sbc	r27, r26
    3274:	ee 1f       	adc	r30, r30
    3276:	88 f7       	brcc	.-30     	; 0x325a <__divsf3_pse+0x90>
    3278:	e0 95       	com	r30
    327a:	08 95       	ret

0000327c <__floatunsisf>:
    327c:	e8 94       	clt
    327e:	09 c0       	rjmp	.+18     	; 0x3292 <__floatsisf+0x12>

00003280 <__floatsisf>:
    3280:	97 fb       	bst	r25, 7
    3282:	3e f4       	brtc	.+14     	; 0x3292 <__floatsisf+0x12>
    3284:	90 95       	com	r25
    3286:	80 95       	com	r24
    3288:	70 95       	com	r23
    328a:	61 95       	neg	r22
    328c:	7f 4f       	sbci	r23, 0xFF	; 255
    328e:	8f 4f       	sbci	r24, 0xFF	; 255
    3290:	9f 4f       	sbci	r25, 0xFF	; 255
    3292:	99 23       	and	r25, r25
    3294:	a9 f0       	breq	.+42     	; 0x32c0 <__floatsisf+0x40>
    3296:	f9 2f       	mov	r31, r25
    3298:	96 e9       	ldi	r25, 0x96	; 150
    329a:	bb 27       	eor	r27, r27
    329c:	93 95       	inc	r25
    329e:	f6 95       	lsr	r31
    32a0:	87 95       	ror	r24
    32a2:	77 95       	ror	r23
    32a4:	67 95       	ror	r22
    32a6:	b7 95       	ror	r27
    32a8:	f1 11       	cpse	r31, r1
    32aa:	f8 cf       	rjmp	.-16     	; 0x329c <__floatsisf+0x1c>
    32ac:	fa f4       	brpl	.+62     	; 0x32ec <__floatsisf+0x6c>
    32ae:	bb 0f       	add	r27, r27
    32b0:	11 f4       	brne	.+4      	; 0x32b6 <__floatsisf+0x36>
    32b2:	60 ff       	sbrs	r22, 0
    32b4:	1b c0       	rjmp	.+54     	; 0x32ec <__floatsisf+0x6c>
    32b6:	6f 5f       	subi	r22, 0xFF	; 255
    32b8:	7f 4f       	sbci	r23, 0xFF	; 255
    32ba:	8f 4f       	sbci	r24, 0xFF	; 255
    32bc:	9f 4f       	sbci	r25, 0xFF	; 255
    32be:	16 c0       	rjmp	.+44     	; 0x32ec <__floatsisf+0x6c>
    32c0:	88 23       	and	r24, r24
    32c2:	11 f0       	breq	.+4      	; 0x32c8 <__floatsisf+0x48>
    32c4:	96 e9       	ldi	r25, 0x96	; 150
    32c6:	11 c0       	rjmp	.+34     	; 0x32ea <__floatsisf+0x6a>
    32c8:	77 23       	and	r23, r23
    32ca:	21 f0       	breq	.+8      	; 0x32d4 <__floatsisf+0x54>
    32cc:	9e e8       	ldi	r25, 0x8E	; 142
    32ce:	87 2f       	mov	r24, r23
    32d0:	76 2f       	mov	r23, r22
    32d2:	05 c0       	rjmp	.+10     	; 0x32de <__floatsisf+0x5e>
    32d4:	66 23       	and	r22, r22
    32d6:	71 f0       	breq	.+28     	; 0x32f4 <__floatsisf+0x74>
    32d8:	96 e8       	ldi	r25, 0x86	; 134
    32da:	86 2f       	mov	r24, r22
    32dc:	70 e0       	ldi	r23, 0x00	; 0
    32de:	60 e0       	ldi	r22, 0x00	; 0
    32e0:	2a f0       	brmi	.+10     	; 0x32ec <__floatsisf+0x6c>
    32e2:	9a 95       	dec	r25
    32e4:	66 0f       	add	r22, r22
    32e6:	77 1f       	adc	r23, r23
    32e8:	88 1f       	adc	r24, r24
    32ea:	da f7       	brpl	.-10     	; 0x32e2 <__floatsisf+0x62>
    32ec:	88 0f       	add	r24, r24
    32ee:	96 95       	lsr	r25
    32f0:	87 95       	ror	r24
    32f2:	97 f9       	bld	r25, 7
    32f4:	08 95       	ret

000032f6 <__fp_inf>:
    32f6:	97 f9       	bld	r25, 7
    32f8:	9f 67       	ori	r25, 0x7F	; 127
    32fa:	80 e8       	ldi	r24, 0x80	; 128
    32fc:	70 e0       	ldi	r23, 0x00	; 0
    32fe:	60 e0       	ldi	r22, 0x00	; 0
    3300:	08 95       	ret

00003302 <__fp_nan>:
    3302:	9f ef       	ldi	r25, 0xFF	; 255
    3304:	80 ec       	ldi	r24, 0xC0	; 192
    3306:	08 95       	ret

00003308 <__fp_pscA>:
    3308:	00 24       	eor	r0, r0
    330a:	0a 94       	dec	r0
    330c:	16 16       	cp	r1, r22
    330e:	17 06       	cpc	r1, r23
    3310:	18 06       	cpc	r1, r24
    3312:	09 06       	cpc	r0, r25
    3314:	08 95       	ret

00003316 <__fp_pscB>:
    3316:	00 24       	eor	r0, r0
    3318:	0a 94       	dec	r0
    331a:	12 16       	cp	r1, r18
    331c:	13 06       	cpc	r1, r19
    331e:	14 06       	cpc	r1, r20
    3320:	05 06       	cpc	r0, r21
    3322:	08 95       	ret

00003324 <__fp_round>:
    3324:	09 2e       	mov	r0, r25
    3326:	03 94       	inc	r0
    3328:	00 0c       	add	r0, r0
    332a:	11 f4       	brne	.+4      	; 0x3330 <__fp_round+0xc>
    332c:	88 23       	and	r24, r24
    332e:	52 f0       	brmi	.+20     	; 0x3344 <__fp_round+0x20>
    3330:	bb 0f       	add	r27, r27
    3332:	40 f4       	brcc	.+16     	; 0x3344 <__fp_round+0x20>
    3334:	bf 2b       	or	r27, r31
    3336:	11 f4       	brne	.+4      	; 0x333c <__fp_round+0x18>
    3338:	60 ff       	sbrs	r22, 0
    333a:	04 c0       	rjmp	.+8      	; 0x3344 <__fp_round+0x20>
    333c:	6f 5f       	subi	r22, 0xFF	; 255
    333e:	7f 4f       	sbci	r23, 0xFF	; 255
    3340:	8f 4f       	sbci	r24, 0xFF	; 255
    3342:	9f 4f       	sbci	r25, 0xFF	; 255
    3344:	08 95       	ret

00003346 <__fp_split3>:
    3346:	57 fd       	sbrc	r21, 7
    3348:	90 58       	subi	r25, 0x80	; 128
    334a:	44 0f       	add	r20, r20
    334c:	55 1f       	adc	r21, r21
    334e:	59 f0       	breq	.+22     	; 0x3366 <__fp_splitA+0x10>
    3350:	5f 3f       	cpi	r21, 0xFF	; 255
    3352:	71 f0       	breq	.+28     	; 0x3370 <__fp_splitA+0x1a>
    3354:	47 95       	ror	r20

00003356 <__fp_splitA>:
    3356:	88 0f       	add	r24, r24
    3358:	97 fb       	bst	r25, 7
    335a:	99 1f       	adc	r25, r25
    335c:	61 f0       	breq	.+24     	; 0x3376 <__fp_splitA+0x20>
    335e:	9f 3f       	cpi	r25, 0xFF	; 255
    3360:	79 f0       	breq	.+30     	; 0x3380 <__fp_splitA+0x2a>
    3362:	87 95       	ror	r24
    3364:	08 95       	ret
    3366:	12 16       	cp	r1, r18
    3368:	13 06       	cpc	r1, r19
    336a:	14 06       	cpc	r1, r20
    336c:	55 1f       	adc	r21, r21
    336e:	f2 cf       	rjmp	.-28     	; 0x3354 <__fp_split3+0xe>
    3370:	46 95       	lsr	r20
    3372:	f1 df       	rcall	.-30     	; 0x3356 <__fp_splitA>
    3374:	08 c0       	rjmp	.+16     	; 0x3386 <__fp_splitA+0x30>
    3376:	16 16       	cp	r1, r22
    3378:	17 06       	cpc	r1, r23
    337a:	18 06       	cpc	r1, r24
    337c:	99 1f       	adc	r25, r25
    337e:	f1 cf       	rjmp	.-30     	; 0x3362 <__fp_splitA+0xc>
    3380:	86 95       	lsr	r24
    3382:	71 05       	cpc	r23, r1
    3384:	61 05       	cpc	r22, r1
    3386:	08 94       	sec
    3388:	08 95       	ret

0000338a <__fp_zero>:
    338a:	e8 94       	clt

0000338c <__fp_szero>:
    338c:	bb 27       	eor	r27, r27
    338e:	66 27       	eor	r22, r22
    3390:	77 27       	eor	r23, r23
    3392:	cb 01       	movw	r24, r22
    3394:	97 f9       	bld	r25, 7
    3396:	08 95       	ret
    3398:	0e f0       	brts	.+2      	; 0x339c <__fp_szero+0x10>
    339a:	a6 c0       	rjmp	.+332    	; 0x34e8 <__fp_mpack>
    339c:	b2 cf       	rjmp	.-156    	; 0x3302 <__fp_nan>
    339e:	68 94       	set
    33a0:	aa cf       	rjmp	.-172    	; 0x32f6 <__fp_inf>

000033a2 <log>:
    33a2:	d9 df       	rcall	.-78     	; 0x3356 <__fp_splitA>
    33a4:	c8 f3       	brcs	.-14     	; 0x3398 <__fp_szero+0xc>
    33a6:	99 23       	and	r25, r25
    33a8:	d1 f3       	breq	.-12     	; 0x339e <__fp_szero+0x12>
    33aa:	c6 f3       	brts	.-16     	; 0x339c <__fp_szero+0x10>
    33ac:	df 93       	push	r29
    33ae:	cf 93       	push	r28
    33b0:	1f 93       	push	r17
    33b2:	0f 93       	push	r16
    33b4:	ff 92       	push	r15
    33b6:	c9 2f       	mov	r28, r25
    33b8:	dd 27       	eor	r29, r29
    33ba:	88 23       	and	r24, r24
    33bc:	2a f0       	brmi	.+10     	; 0x33c8 <log+0x26>
    33be:	21 97       	sbiw	r28, 0x01	; 1
    33c0:	66 0f       	add	r22, r22
    33c2:	77 1f       	adc	r23, r23
    33c4:	88 1f       	adc	r24, r24
    33c6:	da f7       	brpl	.-10     	; 0x33be <log+0x1c>
    33c8:	20 e0       	ldi	r18, 0x00	; 0
    33ca:	30 e0       	ldi	r19, 0x00	; 0
    33cc:	40 e8       	ldi	r20, 0x80	; 128
    33ce:	5f eb       	ldi	r21, 0xBF	; 191
    33d0:	9f e3       	ldi	r25, 0x3F	; 63
    33d2:	88 39       	cpi	r24, 0x98	; 152
    33d4:	20 f0       	brcs	.+8      	; 0x33de <log+0x3c>
    33d6:	80 3e       	cpi	r24, 0xE0	; 224
    33d8:	30 f0       	brcs	.+12     	; 0x33e6 <log+0x44>
    33da:	21 96       	adiw	r28, 0x01	; 1
    33dc:	8f 77       	andi	r24, 0x7F	; 127
    33de:	82 de       	rcall	.-764    	; 0x30e4 <__addsf3>
    33e0:	ec ef       	ldi	r30, 0xFC	; 252
    33e2:	f1 e0       	ldi	r31, 0x01	; 1
    33e4:	03 c0       	rjmp	.+6      	; 0x33ec <log+0x4a>
    33e6:	7e de       	rcall	.-772    	; 0x30e4 <__addsf3>
    33e8:	e9 e2       	ldi	r30, 0x29	; 41
    33ea:	f2 e0       	ldi	r31, 0x02	; 2
    33ec:	8b d0       	rcall	.+278    	; 0x3504 <__fp_powser>
    33ee:	8b 01       	movw	r16, r22
    33f0:	be 01       	movw	r22, r28
    33f2:	ec 01       	movw	r28, r24
    33f4:	fb 2e       	mov	r15, r27
    33f6:	6f 57       	subi	r22, 0x7F	; 127
    33f8:	71 09       	sbc	r23, r1
    33fa:	75 95       	asr	r23
    33fc:	77 1f       	adc	r23, r23
    33fe:	88 0b       	sbc	r24, r24
    3400:	99 0b       	sbc	r25, r25
    3402:	3e df       	rcall	.-388    	; 0x3280 <__floatsisf>
    3404:	28 e1       	ldi	r18, 0x18	; 24
    3406:	32 e7       	ldi	r19, 0x72	; 114
    3408:	41 e3       	ldi	r20, 0x31	; 49
    340a:	5f e3       	ldi	r21, 0x3F	; 63
    340c:	16 d0       	rcall	.+44     	; 0x343a <__mulsf3x>
    340e:	af 2d       	mov	r26, r15
    3410:	98 01       	movw	r18, r16
    3412:	ae 01       	movw	r20, r28
    3414:	ff 90       	pop	r15
    3416:	0f 91       	pop	r16
    3418:	1f 91       	pop	r17
    341a:	cf 91       	pop	r28
    341c:	df 91       	pop	r29
    341e:	73 de       	rcall	.-794    	; 0x3106 <__addsf3x>
    3420:	81 cf       	rjmp	.-254    	; 0x3324 <__fp_round>

00003422 <__mulsf3>:
    3422:	0b d0       	rcall	.+22     	; 0x343a <__mulsf3x>
    3424:	7f cf       	rjmp	.-258    	; 0x3324 <__fp_round>
    3426:	70 df       	rcall	.-288    	; 0x3308 <__fp_pscA>
    3428:	28 f0       	brcs	.+10     	; 0x3434 <__mulsf3+0x12>
    342a:	75 df       	rcall	.-278    	; 0x3316 <__fp_pscB>
    342c:	18 f0       	brcs	.+6      	; 0x3434 <__mulsf3+0x12>
    342e:	95 23       	and	r25, r21
    3430:	09 f0       	breq	.+2      	; 0x3434 <__mulsf3+0x12>
    3432:	61 cf       	rjmp	.-318    	; 0x32f6 <__fp_inf>
    3434:	66 cf       	rjmp	.-308    	; 0x3302 <__fp_nan>
    3436:	11 24       	eor	r1, r1
    3438:	a9 cf       	rjmp	.-174    	; 0x338c <__fp_szero>

0000343a <__mulsf3x>:
    343a:	85 df       	rcall	.-246    	; 0x3346 <__fp_split3>
    343c:	a0 f3       	brcs	.-24     	; 0x3426 <__mulsf3+0x4>

0000343e <__mulsf3_pse>:
    343e:	95 9f       	mul	r25, r21
    3440:	d1 f3       	breq	.-12     	; 0x3436 <__mulsf3+0x14>
    3442:	95 0f       	add	r25, r21
    3444:	50 e0       	ldi	r21, 0x00	; 0
    3446:	55 1f       	adc	r21, r21
    3448:	62 9f       	mul	r22, r18
    344a:	f0 01       	movw	r30, r0
    344c:	72 9f       	mul	r23, r18
    344e:	bb 27       	eor	r27, r27
    3450:	f0 0d       	add	r31, r0
    3452:	b1 1d       	adc	r27, r1
    3454:	63 9f       	mul	r22, r19
    3456:	aa 27       	eor	r26, r26
    3458:	f0 0d       	add	r31, r0
    345a:	b1 1d       	adc	r27, r1
    345c:	aa 1f       	adc	r26, r26
    345e:	64 9f       	mul	r22, r20
    3460:	66 27       	eor	r22, r22
    3462:	b0 0d       	add	r27, r0
    3464:	a1 1d       	adc	r26, r1
    3466:	66 1f       	adc	r22, r22
    3468:	82 9f       	mul	r24, r18
    346a:	22 27       	eor	r18, r18
    346c:	b0 0d       	add	r27, r0
    346e:	a1 1d       	adc	r26, r1
    3470:	62 1f       	adc	r22, r18
    3472:	73 9f       	mul	r23, r19
    3474:	b0 0d       	add	r27, r0
    3476:	a1 1d       	adc	r26, r1
    3478:	62 1f       	adc	r22, r18
    347a:	83 9f       	mul	r24, r19
    347c:	a0 0d       	add	r26, r0
    347e:	61 1d       	adc	r22, r1
    3480:	22 1f       	adc	r18, r18
    3482:	74 9f       	mul	r23, r20
    3484:	33 27       	eor	r19, r19
    3486:	a0 0d       	add	r26, r0
    3488:	61 1d       	adc	r22, r1
    348a:	23 1f       	adc	r18, r19
    348c:	84 9f       	mul	r24, r20
    348e:	60 0d       	add	r22, r0
    3490:	21 1d       	adc	r18, r1
    3492:	82 2f       	mov	r24, r18
    3494:	76 2f       	mov	r23, r22
    3496:	6a 2f       	mov	r22, r26
    3498:	11 24       	eor	r1, r1
    349a:	9f 57       	subi	r25, 0x7F	; 127
    349c:	50 40       	sbci	r21, 0x00	; 0
    349e:	8a f0       	brmi	.+34     	; 0x34c2 <__mulsf3_pse+0x84>
    34a0:	e1 f0       	breq	.+56     	; 0x34da <__mulsf3_pse+0x9c>
    34a2:	88 23       	and	r24, r24
    34a4:	4a f0       	brmi	.+18     	; 0x34b8 <__mulsf3_pse+0x7a>
    34a6:	ee 0f       	add	r30, r30
    34a8:	ff 1f       	adc	r31, r31
    34aa:	bb 1f       	adc	r27, r27
    34ac:	66 1f       	adc	r22, r22
    34ae:	77 1f       	adc	r23, r23
    34b0:	88 1f       	adc	r24, r24
    34b2:	91 50       	subi	r25, 0x01	; 1
    34b4:	50 40       	sbci	r21, 0x00	; 0
    34b6:	a9 f7       	brne	.-22     	; 0x34a2 <__mulsf3_pse+0x64>
    34b8:	9e 3f       	cpi	r25, 0xFE	; 254
    34ba:	51 05       	cpc	r21, r1
    34bc:	70 f0       	brcs	.+28     	; 0x34da <__mulsf3_pse+0x9c>
    34be:	1b cf       	rjmp	.-458    	; 0x32f6 <__fp_inf>
    34c0:	65 cf       	rjmp	.-310    	; 0x338c <__fp_szero>
    34c2:	5f 3f       	cpi	r21, 0xFF	; 255
    34c4:	ec f3       	brlt	.-6      	; 0x34c0 <__mulsf3_pse+0x82>
    34c6:	98 3e       	cpi	r25, 0xE8	; 232
    34c8:	dc f3       	brlt	.-10     	; 0x34c0 <__mulsf3_pse+0x82>
    34ca:	86 95       	lsr	r24
    34cc:	77 95       	ror	r23
    34ce:	67 95       	ror	r22
    34d0:	b7 95       	ror	r27
    34d2:	f7 95       	ror	r31
    34d4:	e7 95       	ror	r30
    34d6:	9f 5f       	subi	r25, 0xFF	; 255
    34d8:	c1 f7       	brne	.-16     	; 0x34ca <__mulsf3_pse+0x8c>
    34da:	fe 2b       	or	r31, r30
    34dc:	88 0f       	add	r24, r24
    34de:	91 1d       	adc	r25, r1
    34e0:	96 95       	lsr	r25
    34e2:	87 95       	ror	r24
    34e4:	97 f9       	bld	r25, 7
    34e6:	08 95       	ret

000034e8 <__fp_mpack>:
    34e8:	9f 3f       	cpi	r25, 0xFF	; 255
    34ea:	31 f0       	breq	.+12     	; 0x34f8 <__fp_mpack_finite+0xc>

000034ec <__fp_mpack_finite>:
    34ec:	91 50       	subi	r25, 0x01	; 1
    34ee:	20 f4       	brcc	.+8      	; 0x34f8 <__fp_mpack_finite+0xc>
    34f0:	87 95       	ror	r24
    34f2:	77 95       	ror	r23
    34f4:	67 95       	ror	r22
    34f6:	b7 95       	ror	r27
    34f8:	88 0f       	add	r24, r24
    34fa:	91 1d       	adc	r25, r1
    34fc:	96 95       	lsr	r25
    34fe:	87 95       	ror	r24
    3500:	97 f9       	bld	r25, 7
    3502:	08 95       	ret

00003504 <__fp_powser>:
    3504:	df 93       	push	r29
    3506:	cf 93       	push	r28
    3508:	1f 93       	push	r17
    350a:	0f 93       	push	r16
    350c:	ff 92       	push	r15
    350e:	ef 92       	push	r14
    3510:	df 92       	push	r13
    3512:	7b 01       	movw	r14, r22
    3514:	8c 01       	movw	r16, r24
    3516:	68 94       	set
    3518:	05 c0       	rjmp	.+10     	; 0x3524 <__fp_powser+0x20>
    351a:	da 2e       	mov	r13, r26
    351c:	ef 01       	movw	r28, r30
    351e:	8d df       	rcall	.-230    	; 0x343a <__mulsf3x>
    3520:	fe 01       	movw	r30, r28
    3522:	e8 94       	clt
    3524:	a5 91       	lpm	r26, Z+
    3526:	25 91       	lpm	r18, Z+
    3528:	35 91       	lpm	r19, Z+
    352a:	45 91       	lpm	r20, Z+
    352c:	55 91       	lpm	r21, Z+
    352e:	ae f3       	brts	.-22     	; 0x351a <__fp_powser+0x16>
    3530:	ef 01       	movw	r28, r30
    3532:	e9 dd       	rcall	.-1070   	; 0x3106 <__addsf3x>
    3534:	fe 01       	movw	r30, r28
    3536:	97 01       	movw	r18, r14
    3538:	a8 01       	movw	r20, r16
    353a:	da 94       	dec	r13
    353c:	79 f7       	brne	.-34     	; 0x351c <__fp_powser+0x18>
    353e:	df 90       	pop	r13
    3540:	ef 90       	pop	r14
    3542:	ff 90       	pop	r15
    3544:	0f 91       	pop	r16
    3546:	1f 91       	pop	r17
    3548:	cf 91       	pop	r28
    354a:	df 91       	pop	r29
    354c:	08 95       	ret

0000354e <vfprintf>:
    354e:	2f 92       	push	r2
    3550:	3f 92       	push	r3
    3552:	4f 92       	push	r4
    3554:	5f 92       	push	r5
    3556:	6f 92       	push	r6
    3558:	7f 92       	push	r7
    355a:	8f 92       	push	r8
    355c:	9f 92       	push	r9
    355e:	af 92       	push	r10
    3560:	bf 92       	push	r11
    3562:	cf 92       	push	r12
    3564:	df 92       	push	r13
    3566:	ef 92       	push	r14
    3568:	ff 92       	push	r15
    356a:	0f 93       	push	r16
    356c:	1f 93       	push	r17
    356e:	cf 93       	push	r28
    3570:	df 93       	push	r29
    3572:	cd b7       	in	r28, 0x3d	; 61
    3574:	de b7       	in	r29, 0x3e	; 62
    3576:	60 97       	sbiw	r28, 0x10	; 16
    3578:	cd bf       	out	0x3d, r28	; 61
    357a:	de bf       	out	0x3e, r29	; 62
    357c:	7c 01       	movw	r14, r24
    357e:	1b 01       	movw	r2, r22
    3580:	6a 01       	movw	r12, r20
    3582:	fc 01       	movw	r30, r24
    3584:	16 82       	std	Z+6, r1	; 0x06
    3586:	17 82       	std	Z+7, r1	; 0x07
    3588:	83 81       	ldd	r24, Z+3	; 0x03
    358a:	81 ff       	sbrs	r24, 1
    358c:	2a c3       	rjmp	.+1620   	; 0x3be2 <vfprintf+0x694>
    358e:	9e 01       	movw	r18, r28
    3590:	2f 5f       	subi	r18, 0xFF	; 255
    3592:	3f 4f       	sbci	r19, 0xFF	; 255
    3594:	39 01       	movw	r6, r18
    3596:	f7 01       	movw	r30, r14
    3598:	93 81       	ldd	r25, Z+3	; 0x03
    359a:	f1 01       	movw	r30, r2
    359c:	93 fd       	sbrc	r25, 3
    359e:	85 91       	lpm	r24, Z+
    35a0:	93 ff       	sbrs	r25, 3
    35a2:	81 91       	ld	r24, Z+
    35a4:	1f 01       	movw	r2, r30
    35a6:	88 23       	and	r24, r24
    35a8:	09 f4       	brne	.+2      	; 0x35ac <vfprintf+0x5e>
    35aa:	17 c3       	rjmp	.+1582   	; 0x3bda <vfprintf+0x68c>
    35ac:	85 32       	cpi	r24, 0x25	; 37
    35ae:	39 f4       	brne	.+14     	; 0x35be <vfprintf+0x70>
    35b0:	93 fd       	sbrc	r25, 3
    35b2:	85 91       	lpm	r24, Z+
    35b4:	93 ff       	sbrs	r25, 3
    35b6:	81 91       	ld	r24, Z+
    35b8:	1f 01       	movw	r2, r30
    35ba:	85 32       	cpi	r24, 0x25	; 37
    35bc:	31 f4       	brne	.+12     	; 0x35ca <vfprintf+0x7c>
    35be:	b7 01       	movw	r22, r14
    35c0:	90 e0       	ldi	r25, 0x00	; 0
    35c2:	a2 d4       	rcall	.+2372   	; 0x3f08 <fputc>
    35c4:	56 01       	movw	r10, r12
    35c6:	65 01       	movw	r12, r10
    35c8:	e6 cf       	rjmp	.-52     	; 0x3596 <vfprintf+0x48>
    35ca:	10 e0       	ldi	r17, 0x00	; 0
    35cc:	51 2c       	mov	r5, r1
    35ce:	91 2c       	mov	r9, r1
    35d0:	ff e1       	ldi	r31, 0x1F	; 31
    35d2:	f9 15       	cp	r31, r9
    35d4:	d8 f0       	brcs	.+54     	; 0x360c <vfprintf+0xbe>
    35d6:	8b 32       	cpi	r24, 0x2B	; 43
    35d8:	79 f0       	breq	.+30     	; 0x35f8 <vfprintf+0xaa>
    35da:	38 f4       	brcc	.+14     	; 0x35ea <vfprintf+0x9c>
    35dc:	80 32       	cpi	r24, 0x20	; 32
    35de:	79 f0       	breq	.+30     	; 0x35fe <vfprintf+0xb0>
    35e0:	83 32       	cpi	r24, 0x23	; 35
    35e2:	a1 f4       	brne	.+40     	; 0x360c <vfprintf+0xbe>
    35e4:	f9 2d       	mov	r31, r9
    35e6:	f0 61       	ori	r31, 0x10	; 16
    35e8:	2e c0       	rjmp	.+92     	; 0x3646 <vfprintf+0xf8>
    35ea:	8d 32       	cpi	r24, 0x2D	; 45
    35ec:	61 f0       	breq	.+24     	; 0x3606 <vfprintf+0xb8>
    35ee:	80 33       	cpi	r24, 0x30	; 48
    35f0:	69 f4       	brne	.+26     	; 0x360c <vfprintf+0xbe>
    35f2:	29 2d       	mov	r18, r9
    35f4:	21 60       	ori	r18, 0x01	; 1
    35f6:	2d c0       	rjmp	.+90     	; 0x3652 <vfprintf+0x104>
    35f8:	39 2d       	mov	r19, r9
    35fa:	32 60       	ori	r19, 0x02	; 2
    35fc:	93 2e       	mov	r9, r19
    35fe:	89 2d       	mov	r24, r9
    3600:	84 60       	ori	r24, 0x04	; 4
    3602:	98 2e       	mov	r9, r24
    3604:	2a c0       	rjmp	.+84     	; 0x365a <vfprintf+0x10c>
    3606:	e9 2d       	mov	r30, r9
    3608:	e8 60       	ori	r30, 0x08	; 8
    360a:	15 c0       	rjmp	.+42     	; 0x3636 <vfprintf+0xe8>
    360c:	97 fc       	sbrc	r9, 7
    360e:	2d c0       	rjmp	.+90     	; 0x366a <vfprintf+0x11c>
    3610:	20 ed       	ldi	r18, 0xD0	; 208
    3612:	28 0f       	add	r18, r24
    3614:	2a 30       	cpi	r18, 0x0A	; 10
    3616:	88 f4       	brcc	.+34     	; 0x363a <vfprintf+0xec>
    3618:	96 fe       	sbrs	r9, 6
    361a:	06 c0       	rjmp	.+12     	; 0x3628 <vfprintf+0xda>
    361c:	3a e0       	ldi	r19, 0x0A	; 10
    361e:	13 9f       	mul	r17, r19
    3620:	20 0d       	add	r18, r0
    3622:	11 24       	eor	r1, r1
    3624:	12 2f       	mov	r17, r18
    3626:	19 c0       	rjmp	.+50     	; 0x365a <vfprintf+0x10c>
    3628:	8a e0       	ldi	r24, 0x0A	; 10
    362a:	58 9e       	mul	r5, r24
    362c:	20 0d       	add	r18, r0
    362e:	11 24       	eor	r1, r1
    3630:	52 2e       	mov	r5, r18
    3632:	e9 2d       	mov	r30, r9
    3634:	e0 62       	ori	r30, 0x20	; 32
    3636:	9e 2e       	mov	r9, r30
    3638:	10 c0       	rjmp	.+32     	; 0x365a <vfprintf+0x10c>
    363a:	8e 32       	cpi	r24, 0x2E	; 46
    363c:	31 f4       	brne	.+12     	; 0x364a <vfprintf+0xfc>
    363e:	96 fc       	sbrc	r9, 6
    3640:	cc c2       	rjmp	.+1432   	; 0x3bda <vfprintf+0x68c>
    3642:	f9 2d       	mov	r31, r9
    3644:	f0 64       	ori	r31, 0x40	; 64
    3646:	9f 2e       	mov	r9, r31
    3648:	08 c0       	rjmp	.+16     	; 0x365a <vfprintf+0x10c>
    364a:	8c 36       	cpi	r24, 0x6C	; 108
    364c:	21 f4       	brne	.+8      	; 0x3656 <vfprintf+0x108>
    364e:	29 2d       	mov	r18, r9
    3650:	20 68       	ori	r18, 0x80	; 128
    3652:	92 2e       	mov	r9, r18
    3654:	02 c0       	rjmp	.+4      	; 0x365a <vfprintf+0x10c>
    3656:	88 36       	cpi	r24, 0x68	; 104
    3658:	41 f4       	brne	.+16     	; 0x366a <vfprintf+0x11c>
    365a:	f1 01       	movw	r30, r2
    365c:	93 fd       	sbrc	r25, 3
    365e:	85 91       	lpm	r24, Z+
    3660:	93 ff       	sbrs	r25, 3
    3662:	81 91       	ld	r24, Z+
    3664:	1f 01       	movw	r2, r30
    3666:	81 11       	cpse	r24, r1
    3668:	b3 cf       	rjmp	.-154    	; 0x35d0 <vfprintf+0x82>
    366a:	9b eb       	ldi	r25, 0xBB	; 187
    366c:	98 0f       	add	r25, r24
    366e:	93 30       	cpi	r25, 0x03	; 3
    3670:	20 f4       	brcc	.+8      	; 0x367a <vfprintf+0x12c>
    3672:	99 2d       	mov	r25, r9
    3674:	90 61       	ori	r25, 0x10	; 16
    3676:	80 5e       	subi	r24, 0xE0	; 224
    3678:	07 c0       	rjmp	.+14     	; 0x3688 <vfprintf+0x13a>
    367a:	9b e9       	ldi	r25, 0x9B	; 155
    367c:	98 0f       	add	r25, r24
    367e:	93 30       	cpi	r25, 0x03	; 3
    3680:	08 f0       	brcs	.+2      	; 0x3684 <vfprintf+0x136>
    3682:	59 c1       	rjmp	.+690    	; 0x3936 <vfprintf+0x3e8>
    3684:	99 2d       	mov	r25, r9
    3686:	9f 7e       	andi	r25, 0xEF	; 239
    3688:	96 ff       	sbrs	r25, 6
    368a:	16 e0       	ldi	r17, 0x06	; 6
    368c:	9f 73       	andi	r25, 0x3F	; 63
    368e:	99 2e       	mov	r9, r25
    3690:	85 36       	cpi	r24, 0x65	; 101
    3692:	19 f4       	brne	.+6      	; 0x369a <vfprintf+0x14c>
    3694:	90 64       	ori	r25, 0x40	; 64
    3696:	99 2e       	mov	r9, r25
    3698:	08 c0       	rjmp	.+16     	; 0x36aa <vfprintf+0x15c>
    369a:	86 36       	cpi	r24, 0x66	; 102
    369c:	21 f4       	brne	.+8      	; 0x36a6 <vfprintf+0x158>
    369e:	39 2f       	mov	r19, r25
    36a0:	30 68       	ori	r19, 0x80	; 128
    36a2:	93 2e       	mov	r9, r19
    36a4:	02 c0       	rjmp	.+4      	; 0x36aa <vfprintf+0x15c>
    36a6:	11 11       	cpse	r17, r1
    36a8:	11 50       	subi	r17, 0x01	; 1
    36aa:	97 fe       	sbrs	r9, 7
    36ac:	07 c0       	rjmp	.+14     	; 0x36bc <vfprintf+0x16e>
    36ae:	1c 33       	cpi	r17, 0x3C	; 60
    36b0:	50 f4       	brcc	.+20     	; 0x36c6 <vfprintf+0x178>
    36b2:	44 24       	eor	r4, r4
    36b4:	43 94       	inc	r4
    36b6:	41 0e       	add	r4, r17
    36b8:	27 e0       	ldi	r18, 0x07	; 7
    36ba:	0b c0       	rjmp	.+22     	; 0x36d2 <vfprintf+0x184>
    36bc:	18 30       	cpi	r17, 0x08	; 8
    36be:	38 f0       	brcs	.+14     	; 0x36ce <vfprintf+0x180>
    36c0:	27 e0       	ldi	r18, 0x07	; 7
    36c2:	17 e0       	ldi	r17, 0x07	; 7
    36c4:	05 c0       	rjmp	.+10     	; 0x36d0 <vfprintf+0x182>
    36c6:	27 e0       	ldi	r18, 0x07	; 7
    36c8:	9c e3       	ldi	r25, 0x3C	; 60
    36ca:	49 2e       	mov	r4, r25
    36cc:	02 c0       	rjmp	.+4      	; 0x36d2 <vfprintf+0x184>
    36ce:	21 2f       	mov	r18, r17
    36d0:	41 2c       	mov	r4, r1
    36d2:	56 01       	movw	r10, r12
    36d4:	84 e0       	ldi	r24, 0x04	; 4
    36d6:	a8 0e       	add	r10, r24
    36d8:	b1 1c       	adc	r11, r1
    36da:	f6 01       	movw	r30, r12
    36dc:	60 81       	ld	r22, Z
    36de:	71 81       	ldd	r23, Z+1	; 0x01
    36e0:	82 81       	ldd	r24, Z+2	; 0x02
    36e2:	93 81       	ldd	r25, Z+3	; 0x03
    36e4:	04 2d       	mov	r16, r4
    36e6:	a3 01       	movw	r20, r6
    36e8:	d7 d2       	rcall	.+1454   	; 0x3c98 <__ftoa_engine>
    36ea:	6c 01       	movw	r12, r24
    36ec:	f9 81       	ldd	r31, Y+1	; 0x01
    36ee:	fc 87       	std	Y+12, r31	; 0x0c
    36f0:	f0 ff       	sbrs	r31, 0
    36f2:	02 c0       	rjmp	.+4      	; 0x36f8 <vfprintf+0x1aa>
    36f4:	f3 ff       	sbrs	r31, 3
    36f6:	06 c0       	rjmp	.+12     	; 0x3704 <vfprintf+0x1b6>
    36f8:	91 fc       	sbrc	r9, 1
    36fa:	06 c0       	rjmp	.+12     	; 0x3708 <vfprintf+0x1ba>
    36fc:	92 fe       	sbrs	r9, 2
    36fe:	06 c0       	rjmp	.+12     	; 0x370c <vfprintf+0x1be>
    3700:	00 e2       	ldi	r16, 0x20	; 32
    3702:	05 c0       	rjmp	.+10     	; 0x370e <vfprintf+0x1c0>
    3704:	0d e2       	ldi	r16, 0x2D	; 45
    3706:	03 c0       	rjmp	.+6      	; 0x370e <vfprintf+0x1c0>
    3708:	0b e2       	ldi	r16, 0x2B	; 43
    370a:	01 c0       	rjmp	.+2      	; 0x370e <vfprintf+0x1c0>
    370c:	00 e0       	ldi	r16, 0x00	; 0
    370e:	8c 85       	ldd	r24, Y+12	; 0x0c
    3710:	8c 70       	andi	r24, 0x0C	; 12
    3712:	19 f0       	breq	.+6      	; 0x371a <vfprintf+0x1cc>
    3714:	01 11       	cpse	r16, r1
    3716:	43 c2       	rjmp	.+1158   	; 0x3b9e <vfprintf+0x650>
    3718:	80 c2       	rjmp	.+1280   	; 0x3c1a <vfprintf+0x6cc>
    371a:	97 fe       	sbrs	r9, 7
    371c:	10 c0       	rjmp	.+32     	; 0x373e <vfprintf+0x1f0>
    371e:	4c 0c       	add	r4, r12
    3720:	fc 85       	ldd	r31, Y+12	; 0x0c
    3722:	f4 ff       	sbrs	r31, 4
    3724:	04 c0       	rjmp	.+8      	; 0x372e <vfprintf+0x1e0>
    3726:	8a 81       	ldd	r24, Y+2	; 0x02
    3728:	81 33       	cpi	r24, 0x31	; 49
    372a:	09 f4       	brne	.+2      	; 0x372e <vfprintf+0x1e0>
    372c:	4a 94       	dec	r4
    372e:	14 14       	cp	r1, r4
    3730:	74 f5       	brge	.+92     	; 0x378e <vfprintf+0x240>
    3732:	28 e0       	ldi	r18, 0x08	; 8
    3734:	24 15       	cp	r18, r4
    3736:	78 f5       	brcc	.+94     	; 0x3796 <vfprintf+0x248>
    3738:	88 e0       	ldi	r24, 0x08	; 8
    373a:	48 2e       	mov	r4, r24
    373c:	2c c0       	rjmp	.+88     	; 0x3796 <vfprintf+0x248>
    373e:	96 fc       	sbrc	r9, 6
    3740:	2a c0       	rjmp	.+84     	; 0x3796 <vfprintf+0x248>
    3742:	81 2f       	mov	r24, r17
    3744:	90 e0       	ldi	r25, 0x00	; 0
    3746:	8c 15       	cp	r24, r12
    3748:	9d 05       	cpc	r25, r13
    374a:	9c f0       	brlt	.+38     	; 0x3772 <vfprintf+0x224>
    374c:	3c ef       	ldi	r19, 0xFC	; 252
    374e:	c3 16       	cp	r12, r19
    3750:	3f ef       	ldi	r19, 0xFF	; 255
    3752:	d3 06       	cpc	r13, r19
    3754:	74 f0       	brlt	.+28     	; 0x3772 <vfprintf+0x224>
    3756:	89 2d       	mov	r24, r9
    3758:	80 68       	ori	r24, 0x80	; 128
    375a:	98 2e       	mov	r9, r24
    375c:	0a c0       	rjmp	.+20     	; 0x3772 <vfprintf+0x224>
    375e:	e2 e0       	ldi	r30, 0x02	; 2
    3760:	f0 e0       	ldi	r31, 0x00	; 0
    3762:	ec 0f       	add	r30, r28
    3764:	fd 1f       	adc	r31, r29
    3766:	e1 0f       	add	r30, r17
    3768:	f1 1d       	adc	r31, r1
    376a:	80 81       	ld	r24, Z
    376c:	80 33       	cpi	r24, 0x30	; 48
    376e:	19 f4       	brne	.+6      	; 0x3776 <vfprintf+0x228>
    3770:	11 50       	subi	r17, 0x01	; 1
    3772:	11 11       	cpse	r17, r1
    3774:	f4 cf       	rjmp	.-24     	; 0x375e <vfprintf+0x210>
    3776:	97 fe       	sbrs	r9, 7
    3778:	0e c0       	rjmp	.+28     	; 0x3796 <vfprintf+0x248>
    377a:	44 24       	eor	r4, r4
    377c:	43 94       	inc	r4
    377e:	41 0e       	add	r4, r17
    3780:	81 2f       	mov	r24, r17
    3782:	90 e0       	ldi	r25, 0x00	; 0
    3784:	c8 16       	cp	r12, r24
    3786:	d9 06       	cpc	r13, r25
    3788:	2c f4       	brge	.+10     	; 0x3794 <vfprintf+0x246>
    378a:	1c 19       	sub	r17, r12
    378c:	04 c0       	rjmp	.+8      	; 0x3796 <vfprintf+0x248>
    378e:	44 24       	eor	r4, r4
    3790:	43 94       	inc	r4
    3792:	01 c0       	rjmp	.+2      	; 0x3796 <vfprintf+0x248>
    3794:	10 e0       	ldi	r17, 0x00	; 0
    3796:	97 fe       	sbrs	r9, 7
    3798:	06 c0       	rjmp	.+12     	; 0x37a6 <vfprintf+0x258>
    379a:	1c 14       	cp	r1, r12
    379c:	1d 04       	cpc	r1, r13
    379e:	34 f4       	brge	.+12     	; 0x37ac <vfprintf+0x25e>
    37a0:	c6 01       	movw	r24, r12
    37a2:	01 96       	adiw	r24, 0x01	; 1
    37a4:	05 c0       	rjmp	.+10     	; 0x37b0 <vfprintf+0x262>
    37a6:	85 e0       	ldi	r24, 0x05	; 5
    37a8:	90 e0       	ldi	r25, 0x00	; 0
    37aa:	02 c0       	rjmp	.+4      	; 0x37b0 <vfprintf+0x262>
    37ac:	81 e0       	ldi	r24, 0x01	; 1
    37ae:	90 e0       	ldi	r25, 0x00	; 0
    37b0:	01 11       	cpse	r16, r1
    37b2:	01 96       	adiw	r24, 0x01	; 1
    37b4:	11 23       	and	r17, r17
    37b6:	31 f0       	breq	.+12     	; 0x37c4 <vfprintf+0x276>
    37b8:	21 2f       	mov	r18, r17
    37ba:	30 e0       	ldi	r19, 0x00	; 0
    37bc:	2f 5f       	subi	r18, 0xFF	; 255
    37be:	3f 4f       	sbci	r19, 0xFF	; 255
    37c0:	82 0f       	add	r24, r18
    37c2:	93 1f       	adc	r25, r19
    37c4:	25 2d       	mov	r18, r5
    37c6:	30 e0       	ldi	r19, 0x00	; 0
    37c8:	82 17       	cp	r24, r18
    37ca:	93 07       	cpc	r25, r19
    37cc:	14 f4       	brge	.+4      	; 0x37d2 <vfprintf+0x284>
    37ce:	58 1a       	sub	r5, r24
    37d0:	01 c0       	rjmp	.+2      	; 0x37d4 <vfprintf+0x286>
    37d2:	51 2c       	mov	r5, r1
    37d4:	89 2d       	mov	r24, r9
    37d6:	89 70       	andi	r24, 0x09	; 9
    37d8:	41 f4       	brne	.+16     	; 0x37ea <vfprintf+0x29c>
    37da:	55 20       	and	r5, r5
    37dc:	31 f0       	breq	.+12     	; 0x37ea <vfprintf+0x29c>
    37de:	b7 01       	movw	r22, r14
    37e0:	80 e2       	ldi	r24, 0x20	; 32
    37e2:	90 e0       	ldi	r25, 0x00	; 0
    37e4:	91 d3       	rcall	.+1826   	; 0x3f08 <fputc>
    37e6:	5a 94       	dec	r5
    37e8:	f8 cf       	rjmp	.-16     	; 0x37da <vfprintf+0x28c>
    37ea:	00 23       	and	r16, r16
    37ec:	21 f0       	breq	.+8      	; 0x37f6 <vfprintf+0x2a8>
    37ee:	b7 01       	movw	r22, r14
    37f0:	80 2f       	mov	r24, r16
    37f2:	90 e0       	ldi	r25, 0x00	; 0
    37f4:	89 d3       	rcall	.+1810   	; 0x3f08 <fputc>
    37f6:	93 fc       	sbrc	r9, 3
    37f8:	08 c0       	rjmp	.+16     	; 0x380a <vfprintf+0x2bc>
    37fa:	55 20       	and	r5, r5
    37fc:	31 f0       	breq	.+12     	; 0x380a <vfprintf+0x2bc>
    37fe:	b7 01       	movw	r22, r14
    3800:	80 e3       	ldi	r24, 0x30	; 48
    3802:	90 e0       	ldi	r25, 0x00	; 0
    3804:	81 d3       	rcall	.+1794   	; 0x3f08 <fputc>
    3806:	5a 94       	dec	r5
    3808:	f8 cf       	rjmp	.-16     	; 0x37fa <vfprintf+0x2ac>
    380a:	97 fe       	sbrs	r9, 7
    380c:	4a c0       	rjmp	.+148    	; 0x38a2 <vfprintf+0x354>
    380e:	46 01       	movw	r8, r12
    3810:	d7 fe       	sbrs	r13, 7
    3812:	02 c0       	rjmp	.+4      	; 0x3818 <vfprintf+0x2ca>
    3814:	81 2c       	mov	r8, r1
    3816:	91 2c       	mov	r9, r1
    3818:	c6 01       	movw	r24, r12
    381a:	88 19       	sub	r24, r8
    381c:	99 09       	sbc	r25, r9
    381e:	f3 01       	movw	r30, r6
    3820:	e8 0f       	add	r30, r24
    3822:	f9 1f       	adc	r31, r25
    3824:	ed 87       	std	Y+13, r30	; 0x0d
    3826:	fe 87       	std	Y+14, r31	; 0x0e
    3828:	96 01       	movw	r18, r12
    382a:	24 19       	sub	r18, r4
    382c:	31 09       	sbc	r19, r1
    382e:	2f 87       	std	Y+15, r18	; 0x0f
    3830:	38 8b       	std	Y+16, r19	; 0x10
    3832:	01 2f       	mov	r16, r17
    3834:	10 e0       	ldi	r17, 0x00	; 0
    3836:	11 95       	neg	r17
    3838:	01 95       	neg	r16
    383a:	11 09       	sbc	r17, r1
    383c:	3f ef       	ldi	r19, 0xFF	; 255
    383e:	83 16       	cp	r8, r19
    3840:	93 06       	cpc	r9, r19
    3842:	21 f4       	brne	.+8      	; 0x384c <vfprintf+0x2fe>
    3844:	b7 01       	movw	r22, r14
    3846:	8e e2       	ldi	r24, 0x2E	; 46
    3848:	90 e0       	ldi	r25, 0x00	; 0
    384a:	5e d3       	rcall	.+1724   	; 0x3f08 <fputc>
    384c:	c8 14       	cp	r12, r8
    384e:	d9 04       	cpc	r13, r9
    3850:	4c f0       	brlt	.+18     	; 0x3864 <vfprintf+0x316>
    3852:	8f 85       	ldd	r24, Y+15	; 0x0f
    3854:	98 89       	ldd	r25, Y+16	; 0x10
    3856:	88 15       	cp	r24, r8
    3858:	99 05       	cpc	r25, r9
    385a:	24 f4       	brge	.+8      	; 0x3864 <vfprintf+0x316>
    385c:	ed 85       	ldd	r30, Y+13	; 0x0d
    385e:	fe 85       	ldd	r31, Y+14	; 0x0e
    3860:	81 81       	ldd	r24, Z+1	; 0x01
    3862:	01 c0       	rjmp	.+2      	; 0x3866 <vfprintf+0x318>
    3864:	80 e3       	ldi	r24, 0x30	; 48
    3866:	f1 e0       	ldi	r31, 0x01	; 1
    3868:	8f 1a       	sub	r8, r31
    386a:	91 08       	sbc	r9, r1
    386c:	2d 85       	ldd	r18, Y+13	; 0x0d
    386e:	3e 85       	ldd	r19, Y+14	; 0x0e
    3870:	2f 5f       	subi	r18, 0xFF	; 255
    3872:	3f 4f       	sbci	r19, 0xFF	; 255
    3874:	2d 87       	std	Y+13, r18	; 0x0d
    3876:	3e 87       	std	Y+14, r19	; 0x0e
    3878:	80 16       	cp	r8, r16
    387a:	91 06       	cpc	r9, r17
    387c:	24 f0       	brlt	.+8      	; 0x3886 <vfprintf+0x338>
    387e:	b7 01       	movw	r22, r14
    3880:	90 e0       	ldi	r25, 0x00	; 0
    3882:	42 d3       	rcall	.+1668   	; 0x3f08 <fputc>
    3884:	db cf       	rjmp	.-74     	; 0x383c <vfprintf+0x2ee>
    3886:	c8 14       	cp	r12, r8
    3888:	d9 04       	cpc	r13, r9
    388a:	41 f4       	brne	.+16     	; 0x389c <vfprintf+0x34e>
    388c:	9a 81       	ldd	r25, Y+2	; 0x02
    388e:	96 33       	cpi	r25, 0x36	; 54
    3890:	20 f4       	brcc	.+8      	; 0x389a <vfprintf+0x34c>
    3892:	95 33       	cpi	r25, 0x35	; 53
    3894:	19 f4       	brne	.+6      	; 0x389c <vfprintf+0x34e>
    3896:	3c 85       	ldd	r19, Y+12	; 0x0c
    3898:	34 ff       	sbrs	r19, 4
    389a:	81 e3       	ldi	r24, 0x31	; 49
    389c:	b7 01       	movw	r22, r14
    389e:	90 e0       	ldi	r25, 0x00	; 0
    38a0:	48 c0       	rjmp	.+144    	; 0x3932 <vfprintf+0x3e4>
    38a2:	8a 81       	ldd	r24, Y+2	; 0x02
    38a4:	81 33       	cpi	r24, 0x31	; 49
    38a6:	19 f0       	breq	.+6      	; 0x38ae <vfprintf+0x360>
    38a8:	9c 85       	ldd	r25, Y+12	; 0x0c
    38aa:	9f 7e       	andi	r25, 0xEF	; 239
    38ac:	9c 87       	std	Y+12, r25	; 0x0c
    38ae:	b7 01       	movw	r22, r14
    38b0:	90 e0       	ldi	r25, 0x00	; 0
    38b2:	2a d3       	rcall	.+1620   	; 0x3f08 <fputc>
    38b4:	11 11       	cpse	r17, r1
    38b6:	05 c0       	rjmp	.+10     	; 0x38c2 <vfprintf+0x374>
    38b8:	94 fc       	sbrc	r9, 4
    38ba:	16 c0       	rjmp	.+44     	; 0x38e8 <vfprintf+0x39a>
    38bc:	85 e6       	ldi	r24, 0x65	; 101
    38be:	90 e0       	ldi	r25, 0x00	; 0
    38c0:	15 c0       	rjmp	.+42     	; 0x38ec <vfprintf+0x39e>
    38c2:	b7 01       	movw	r22, r14
    38c4:	8e e2       	ldi	r24, 0x2E	; 46
    38c6:	90 e0       	ldi	r25, 0x00	; 0
    38c8:	1f d3       	rcall	.+1598   	; 0x3f08 <fputc>
    38ca:	1e 5f       	subi	r17, 0xFE	; 254
    38cc:	82 e0       	ldi	r24, 0x02	; 2
    38ce:	01 e0       	ldi	r16, 0x01	; 1
    38d0:	08 0f       	add	r16, r24
    38d2:	f3 01       	movw	r30, r6
    38d4:	e8 0f       	add	r30, r24
    38d6:	f1 1d       	adc	r31, r1
    38d8:	80 81       	ld	r24, Z
    38da:	b7 01       	movw	r22, r14
    38dc:	90 e0       	ldi	r25, 0x00	; 0
    38de:	14 d3       	rcall	.+1576   	; 0x3f08 <fputc>
    38e0:	80 2f       	mov	r24, r16
    38e2:	01 13       	cpse	r16, r17
    38e4:	f4 cf       	rjmp	.-24     	; 0x38ce <vfprintf+0x380>
    38e6:	e8 cf       	rjmp	.-48     	; 0x38b8 <vfprintf+0x36a>
    38e8:	85 e4       	ldi	r24, 0x45	; 69
    38ea:	90 e0       	ldi	r25, 0x00	; 0
    38ec:	b7 01       	movw	r22, r14
    38ee:	0c d3       	rcall	.+1560   	; 0x3f08 <fputc>
    38f0:	d7 fc       	sbrc	r13, 7
    38f2:	06 c0       	rjmp	.+12     	; 0x3900 <vfprintf+0x3b2>
    38f4:	c1 14       	cp	r12, r1
    38f6:	d1 04       	cpc	r13, r1
    38f8:	41 f4       	brne	.+16     	; 0x390a <vfprintf+0x3bc>
    38fa:	ec 85       	ldd	r30, Y+12	; 0x0c
    38fc:	e4 ff       	sbrs	r30, 4
    38fe:	05 c0       	rjmp	.+10     	; 0x390a <vfprintf+0x3bc>
    3900:	d1 94       	neg	r13
    3902:	c1 94       	neg	r12
    3904:	d1 08       	sbc	r13, r1
    3906:	8d e2       	ldi	r24, 0x2D	; 45
    3908:	01 c0       	rjmp	.+2      	; 0x390c <vfprintf+0x3be>
    390a:	8b e2       	ldi	r24, 0x2B	; 43
    390c:	b7 01       	movw	r22, r14
    390e:	90 e0       	ldi	r25, 0x00	; 0
    3910:	fb d2       	rcall	.+1526   	; 0x3f08 <fputc>
    3912:	80 e3       	ldi	r24, 0x30	; 48
    3914:	2a e0       	ldi	r18, 0x0A	; 10
    3916:	c2 16       	cp	r12, r18
    3918:	d1 04       	cpc	r13, r1
    391a:	2c f0       	brlt	.+10     	; 0x3926 <vfprintf+0x3d8>
    391c:	8f 5f       	subi	r24, 0xFF	; 255
    391e:	fa e0       	ldi	r31, 0x0A	; 10
    3920:	cf 1a       	sub	r12, r31
    3922:	d1 08       	sbc	r13, r1
    3924:	f7 cf       	rjmp	.-18     	; 0x3914 <vfprintf+0x3c6>
    3926:	b7 01       	movw	r22, r14
    3928:	90 e0       	ldi	r25, 0x00	; 0
    392a:	ee d2       	rcall	.+1500   	; 0x3f08 <fputc>
    392c:	b7 01       	movw	r22, r14
    392e:	c6 01       	movw	r24, r12
    3930:	c0 96       	adiw	r24, 0x30	; 48
    3932:	ea d2       	rcall	.+1492   	; 0x3f08 <fputc>
    3934:	49 c1       	rjmp	.+658    	; 0x3bc8 <vfprintf+0x67a>
    3936:	83 36       	cpi	r24, 0x63	; 99
    3938:	31 f0       	breq	.+12     	; 0x3946 <vfprintf+0x3f8>
    393a:	83 37       	cpi	r24, 0x73	; 115
    393c:	79 f0       	breq	.+30     	; 0x395c <vfprintf+0x40e>
    393e:	83 35       	cpi	r24, 0x53	; 83
    3940:	09 f0       	breq	.+2      	; 0x3944 <vfprintf+0x3f6>
    3942:	52 c0       	rjmp	.+164    	; 0x39e8 <vfprintf+0x49a>
    3944:	1f c0       	rjmp	.+62     	; 0x3984 <vfprintf+0x436>
    3946:	56 01       	movw	r10, r12
    3948:	32 e0       	ldi	r19, 0x02	; 2
    394a:	a3 0e       	add	r10, r19
    394c:	b1 1c       	adc	r11, r1
    394e:	f6 01       	movw	r30, r12
    3950:	80 81       	ld	r24, Z
    3952:	89 83       	std	Y+1, r24	; 0x01
    3954:	01 e0       	ldi	r16, 0x01	; 1
    3956:	10 e0       	ldi	r17, 0x00	; 0
    3958:	63 01       	movw	r12, r6
    395a:	11 c0       	rjmp	.+34     	; 0x397e <vfprintf+0x430>
    395c:	56 01       	movw	r10, r12
    395e:	f2 e0       	ldi	r31, 0x02	; 2
    3960:	af 0e       	add	r10, r31
    3962:	b1 1c       	adc	r11, r1
    3964:	f6 01       	movw	r30, r12
    3966:	c0 80       	ld	r12, Z
    3968:	d1 80       	ldd	r13, Z+1	; 0x01
    396a:	96 fe       	sbrs	r9, 6
    396c:	03 c0       	rjmp	.+6      	; 0x3974 <vfprintf+0x426>
    396e:	61 2f       	mov	r22, r17
    3970:	70 e0       	ldi	r23, 0x00	; 0
    3972:	02 c0       	rjmp	.+4      	; 0x3978 <vfprintf+0x42a>
    3974:	6f ef       	ldi	r22, 0xFF	; 255
    3976:	7f ef       	ldi	r23, 0xFF	; 255
    3978:	c6 01       	movw	r24, r12
    397a:	71 d2       	rcall	.+1250   	; 0x3e5e <strnlen>
    397c:	8c 01       	movw	r16, r24
    397e:	f9 2d       	mov	r31, r9
    3980:	ff 77       	andi	r31, 0x7F	; 127
    3982:	13 c0       	rjmp	.+38     	; 0x39aa <vfprintf+0x45c>
    3984:	56 01       	movw	r10, r12
    3986:	22 e0       	ldi	r18, 0x02	; 2
    3988:	a2 0e       	add	r10, r18
    398a:	b1 1c       	adc	r11, r1
    398c:	f6 01       	movw	r30, r12
    398e:	c0 80       	ld	r12, Z
    3990:	d1 80       	ldd	r13, Z+1	; 0x01
    3992:	96 fe       	sbrs	r9, 6
    3994:	03 c0       	rjmp	.+6      	; 0x399c <vfprintf+0x44e>
    3996:	61 2f       	mov	r22, r17
    3998:	70 e0       	ldi	r23, 0x00	; 0
    399a:	02 c0       	rjmp	.+4      	; 0x39a0 <vfprintf+0x452>
    399c:	6f ef       	ldi	r22, 0xFF	; 255
    399e:	7f ef       	ldi	r23, 0xFF	; 255
    39a0:	c6 01       	movw	r24, r12
    39a2:	52 d2       	rcall	.+1188   	; 0x3e48 <strnlen_P>
    39a4:	8c 01       	movw	r16, r24
    39a6:	f9 2d       	mov	r31, r9
    39a8:	f0 68       	ori	r31, 0x80	; 128
    39aa:	9f 2e       	mov	r9, r31
    39ac:	f3 fd       	sbrc	r31, 3
    39ae:	18 c0       	rjmp	.+48     	; 0x39e0 <vfprintf+0x492>
    39b0:	85 2d       	mov	r24, r5
    39b2:	90 e0       	ldi	r25, 0x00	; 0
    39b4:	08 17       	cp	r16, r24
    39b6:	19 07       	cpc	r17, r25
    39b8:	98 f4       	brcc	.+38     	; 0x39e0 <vfprintf+0x492>
    39ba:	b7 01       	movw	r22, r14
    39bc:	80 e2       	ldi	r24, 0x20	; 32
    39be:	90 e0       	ldi	r25, 0x00	; 0
    39c0:	a3 d2       	rcall	.+1350   	; 0x3f08 <fputc>
    39c2:	5a 94       	dec	r5
    39c4:	f5 cf       	rjmp	.-22     	; 0x39b0 <vfprintf+0x462>
    39c6:	f6 01       	movw	r30, r12
    39c8:	97 fc       	sbrc	r9, 7
    39ca:	85 91       	lpm	r24, Z+
    39cc:	97 fe       	sbrs	r9, 7
    39ce:	81 91       	ld	r24, Z+
    39d0:	6f 01       	movw	r12, r30
    39d2:	b7 01       	movw	r22, r14
    39d4:	90 e0       	ldi	r25, 0x00	; 0
    39d6:	98 d2       	rcall	.+1328   	; 0x3f08 <fputc>
    39d8:	51 10       	cpse	r5, r1
    39da:	5a 94       	dec	r5
    39dc:	01 50       	subi	r16, 0x01	; 1
    39de:	11 09       	sbc	r17, r1
    39e0:	01 15       	cp	r16, r1
    39e2:	11 05       	cpc	r17, r1
    39e4:	81 f7       	brne	.-32     	; 0x39c6 <vfprintf+0x478>
    39e6:	f0 c0       	rjmp	.+480    	; 0x3bc8 <vfprintf+0x67a>
    39e8:	84 36       	cpi	r24, 0x64	; 100
    39ea:	11 f0       	breq	.+4      	; 0x39f0 <vfprintf+0x4a2>
    39ec:	89 36       	cpi	r24, 0x69	; 105
    39ee:	59 f5       	brne	.+86     	; 0x3a46 <vfprintf+0x4f8>
    39f0:	56 01       	movw	r10, r12
    39f2:	97 fe       	sbrs	r9, 7
    39f4:	09 c0       	rjmp	.+18     	; 0x3a08 <vfprintf+0x4ba>
    39f6:	24 e0       	ldi	r18, 0x04	; 4
    39f8:	a2 0e       	add	r10, r18
    39fa:	b1 1c       	adc	r11, r1
    39fc:	f6 01       	movw	r30, r12
    39fe:	60 81       	ld	r22, Z
    3a00:	71 81       	ldd	r23, Z+1	; 0x01
    3a02:	82 81       	ldd	r24, Z+2	; 0x02
    3a04:	93 81       	ldd	r25, Z+3	; 0x03
    3a06:	0a c0       	rjmp	.+20     	; 0x3a1c <vfprintf+0x4ce>
    3a08:	f2 e0       	ldi	r31, 0x02	; 2
    3a0a:	af 0e       	add	r10, r31
    3a0c:	b1 1c       	adc	r11, r1
    3a0e:	f6 01       	movw	r30, r12
    3a10:	60 81       	ld	r22, Z
    3a12:	71 81       	ldd	r23, Z+1	; 0x01
    3a14:	07 2e       	mov	r0, r23
    3a16:	00 0c       	add	r0, r0
    3a18:	88 0b       	sbc	r24, r24
    3a1a:	99 0b       	sbc	r25, r25
    3a1c:	f9 2d       	mov	r31, r9
    3a1e:	ff 76       	andi	r31, 0x6F	; 111
    3a20:	9f 2e       	mov	r9, r31
    3a22:	97 ff       	sbrs	r25, 7
    3a24:	09 c0       	rjmp	.+18     	; 0x3a38 <vfprintf+0x4ea>
    3a26:	90 95       	com	r25
    3a28:	80 95       	com	r24
    3a2a:	70 95       	com	r23
    3a2c:	61 95       	neg	r22
    3a2e:	7f 4f       	sbci	r23, 0xFF	; 255
    3a30:	8f 4f       	sbci	r24, 0xFF	; 255
    3a32:	9f 4f       	sbci	r25, 0xFF	; 255
    3a34:	f0 68       	ori	r31, 0x80	; 128
    3a36:	9f 2e       	mov	r9, r31
    3a38:	2a e0       	ldi	r18, 0x0A	; 10
    3a3a:	30 e0       	ldi	r19, 0x00	; 0
    3a3c:	a3 01       	movw	r20, r6
    3a3e:	e3 d2       	rcall	.+1478   	; 0x4006 <__ultoa_invert>
    3a40:	c8 2e       	mov	r12, r24
    3a42:	c6 18       	sub	r12, r6
    3a44:	3e c0       	rjmp	.+124    	; 0x3ac2 <vfprintf+0x574>
    3a46:	09 2d       	mov	r16, r9
    3a48:	85 37       	cpi	r24, 0x75	; 117
    3a4a:	21 f4       	brne	.+8      	; 0x3a54 <vfprintf+0x506>
    3a4c:	0f 7e       	andi	r16, 0xEF	; 239
    3a4e:	2a e0       	ldi	r18, 0x0A	; 10
    3a50:	30 e0       	ldi	r19, 0x00	; 0
    3a52:	1d c0       	rjmp	.+58     	; 0x3a8e <vfprintf+0x540>
    3a54:	09 7f       	andi	r16, 0xF9	; 249
    3a56:	8f 36       	cpi	r24, 0x6F	; 111
    3a58:	91 f0       	breq	.+36     	; 0x3a7e <vfprintf+0x530>
    3a5a:	18 f4       	brcc	.+6      	; 0x3a62 <vfprintf+0x514>
    3a5c:	88 35       	cpi	r24, 0x58	; 88
    3a5e:	59 f0       	breq	.+22     	; 0x3a76 <vfprintf+0x528>
    3a60:	bc c0       	rjmp	.+376    	; 0x3bda <vfprintf+0x68c>
    3a62:	80 37       	cpi	r24, 0x70	; 112
    3a64:	19 f0       	breq	.+6      	; 0x3a6c <vfprintf+0x51e>
    3a66:	88 37       	cpi	r24, 0x78	; 120
    3a68:	11 f0       	breq	.+4      	; 0x3a6e <vfprintf+0x520>
    3a6a:	b7 c0       	rjmp	.+366    	; 0x3bda <vfprintf+0x68c>
    3a6c:	00 61       	ori	r16, 0x10	; 16
    3a6e:	04 ff       	sbrs	r16, 4
    3a70:	09 c0       	rjmp	.+18     	; 0x3a84 <vfprintf+0x536>
    3a72:	04 60       	ori	r16, 0x04	; 4
    3a74:	07 c0       	rjmp	.+14     	; 0x3a84 <vfprintf+0x536>
    3a76:	94 fe       	sbrs	r9, 4
    3a78:	08 c0       	rjmp	.+16     	; 0x3a8a <vfprintf+0x53c>
    3a7a:	06 60       	ori	r16, 0x06	; 6
    3a7c:	06 c0       	rjmp	.+12     	; 0x3a8a <vfprintf+0x53c>
    3a7e:	28 e0       	ldi	r18, 0x08	; 8
    3a80:	30 e0       	ldi	r19, 0x00	; 0
    3a82:	05 c0       	rjmp	.+10     	; 0x3a8e <vfprintf+0x540>
    3a84:	20 e1       	ldi	r18, 0x10	; 16
    3a86:	30 e0       	ldi	r19, 0x00	; 0
    3a88:	02 c0       	rjmp	.+4      	; 0x3a8e <vfprintf+0x540>
    3a8a:	20 e1       	ldi	r18, 0x10	; 16
    3a8c:	32 e0       	ldi	r19, 0x02	; 2
    3a8e:	56 01       	movw	r10, r12
    3a90:	07 ff       	sbrs	r16, 7
    3a92:	09 c0       	rjmp	.+18     	; 0x3aa6 <vfprintf+0x558>
    3a94:	84 e0       	ldi	r24, 0x04	; 4
    3a96:	a8 0e       	add	r10, r24
    3a98:	b1 1c       	adc	r11, r1
    3a9a:	f6 01       	movw	r30, r12
    3a9c:	60 81       	ld	r22, Z
    3a9e:	71 81       	ldd	r23, Z+1	; 0x01
    3aa0:	82 81       	ldd	r24, Z+2	; 0x02
    3aa2:	93 81       	ldd	r25, Z+3	; 0x03
    3aa4:	08 c0       	rjmp	.+16     	; 0x3ab6 <vfprintf+0x568>
    3aa6:	f2 e0       	ldi	r31, 0x02	; 2
    3aa8:	af 0e       	add	r10, r31
    3aaa:	b1 1c       	adc	r11, r1
    3aac:	f6 01       	movw	r30, r12
    3aae:	60 81       	ld	r22, Z
    3ab0:	71 81       	ldd	r23, Z+1	; 0x01
    3ab2:	80 e0       	ldi	r24, 0x00	; 0
    3ab4:	90 e0       	ldi	r25, 0x00	; 0
    3ab6:	a3 01       	movw	r20, r6
    3ab8:	a6 d2       	rcall	.+1356   	; 0x4006 <__ultoa_invert>
    3aba:	c8 2e       	mov	r12, r24
    3abc:	c6 18       	sub	r12, r6
    3abe:	0f 77       	andi	r16, 0x7F	; 127
    3ac0:	90 2e       	mov	r9, r16
    3ac2:	96 fe       	sbrs	r9, 6
    3ac4:	0b c0       	rjmp	.+22     	; 0x3adc <vfprintf+0x58e>
    3ac6:	09 2d       	mov	r16, r9
    3ac8:	0e 7f       	andi	r16, 0xFE	; 254
    3aca:	c1 16       	cp	r12, r17
    3acc:	50 f4       	brcc	.+20     	; 0x3ae2 <vfprintf+0x594>
    3ace:	94 fe       	sbrs	r9, 4
    3ad0:	0a c0       	rjmp	.+20     	; 0x3ae6 <vfprintf+0x598>
    3ad2:	92 fc       	sbrc	r9, 2
    3ad4:	08 c0       	rjmp	.+16     	; 0x3ae6 <vfprintf+0x598>
    3ad6:	09 2d       	mov	r16, r9
    3ad8:	0e 7e       	andi	r16, 0xEE	; 238
    3ada:	05 c0       	rjmp	.+10     	; 0x3ae6 <vfprintf+0x598>
    3adc:	dc 2c       	mov	r13, r12
    3ade:	09 2d       	mov	r16, r9
    3ae0:	03 c0       	rjmp	.+6      	; 0x3ae8 <vfprintf+0x59a>
    3ae2:	dc 2c       	mov	r13, r12
    3ae4:	01 c0       	rjmp	.+2      	; 0x3ae8 <vfprintf+0x59a>
    3ae6:	d1 2e       	mov	r13, r17
    3ae8:	04 ff       	sbrs	r16, 4
    3aea:	0d c0       	rjmp	.+26     	; 0x3b06 <vfprintf+0x5b8>
    3aec:	fe 01       	movw	r30, r28
    3aee:	ec 0d       	add	r30, r12
    3af0:	f1 1d       	adc	r31, r1
    3af2:	80 81       	ld	r24, Z
    3af4:	80 33       	cpi	r24, 0x30	; 48
    3af6:	11 f4       	brne	.+4      	; 0x3afc <vfprintf+0x5ae>
    3af8:	09 7e       	andi	r16, 0xE9	; 233
    3afa:	09 c0       	rjmp	.+18     	; 0x3b0e <vfprintf+0x5c0>
    3afc:	02 ff       	sbrs	r16, 2
    3afe:	06 c0       	rjmp	.+12     	; 0x3b0c <vfprintf+0x5be>
    3b00:	d3 94       	inc	r13
    3b02:	d3 94       	inc	r13
    3b04:	04 c0       	rjmp	.+8      	; 0x3b0e <vfprintf+0x5c0>
    3b06:	80 2f       	mov	r24, r16
    3b08:	86 78       	andi	r24, 0x86	; 134
    3b0a:	09 f0       	breq	.+2      	; 0x3b0e <vfprintf+0x5c0>
    3b0c:	d3 94       	inc	r13
    3b0e:	03 fd       	sbrc	r16, 3
    3b10:	10 c0       	rjmp	.+32     	; 0x3b32 <vfprintf+0x5e4>
    3b12:	00 ff       	sbrs	r16, 0
    3b14:	06 c0       	rjmp	.+12     	; 0x3b22 <vfprintf+0x5d4>
    3b16:	1c 2d       	mov	r17, r12
    3b18:	d5 14       	cp	r13, r5
    3b1a:	78 f4       	brcc	.+30     	; 0x3b3a <vfprintf+0x5ec>
    3b1c:	15 0d       	add	r17, r5
    3b1e:	1d 19       	sub	r17, r13
    3b20:	0c c0       	rjmp	.+24     	; 0x3b3a <vfprintf+0x5ec>
    3b22:	d5 14       	cp	r13, r5
    3b24:	50 f4       	brcc	.+20     	; 0x3b3a <vfprintf+0x5ec>
    3b26:	b7 01       	movw	r22, r14
    3b28:	80 e2       	ldi	r24, 0x20	; 32
    3b2a:	90 e0       	ldi	r25, 0x00	; 0
    3b2c:	ed d1       	rcall	.+986    	; 0x3f08 <fputc>
    3b2e:	d3 94       	inc	r13
    3b30:	f8 cf       	rjmp	.-16     	; 0x3b22 <vfprintf+0x5d4>
    3b32:	d5 14       	cp	r13, r5
    3b34:	10 f4       	brcc	.+4      	; 0x3b3a <vfprintf+0x5ec>
    3b36:	5d 18       	sub	r5, r13
    3b38:	01 c0       	rjmp	.+2      	; 0x3b3c <vfprintf+0x5ee>
    3b3a:	51 2c       	mov	r5, r1
    3b3c:	04 ff       	sbrs	r16, 4
    3b3e:	0f c0       	rjmp	.+30     	; 0x3b5e <vfprintf+0x610>
    3b40:	b7 01       	movw	r22, r14
    3b42:	80 e3       	ldi	r24, 0x30	; 48
    3b44:	90 e0       	ldi	r25, 0x00	; 0
    3b46:	e0 d1       	rcall	.+960    	; 0x3f08 <fputc>
    3b48:	02 ff       	sbrs	r16, 2
    3b4a:	16 c0       	rjmp	.+44     	; 0x3b78 <vfprintf+0x62a>
    3b4c:	01 fd       	sbrc	r16, 1
    3b4e:	03 c0       	rjmp	.+6      	; 0x3b56 <vfprintf+0x608>
    3b50:	88 e7       	ldi	r24, 0x78	; 120
    3b52:	90 e0       	ldi	r25, 0x00	; 0
    3b54:	02 c0       	rjmp	.+4      	; 0x3b5a <vfprintf+0x60c>
    3b56:	88 e5       	ldi	r24, 0x58	; 88
    3b58:	90 e0       	ldi	r25, 0x00	; 0
    3b5a:	b7 01       	movw	r22, r14
    3b5c:	0c c0       	rjmp	.+24     	; 0x3b76 <vfprintf+0x628>
    3b5e:	80 2f       	mov	r24, r16
    3b60:	86 78       	andi	r24, 0x86	; 134
    3b62:	51 f0       	breq	.+20     	; 0x3b78 <vfprintf+0x62a>
    3b64:	01 ff       	sbrs	r16, 1
    3b66:	02 c0       	rjmp	.+4      	; 0x3b6c <vfprintf+0x61e>
    3b68:	8b e2       	ldi	r24, 0x2B	; 43
    3b6a:	01 c0       	rjmp	.+2      	; 0x3b6e <vfprintf+0x620>
    3b6c:	80 e2       	ldi	r24, 0x20	; 32
    3b6e:	07 fd       	sbrc	r16, 7
    3b70:	8d e2       	ldi	r24, 0x2D	; 45
    3b72:	b7 01       	movw	r22, r14
    3b74:	90 e0       	ldi	r25, 0x00	; 0
    3b76:	c8 d1       	rcall	.+912    	; 0x3f08 <fputc>
    3b78:	c1 16       	cp	r12, r17
    3b7a:	30 f4       	brcc	.+12     	; 0x3b88 <vfprintf+0x63a>
    3b7c:	b7 01       	movw	r22, r14
    3b7e:	80 e3       	ldi	r24, 0x30	; 48
    3b80:	90 e0       	ldi	r25, 0x00	; 0
    3b82:	c2 d1       	rcall	.+900    	; 0x3f08 <fputc>
    3b84:	11 50       	subi	r17, 0x01	; 1
    3b86:	f8 cf       	rjmp	.-16     	; 0x3b78 <vfprintf+0x62a>
    3b88:	ca 94       	dec	r12
    3b8a:	f3 01       	movw	r30, r6
    3b8c:	ec 0d       	add	r30, r12
    3b8e:	f1 1d       	adc	r31, r1
    3b90:	80 81       	ld	r24, Z
    3b92:	b7 01       	movw	r22, r14
    3b94:	90 e0       	ldi	r25, 0x00	; 0
    3b96:	b8 d1       	rcall	.+880    	; 0x3f08 <fputc>
    3b98:	c1 10       	cpse	r12, r1
    3b9a:	f6 cf       	rjmp	.-20     	; 0x3b88 <vfprintf+0x63a>
    3b9c:	15 c0       	rjmp	.+42     	; 0x3bc8 <vfprintf+0x67a>
    3b9e:	f4 e0       	ldi	r31, 0x04	; 4
    3ba0:	f5 15       	cp	r31, r5
    3ba2:	50 f5       	brcc	.+84     	; 0x3bf8 <vfprintf+0x6aa>
    3ba4:	84 e0       	ldi	r24, 0x04	; 4
    3ba6:	58 1a       	sub	r5, r24
    3ba8:	93 fe       	sbrs	r9, 3
    3baa:	1e c0       	rjmp	.+60     	; 0x3be8 <vfprintf+0x69a>
    3bac:	01 11       	cpse	r16, r1
    3bae:	25 c0       	rjmp	.+74     	; 0x3bfa <vfprintf+0x6ac>
    3bb0:	2c 85       	ldd	r18, Y+12	; 0x0c
    3bb2:	23 ff       	sbrs	r18, 3
    3bb4:	27 c0       	rjmp	.+78     	; 0x3c04 <vfprintf+0x6b6>
    3bb6:	06 e5       	ldi	r16, 0x56	; 86
    3bb8:	12 e0       	ldi	r17, 0x02	; 2
    3bba:	39 2d       	mov	r19, r9
    3bbc:	30 71       	andi	r19, 0x10	; 16
    3bbe:	93 2e       	mov	r9, r19
    3bc0:	f8 01       	movw	r30, r16
    3bc2:	84 91       	lpm	r24, Z
    3bc4:	81 11       	cpse	r24, r1
    3bc6:	21 c0       	rjmp	.+66     	; 0x3c0a <vfprintf+0x6bc>
    3bc8:	55 20       	and	r5, r5
    3bca:	09 f4       	brne	.+2      	; 0x3bce <vfprintf+0x680>
    3bcc:	fc cc       	rjmp	.-1544   	; 0x35c6 <vfprintf+0x78>
    3bce:	b7 01       	movw	r22, r14
    3bd0:	80 e2       	ldi	r24, 0x20	; 32
    3bd2:	90 e0       	ldi	r25, 0x00	; 0
    3bd4:	99 d1       	rcall	.+818    	; 0x3f08 <fputc>
    3bd6:	5a 94       	dec	r5
    3bd8:	f7 cf       	rjmp	.-18     	; 0x3bc8 <vfprintf+0x67a>
    3bda:	f7 01       	movw	r30, r14
    3bdc:	86 81       	ldd	r24, Z+6	; 0x06
    3bde:	97 81       	ldd	r25, Z+7	; 0x07
    3be0:	23 c0       	rjmp	.+70     	; 0x3c28 <vfprintf+0x6da>
    3be2:	8f ef       	ldi	r24, 0xFF	; 255
    3be4:	9f ef       	ldi	r25, 0xFF	; 255
    3be6:	20 c0       	rjmp	.+64     	; 0x3c28 <vfprintf+0x6da>
    3be8:	b7 01       	movw	r22, r14
    3bea:	80 e2       	ldi	r24, 0x20	; 32
    3bec:	90 e0       	ldi	r25, 0x00	; 0
    3bee:	8c d1       	rcall	.+792    	; 0x3f08 <fputc>
    3bf0:	5a 94       	dec	r5
    3bf2:	51 10       	cpse	r5, r1
    3bf4:	f9 cf       	rjmp	.-14     	; 0x3be8 <vfprintf+0x69a>
    3bf6:	da cf       	rjmp	.-76     	; 0x3bac <vfprintf+0x65e>
    3bf8:	51 2c       	mov	r5, r1
    3bfa:	b7 01       	movw	r22, r14
    3bfc:	80 2f       	mov	r24, r16
    3bfe:	90 e0       	ldi	r25, 0x00	; 0
    3c00:	83 d1       	rcall	.+774    	; 0x3f08 <fputc>
    3c02:	d6 cf       	rjmp	.-84     	; 0x3bb0 <vfprintf+0x662>
    3c04:	0a e5       	ldi	r16, 0x5A	; 90
    3c06:	12 e0       	ldi	r17, 0x02	; 2
    3c08:	d8 cf       	rjmp	.-80     	; 0x3bba <vfprintf+0x66c>
    3c0a:	91 10       	cpse	r9, r1
    3c0c:	80 52       	subi	r24, 0x20	; 32
    3c0e:	b7 01       	movw	r22, r14
    3c10:	90 e0       	ldi	r25, 0x00	; 0
    3c12:	7a d1       	rcall	.+756    	; 0x3f08 <fputc>
    3c14:	0f 5f       	subi	r16, 0xFF	; 255
    3c16:	1f 4f       	sbci	r17, 0xFF	; 255
    3c18:	d3 cf       	rjmp	.-90     	; 0x3bc0 <vfprintf+0x672>
    3c1a:	23 e0       	ldi	r18, 0x03	; 3
    3c1c:	25 15       	cp	r18, r5
    3c1e:	10 f4       	brcc	.+4      	; 0x3c24 <vfprintf+0x6d6>
    3c20:	83 e0       	ldi	r24, 0x03	; 3
    3c22:	c1 cf       	rjmp	.-126    	; 0x3ba6 <vfprintf+0x658>
    3c24:	51 2c       	mov	r5, r1
    3c26:	c4 cf       	rjmp	.-120    	; 0x3bb0 <vfprintf+0x662>
    3c28:	60 96       	adiw	r28, 0x10	; 16
    3c2a:	cd bf       	out	0x3d, r28	; 61
    3c2c:	de bf       	out	0x3e, r29	; 62
    3c2e:	df 91       	pop	r29
    3c30:	cf 91       	pop	r28
    3c32:	1f 91       	pop	r17
    3c34:	0f 91       	pop	r16
    3c36:	ff 90       	pop	r15
    3c38:	ef 90       	pop	r14
    3c3a:	df 90       	pop	r13
    3c3c:	cf 90       	pop	r12
    3c3e:	bf 90       	pop	r11
    3c40:	af 90       	pop	r10
    3c42:	9f 90       	pop	r9
    3c44:	8f 90       	pop	r8
    3c46:	7f 90       	pop	r7
    3c48:	6f 90       	pop	r6
    3c4a:	5f 90       	pop	r5
    3c4c:	4f 90       	pop	r4
    3c4e:	3f 90       	pop	r3
    3c50:	2f 90       	pop	r2
    3c52:	08 95       	ret

00003c54 <__udivmodsi4>:
    3c54:	a1 e2       	ldi	r26, 0x21	; 33
    3c56:	1a 2e       	mov	r1, r26
    3c58:	aa 1b       	sub	r26, r26
    3c5a:	bb 1b       	sub	r27, r27
    3c5c:	fd 01       	movw	r30, r26
    3c5e:	0d c0       	rjmp	.+26     	; 0x3c7a <__udivmodsi4_ep>

00003c60 <__udivmodsi4_loop>:
    3c60:	aa 1f       	adc	r26, r26
    3c62:	bb 1f       	adc	r27, r27
    3c64:	ee 1f       	adc	r30, r30
    3c66:	ff 1f       	adc	r31, r31
    3c68:	a2 17       	cp	r26, r18
    3c6a:	b3 07       	cpc	r27, r19
    3c6c:	e4 07       	cpc	r30, r20
    3c6e:	f5 07       	cpc	r31, r21
    3c70:	20 f0       	brcs	.+8      	; 0x3c7a <__udivmodsi4_ep>
    3c72:	a2 1b       	sub	r26, r18
    3c74:	b3 0b       	sbc	r27, r19
    3c76:	e4 0b       	sbc	r30, r20
    3c78:	f5 0b       	sbc	r31, r21

00003c7a <__udivmodsi4_ep>:
    3c7a:	66 1f       	adc	r22, r22
    3c7c:	77 1f       	adc	r23, r23
    3c7e:	88 1f       	adc	r24, r24
    3c80:	99 1f       	adc	r25, r25
    3c82:	1a 94       	dec	r1
    3c84:	69 f7       	brne	.-38     	; 0x3c60 <__udivmodsi4_loop>
    3c86:	60 95       	com	r22
    3c88:	70 95       	com	r23
    3c8a:	80 95       	com	r24
    3c8c:	90 95       	com	r25
    3c8e:	9b 01       	movw	r18, r22
    3c90:	ac 01       	movw	r20, r24
    3c92:	bd 01       	movw	r22, r26
    3c94:	cf 01       	movw	r24, r30
    3c96:	08 95       	ret

00003c98 <__ftoa_engine>:
    3c98:	28 30       	cpi	r18, 0x08	; 8
    3c9a:	08 f0       	brcs	.+2      	; 0x3c9e <__ftoa_engine+0x6>
    3c9c:	27 e0       	ldi	r18, 0x07	; 7
    3c9e:	33 27       	eor	r19, r19
    3ca0:	da 01       	movw	r26, r20
    3ca2:	99 0f       	add	r25, r25
    3ca4:	31 1d       	adc	r19, r1
    3ca6:	87 fd       	sbrc	r24, 7
    3ca8:	91 60       	ori	r25, 0x01	; 1
    3caa:	00 96       	adiw	r24, 0x00	; 0
    3cac:	61 05       	cpc	r22, r1
    3cae:	71 05       	cpc	r23, r1
    3cb0:	39 f4       	brne	.+14     	; 0x3cc0 <__ftoa_engine+0x28>
    3cb2:	32 60       	ori	r19, 0x02	; 2
    3cb4:	2e 5f       	subi	r18, 0xFE	; 254
    3cb6:	3d 93       	st	X+, r19
    3cb8:	30 e3       	ldi	r19, 0x30	; 48
    3cba:	2a 95       	dec	r18
    3cbc:	e1 f7       	brne	.-8      	; 0x3cb6 <__ftoa_engine+0x1e>
    3cbe:	08 95       	ret
    3cc0:	9f 3f       	cpi	r25, 0xFF	; 255
    3cc2:	30 f0       	brcs	.+12     	; 0x3cd0 <__ftoa_engine+0x38>
    3cc4:	80 38       	cpi	r24, 0x80	; 128
    3cc6:	71 05       	cpc	r23, r1
    3cc8:	61 05       	cpc	r22, r1
    3cca:	09 f0       	breq	.+2      	; 0x3cce <__ftoa_engine+0x36>
    3ccc:	3c 5f       	subi	r19, 0xFC	; 252
    3cce:	3c 5f       	subi	r19, 0xFC	; 252
    3cd0:	3d 93       	st	X+, r19
    3cd2:	91 30       	cpi	r25, 0x01	; 1
    3cd4:	08 f0       	brcs	.+2      	; 0x3cd8 <__ftoa_engine+0x40>
    3cd6:	80 68       	ori	r24, 0x80	; 128
    3cd8:	91 1d       	adc	r25, r1
    3cda:	df 93       	push	r29
    3cdc:	cf 93       	push	r28
    3cde:	1f 93       	push	r17
    3ce0:	0f 93       	push	r16
    3ce2:	ff 92       	push	r15
    3ce4:	ef 92       	push	r14
    3ce6:	19 2f       	mov	r17, r25
    3ce8:	98 7f       	andi	r25, 0xF8	; 248
    3cea:	96 95       	lsr	r25
    3cec:	e9 2f       	mov	r30, r25
    3cee:	96 95       	lsr	r25
    3cf0:	96 95       	lsr	r25
    3cf2:	e9 0f       	add	r30, r25
    3cf4:	ff 27       	eor	r31, r31
    3cf6:	e8 54       	subi	r30, 0x48	; 72
    3cf8:	fd 4f       	sbci	r31, 0xFD	; 253
    3cfa:	99 27       	eor	r25, r25
    3cfc:	33 27       	eor	r19, r19
    3cfe:	ee 24       	eor	r14, r14
    3d00:	ff 24       	eor	r15, r15
    3d02:	a7 01       	movw	r20, r14
    3d04:	e7 01       	movw	r28, r14
    3d06:	05 90       	lpm	r0, Z+
    3d08:	08 94       	sec
    3d0a:	07 94       	ror	r0
    3d0c:	28 f4       	brcc	.+10     	; 0x3d18 <__ftoa_engine+0x80>
    3d0e:	36 0f       	add	r19, r22
    3d10:	e7 1e       	adc	r14, r23
    3d12:	f8 1e       	adc	r15, r24
    3d14:	49 1f       	adc	r20, r25
    3d16:	51 1d       	adc	r21, r1
    3d18:	66 0f       	add	r22, r22
    3d1a:	77 1f       	adc	r23, r23
    3d1c:	88 1f       	adc	r24, r24
    3d1e:	99 1f       	adc	r25, r25
    3d20:	06 94       	lsr	r0
    3d22:	a1 f7       	brne	.-24     	; 0x3d0c <__ftoa_engine+0x74>
    3d24:	05 90       	lpm	r0, Z+
    3d26:	07 94       	ror	r0
    3d28:	28 f4       	brcc	.+10     	; 0x3d34 <__ftoa_engine+0x9c>
    3d2a:	e7 0e       	add	r14, r23
    3d2c:	f8 1e       	adc	r15, r24
    3d2e:	49 1f       	adc	r20, r25
    3d30:	56 1f       	adc	r21, r22
    3d32:	c1 1d       	adc	r28, r1
    3d34:	77 0f       	add	r23, r23
    3d36:	88 1f       	adc	r24, r24
    3d38:	99 1f       	adc	r25, r25
    3d3a:	66 1f       	adc	r22, r22
    3d3c:	06 94       	lsr	r0
    3d3e:	a1 f7       	brne	.-24     	; 0x3d28 <__ftoa_engine+0x90>
    3d40:	05 90       	lpm	r0, Z+
    3d42:	07 94       	ror	r0
    3d44:	28 f4       	brcc	.+10     	; 0x3d50 <__ftoa_engine+0xb8>
    3d46:	f8 0e       	add	r15, r24
    3d48:	49 1f       	adc	r20, r25
    3d4a:	56 1f       	adc	r21, r22
    3d4c:	c7 1f       	adc	r28, r23
    3d4e:	d1 1d       	adc	r29, r1
    3d50:	88 0f       	add	r24, r24
    3d52:	99 1f       	adc	r25, r25
    3d54:	66 1f       	adc	r22, r22
    3d56:	77 1f       	adc	r23, r23
    3d58:	06 94       	lsr	r0
    3d5a:	a1 f7       	brne	.-24     	; 0x3d44 <__ftoa_engine+0xac>
    3d5c:	05 90       	lpm	r0, Z+
    3d5e:	07 94       	ror	r0
    3d60:	20 f4       	brcc	.+8      	; 0x3d6a <__ftoa_engine+0xd2>
    3d62:	49 0f       	add	r20, r25
    3d64:	56 1f       	adc	r21, r22
    3d66:	c7 1f       	adc	r28, r23
    3d68:	d8 1f       	adc	r29, r24
    3d6a:	99 0f       	add	r25, r25
    3d6c:	66 1f       	adc	r22, r22
    3d6e:	77 1f       	adc	r23, r23
    3d70:	88 1f       	adc	r24, r24
    3d72:	06 94       	lsr	r0
    3d74:	a9 f7       	brne	.-22     	; 0x3d60 <__ftoa_engine+0xc8>
    3d76:	84 91       	lpm	r24, Z
    3d78:	10 95       	com	r17
    3d7a:	17 70       	andi	r17, 0x07	; 7
    3d7c:	41 f0       	breq	.+16     	; 0x3d8e <__ftoa_engine+0xf6>
    3d7e:	d6 95       	lsr	r29
    3d80:	c7 95       	ror	r28
    3d82:	57 95       	ror	r21
    3d84:	47 95       	ror	r20
    3d86:	f7 94       	ror	r15
    3d88:	e7 94       	ror	r14
    3d8a:	1a 95       	dec	r17
    3d8c:	c1 f7       	brne	.-16     	; 0x3d7e <__ftoa_engine+0xe6>
    3d8e:	ee e5       	ldi	r30, 0x5E	; 94
    3d90:	f2 e0       	ldi	r31, 0x02	; 2
    3d92:	68 94       	set
    3d94:	15 90       	lpm	r1, Z+
    3d96:	15 91       	lpm	r17, Z+
    3d98:	35 91       	lpm	r19, Z+
    3d9a:	65 91       	lpm	r22, Z+
    3d9c:	95 91       	lpm	r25, Z+
    3d9e:	05 90       	lpm	r0, Z+
    3da0:	7f e2       	ldi	r23, 0x2F	; 47
    3da2:	73 95       	inc	r23
    3da4:	e1 18       	sub	r14, r1
    3da6:	f1 0a       	sbc	r15, r17
    3da8:	43 0b       	sbc	r20, r19
    3daa:	56 0b       	sbc	r21, r22
    3dac:	c9 0b       	sbc	r28, r25
    3dae:	d0 09       	sbc	r29, r0
    3db0:	c0 f7       	brcc	.-16     	; 0x3da2 <__ftoa_engine+0x10a>
    3db2:	e1 0c       	add	r14, r1
    3db4:	f1 1e       	adc	r15, r17
    3db6:	43 1f       	adc	r20, r19
    3db8:	56 1f       	adc	r21, r22
    3dba:	c9 1f       	adc	r28, r25
    3dbc:	d0 1d       	adc	r29, r0
    3dbe:	7e f4       	brtc	.+30     	; 0x3dde <__ftoa_engine+0x146>
    3dc0:	70 33       	cpi	r23, 0x30	; 48
    3dc2:	11 f4       	brne	.+4      	; 0x3dc8 <__ftoa_engine+0x130>
    3dc4:	8a 95       	dec	r24
    3dc6:	e6 cf       	rjmp	.-52     	; 0x3d94 <__ftoa_engine+0xfc>
    3dc8:	e8 94       	clt
    3dca:	01 50       	subi	r16, 0x01	; 1
    3dcc:	30 f0       	brcs	.+12     	; 0x3dda <__ftoa_engine+0x142>
    3dce:	08 0f       	add	r16, r24
    3dd0:	0a f4       	brpl	.+2      	; 0x3dd4 <__ftoa_engine+0x13c>
    3dd2:	00 27       	eor	r16, r16
    3dd4:	02 17       	cp	r16, r18
    3dd6:	08 f4       	brcc	.+2      	; 0x3dda <__ftoa_engine+0x142>
    3dd8:	20 2f       	mov	r18, r16
    3dda:	23 95       	inc	r18
    3ddc:	02 2f       	mov	r16, r18
    3dde:	7a 33       	cpi	r23, 0x3A	; 58
    3de0:	28 f0       	brcs	.+10     	; 0x3dec <__ftoa_engine+0x154>
    3de2:	79 e3       	ldi	r23, 0x39	; 57
    3de4:	7d 93       	st	X+, r23
    3de6:	2a 95       	dec	r18
    3de8:	e9 f7       	brne	.-6      	; 0x3de4 <__ftoa_engine+0x14c>
    3dea:	10 c0       	rjmp	.+32     	; 0x3e0c <__ftoa_engine+0x174>
    3dec:	7d 93       	st	X+, r23
    3dee:	2a 95       	dec	r18
    3df0:	89 f6       	brne	.-94     	; 0x3d94 <__ftoa_engine+0xfc>
    3df2:	06 94       	lsr	r0
    3df4:	97 95       	ror	r25
    3df6:	67 95       	ror	r22
    3df8:	37 95       	ror	r19
    3dfa:	17 95       	ror	r17
    3dfc:	17 94       	ror	r1
    3dfe:	e1 18       	sub	r14, r1
    3e00:	f1 0a       	sbc	r15, r17
    3e02:	43 0b       	sbc	r20, r19
    3e04:	56 0b       	sbc	r21, r22
    3e06:	c9 0b       	sbc	r28, r25
    3e08:	d0 09       	sbc	r29, r0
    3e0a:	98 f0       	brcs	.+38     	; 0x3e32 <__ftoa_engine+0x19a>
    3e0c:	23 95       	inc	r18
    3e0e:	7e 91       	ld	r23, -X
    3e10:	73 95       	inc	r23
    3e12:	7a 33       	cpi	r23, 0x3A	; 58
    3e14:	08 f0       	brcs	.+2      	; 0x3e18 <__ftoa_engine+0x180>
    3e16:	70 e3       	ldi	r23, 0x30	; 48
    3e18:	7c 93       	st	X, r23
    3e1a:	20 13       	cpse	r18, r16
    3e1c:	b8 f7       	brcc	.-18     	; 0x3e0c <__ftoa_engine+0x174>
    3e1e:	7e 91       	ld	r23, -X
    3e20:	70 61       	ori	r23, 0x10	; 16
    3e22:	7d 93       	st	X+, r23
    3e24:	30 f0       	brcs	.+12     	; 0x3e32 <__ftoa_engine+0x19a>
    3e26:	83 95       	inc	r24
    3e28:	71 e3       	ldi	r23, 0x31	; 49
    3e2a:	7d 93       	st	X+, r23
    3e2c:	70 e3       	ldi	r23, 0x30	; 48
    3e2e:	2a 95       	dec	r18
    3e30:	e1 f7       	brne	.-8      	; 0x3e2a <__ftoa_engine+0x192>
    3e32:	11 24       	eor	r1, r1
    3e34:	ef 90       	pop	r14
    3e36:	ff 90       	pop	r15
    3e38:	0f 91       	pop	r16
    3e3a:	1f 91       	pop	r17
    3e3c:	cf 91       	pop	r28
    3e3e:	df 91       	pop	r29
    3e40:	99 27       	eor	r25, r25
    3e42:	87 fd       	sbrc	r24, 7
    3e44:	90 95       	com	r25
    3e46:	08 95       	ret

00003e48 <strnlen_P>:
    3e48:	fc 01       	movw	r30, r24
    3e4a:	05 90       	lpm	r0, Z+
    3e4c:	61 50       	subi	r22, 0x01	; 1
    3e4e:	70 40       	sbci	r23, 0x00	; 0
    3e50:	01 10       	cpse	r0, r1
    3e52:	d8 f7       	brcc	.-10     	; 0x3e4a <strnlen_P+0x2>
    3e54:	80 95       	com	r24
    3e56:	90 95       	com	r25
    3e58:	8e 0f       	add	r24, r30
    3e5a:	9f 1f       	adc	r25, r31
    3e5c:	08 95       	ret

00003e5e <strnlen>:
    3e5e:	fc 01       	movw	r30, r24
    3e60:	61 50       	subi	r22, 0x01	; 1
    3e62:	70 40       	sbci	r23, 0x00	; 0
    3e64:	01 90       	ld	r0, Z+
    3e66:	01 10       	cpse	r0, r1
    3e68:	d8 f7       	brcc	.-10     	; 0x3e60 <strnlen+0x2>
    3e6a:	80 95       	com	r24
    3e6c:	90 95       	com	r25
    3e6e:	8e 0f       	add	r24, r30
    3e70:	9f 1f       	adc	r25, r31
    3e72:	08 95       	ret

00003e74 <fdevopen>:
    3e74:	0f 93       	push	r16
    3e76:	1f 93       	push	r17
    3e78:	cf 93       	push	r28
    3e7a:	df 93       	push	r29
    3e7c:	00 97       	sbiw	r24, 0x00	; 0
    3e7e:	31 f4       	brne	.+12     	; 0x3e8c <fdevopen+0x18>
    3e80:	61 15       	cp	r22, r1
    3e82:	71 05       	cpc	r23, r1
    3e84:	19 f4       	brne	.+6      	; 0x3e8c <fdevopen+0x18>
    3e86:	80 e0       	ldi	r24, 0x00	; 0
    3e88:	90 e0       	ldi	r25, 0x00	; 0
    3e8a:	39 c0       	rjmp	.+114    	; 0x3efe <fdevopen+0x8a>
    3e8c:	8b 01       	movw	r16, r22
    3e8e:	ec 01       	movw	r28, r24
    3e90:	6e e0       	ldi	r22, 0x0E	; 14
    3e92:	70 e0       	ldi	r23, 0x00	; 0
    3e94:	81 e0       	ldi	r24, 0x01	; 1
    3e96:	90 e0       	ldi	r25, 0x00	; 0
    3e98:	14 d1       	rcall	.+552    	; 0x40c2 <calloc>
    3e9a:	fc 01       	movw	r30, r24
    3e9c:	89 2b       	or	r24, r25
    3e9e:	99 f3       	breq	.-26     	; 0x3e86 <fdevopen+0x12>
    3ea0:	80 e8       	ldi	r24, 0x80	; 128
    3ea2:	83 83       	std	Z+3, r24	; 0x03
    3ea4:	01 15       	cp	r16, r1
    3ea6:	11 05       	cpc	r17, r1
    3ea8:	71 f0       	breq	.+28     	; 0x3ec6 <fdevopen+0x52>
    3eaa:	02 87       	std	Z+10, r16	; 0x0a
    3eac:	13 87       	std	Z+11, r17	; 0x0b
    3eae:	81 e8       	ldi	r24, 0x81	; 129
    3eb0:	83 83       	std	Z+3, r24	; 0x03
    3eb2:	80 91 4f 21 	lds	r24, 0x214F	; 0x80214f <__iob>
    3eb6:	90 91 50 21 	lds	r25, 0x2150	; 0x802150 <__iob+0x1>
    3eba:	89 2b       	or	r24, r25
    3ebc:	21 f4       	brne	.+8      	; 0x3ec6 <fdevopen+0x52>
    3ebe:	e0 93 4f 21 	sts	0x214F, r30	; 0x80214f <__iob>
    3ec2:	f0 93 50 21 	sts	0x2150, r31	; 0x802150 <__iob+0x1>
    3ec6:	20 97       	sbiw	r28, 0x00	; 0
    3ec8:	c9 f0       	breq	.+50     	; 0x3efc <fdevopen+0x88>
    3eca:	c0 87       	std	Z+8, r28	; 0x08
    3ecc:	d1 87       	std	Z+9, r29	; 0x09
    3ece:	83 81       	ldd	r24, Z+3	; 0x03
    3ed0:	82 60       	ori	r24, 0x02	; 2
    3ed2:	83 83       	std	Z+3, r24	; 0x03
    3ed4:	80 91 51 21 	lds	r24, 0x2151	; 0x802151 <__iob+0x2>
    3ed8:	90 91 52 21 	lds	r25, 0x2152	; 0x802152 <__iob+0x3>
    3edc:	89 2b       	or	r24, r25
    3ede:	71 f4       	brne	.+28     	; 0x3efc <fdevopen+0x88>
    3ee0:	e0 93 51 21 	sts	0x2151, r30	; 0x802151 <__iob+0x2>
    3ee4:	f0 93 52 21 	sts	0x2152, r31	; 0x802152 <__iob+0x3>
    3ee8:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <__iob+0x4>
    3eec:	90 91 54 21 	lds	r25, 0x2154	; 0x802154 <__iob+0x5>
    3ef0:	89 2b       	or	r24, r25
    3ef2:	21 f4       	brne	.+8      	; 0x3efc <fdevopen+0x88>
    3ef4:	e0 93 53 21 	sts	0x2153, r30	; 0x802153 <__iob+0x4>
    3ef8:	f0 93 54 21 	sts	0x2154, r31	; 0x802154 <__iob+0x5>
    3efc:	cf 01       	movw	r24, r30
    3efe:	df 91       	pop	r29
    3f00:	cf 91       	pop	r28
    3f02:	1f 91       	pop	r17
    3f04:	0f 91       	pop	r16
    3f06:	08 95       	ret

00003f08 <fputc>:
    3f08:	0f 93       	push	r16
    3f0a:	1f 93       	push	r17
    3f0c:	cf 93       	push	r28
    3f0e:	df 93       	push	r29
    3f10:	fb 01       	movw	r30, r22
    3f12:	23 81       	ldd	r18, Z+3	; 0x03
    3f14:	21 fd       	sbrc	r18, 1
    3f16:	03 c0       	rjmp	.+6      	; 0x3f1e <fputc+0x16>
    3f18:	8f ef       	ldi	r24, 0xFF	; 255
    3f1a:	9f ef       	ldi	r25, 0xFF	; 255
    3f1c:	2c c0       	rjmp	.+88     	; 0x3f76 <fputc+0x6e>
    3f1e:	22 ff       	sbrs	r18, 2
    3f20:	16 c0       	rjmp	.+44     	; 0x3f4e <fputc+0x46>
    3f22:	46 81       	ldd	r20, Z+6	; 0x06
    3f24:	57 81       	ldd	r21, Z+7	; 0x07
    3f26:	24 81       	ldd	r18, Z+4	; 0x04
    3f28:	35 81       	ldd	r19, Z+5	; 0x05
    3f2a:	42 17       	cp	r20, r18
    3f2c:	53 07       	cpc	r21, r19
    3f2e:	44 f4       	brge	.+16     	; 0x3f40 <fputc+0x38>
    3f30:	a0 81       	ld	r26, Z
    3f32:	b1 81       	ldd	r27, Z+1	; 0x01
    3f34:	9d 01       	movw	r18, r26
    3f36:	2f 5f       	subi	r18, 0xFF	; 255
    3f38:	3f 4f       	sbci	r19, 0xFF	; 255
    3f3a:	20 83       	st	Z, r18
    3f3c:	31 83       	std	Z+1, r19	; 0x01
    3f3e:	8c 93       	st	X, r24
    3f40:	26 81       	ldd	r18, Z+6	; 0x06
    3f42:	37 81       	ldd	r19, Z+7	; 0x07
    3f44:	2f 5f       	subi	r18, 0xFF	; 255
    3f46:	3f 4f       	sbci	r19, 0xFF	; 255
    3f48:	26 83       	std	Z+6, r18	; 0x06
    3f4a:	37 83       	std	Z+7, r19	; 0x07
    3f4c:	14 c0       	rjmp	.+40     	; 0x3f76 <fputc+0x6e>
    3f4e:	8b 01       	movw	r16, r22
    3f50:	ec 01       	movw	r28, r24
    3f52:	fb 01       	movw	r30, r22
    3f54:	00 84       	ldd	r0, Z+8	; 0x08
    3f56:	f1 85       	ldd	r31, Z+9	; 0x09
    3f58:	e0 2d       	mov	r30, r0
    3f5a:	19 95       	eicall
    3f5c:	89 2b       	or	r24, r25
    3f5e:	e1 f6       	brne	.-72     	; 0x3f18 <fputc+0x10>
    3f60:	d8 01       	movw	r26, r16
    3f62:	16 96       	adiw	r26, 0x06	; 6
    3f64:	8d 91       	ld	r24, X+
    3f66:	9c 91       	ld	r25, X
    3f68:	17 97       	sbiw	r26, 0x07	; 7
    3f6a:	01 96       	adiw	r24, 0x01	; 1
    3f6c:	16 96       	adiw	r26, 0x06	; 6
    3f6e:	8d 93       	st	X+, r24
    3f70:	9c 93       	st	X, r25
    3f72:	17 97       	sbiw	r26, 0x07	; 7
    3f74:	ce 01       	movw	r24, r28
    3f76:	df 91       	pop	r29
    3f78:	cf 91       	pop	r28
    3f7a:	1f 91       	pop	r17
    3f7c:	0f 91       	pop	r16
    3f7e:	08 95       	ret

00003f80 <printf>:
    3f80:	cf 93       	push	r28
    3f82:	df 93       	push	r29
    3f84:	cd b7       	in	r28, 0x3d	; 61
    3f86:	de b7       	in	r29, 0x3e	; 62
    3f88:	ae 01       	movw	r20, r28
    3f8a:	4a 5f       	subi	r20, 0xFA	; 250
    3f8c:	5f 4f       	sbci	r21, 0xFF	; 255
    3f8e:	fa 01       	movw	r30, r20
    3f90:	61 91       	ld	r22, Z+
    3f92:	71 91       	ld	r23, Z+
    3f94:	af 01       	movw	r20, r30
    3f96:	80 91 51 21 	lds	r24, 0x2151	; 0x802151 <__iob+0x2>
    3f9a:	90 91 52 21 	lds	r25, 0x2152	; 0x802152 <__iob+0x3>
    3f9e:	d7 da       	rcall	.-2642   	; 0x354e <vfprintf>
    3fa0:	df 91       	pop	r29
    3fa2:	cf 91       	pop	r28
    3fa4:	08 95       	ret

00003fa6 <puts>:
    3fa6:	0f 93       	push	r16
    3fa8:	1f 93       	push	r17
    3faa:	cf 93       	push	r28
    3fac:	df 93       	push	r29
    3fae:	e0 91 51 21 	lds	r30, 0x2151	; 0x802151 <__iob+0x2>
    3fb2:	f0 91 52 21 	lds	r31, 0x2152	; 0x802152 <__iob+0x3>
    3fb6:	23 81       	ldd	r18, Z+3	; 0x03
    3fb8:	21 ff       	sbrs	r18, 1
    3fba:	1b c0       	rjmp	.+54     	; 0x3ff2 <puts+0x4c>
    3fbc:	8c 01       	movw	r16, r24
    3fbe:	d0 e0       	ldi	r29, 0x00	; 0
    3fc0:	c0 e0       	ldi	r28, 0x00	; 0
    3fc2:	f8 01       	movw	r30, r16
    3fc4:	81 91       	ld	r24, Z+
    3fc6:	8f 01       	movw	r16, r30
    3fc8:	60 91 51 21 	lds	r22, 0x2151	; 0x802151 <__iob+0x2>
    3fcc:	70 91 52 21 	lds	r23, 0x2152	; 0x802152 <__iob+0x3>
    3fd0:	db 01       	movw	r26, r22
    3fd2:	18 96       	adiw	r26, 0x08	; 8
    3fd4:	ed 91       	ld	r30, X+
    3fd6:	fc 91       	ld	r31, X
    3fd8:	19 97       	sbiw	r26, 0x09	; 9
    3fda:	88 23       	and	r24, r24
    3fdc:	31 f0       	breq	.+12     	; 0x3fea <puts+0x44>
    3fde:	19 95       	eicall
    3fe0:	89 2b       	or	r24, r25
    3fe2:	79 f3       	breq	.-34     	; 0x3fc2 <puts+0x1c>
    3fe4:	df ef       	ldi	r29, 0xFF	; 255
    3fe6:	cf ef       	ldi	r28, 0xFF	; 255
    3fe8:	ec cf       	rjmp	.-40     	; 0x3fc2 <puts+0x1c>
    3fea:	8a e0       	ldi	r24, 0x0A	; 10
    3fec:	19 95       	eicall
    3fee:	89 2b       	or	r24, r25
    3ff0:	19 f0       	breq	.+6      	; 0x3ff8 <puts+0x52>
    3ff2:	8f ef       	ldi	r24, 0xFF	; 255
    3ff4:	9f ef       	ldi	r25, 0xFF	; 255
    3ff6:	02 c0       	rjmp	.+4      	; 0x3ffc <puts+0x56>
    3ff8:	8d 2f       	mov	r24, r29
    3ffa:	9c 2f       	mov	r25, r28
    3ffc:	df 91       	pop	r29
    3ffe:	cf 91       	pop	r28
    4000:	1f 91       	pop	r17
    4002:	0f 91       	pop	r16
    4004:	08 95       	ret

00004006 <__ultoa_invert>:
    4006:	fa 01       	movw	r30, r20
    4008:	aa 27       	eor	r26, r26
    400a:	28 30       	cpi	r18, 0x08	; 8
    400c:	51 f1       	breq	.+84     	; 0x4062 <__ultoa_invert+0x5c>
    400e:	20 31       	cpi	r18, 0x10	; 16
    4010:	81 f1       	breq	.+96     	; 0x4072 <__ultoa_invert+0x6c>
    4012:	e8 94       	clt
    4014:	6f 93       	push	r22
    4016:	6e 7f       	andi	r22, 0xFE	; 254
    4018:	6e 5f       	subi	r22, 0xFE	; 254
    401a:	7f 4f       	sbci	r23, 0xFF	; 255
    401c:	8f 4f       	sbci	r24, 0xFF	; 255
    401e:	9f 4f       	sbci	r25, 0xFF	; 255
    4020:	af 4f       	sbci	r26, 0xFF	; 255
    4022:	b1 e0       	ldi	r27, 0x01	; 1
    4024:	3e d0       	rcall	.+124    	; 0x40a2 <__ultoa_invert+0x9c>
    4026:	b4 e0       	ldi	r27, 0x04	; 4
    4028:	3c d0       	rcall	.+120    	; 0x40a2 <__ultoa_invert+0x9c>
    402a:	67 0f       	add	r22, r23
    402c:	78 1f       	adc	r23, r24
    402e:	89 1f       	adc	r24, r25
    4030:	9a 1f       	adc	r25, r26
    4032:	a1 1d       	adc	r26, r1
    4034:	68 0f       	add	r22, r24
    4036:	79 1f       	adc	r23, r25
    4038:	8a 1f       	adc	r24, r26
    403a:	91 1d       	adc	r25, r1
    403c:	a1 1d       	adc	r26, r1
    403e:	6a 0f       	add	r22, r26
    4040:	71 1d       	adc	r23, r1
    4042:	81 1d       	adc	r24, r1
    4044:	91 1d       	adc	r25, r1
    4046:	a1 1d       	adc	r26, r1
    4048:	20 d0       	rcall	.+64     	; 0x408a <__ultoa_invert+0x84>
    404a:	09 f4       	brne	.+2      	; 0x404e <__ultoa_invert+0x48>
    404c:	68 94       	set
    404e:	3f 91       	pop	r19
    4050:	2a e0       	ldi	r18, 0x0A	; 10
    4052:	26 9f       	mul	r18, r22
    4054:	11 24       	eor	r1, r1
    4056:	30 19       	sub	r19, r0
    4058:	30 5d       	subi	r19, 0xD0	; 208
    405a:	31 93       	st	Z+, r19
    405c:	de f6       	brtc	.-74     	; 0x4014 <__ultoa_invert+0xe>
    405e:	cf 01       	movw	r24, r30
    4060:	08 95       	ret
    4062:	46 2f       	mov	r20, r22
    4064:	47 70       	andi	r20, 0x07	; 7
    4066:	40 5d       	subi	r20, 0xD0	; 208
    4068:	41 93       	st	Z+, r20
    406a:	b3 e0       	ldi	r27, 0x03	; 3
    406c:	0f d0       	rcall	.+30     	; 0x408c <__ultoa_invert+0x86>
    406e:	c9 f7       	brne	.-14     	; 0x4062 <__ultoa_invert+0x5c>
    4070:	f6 cf       	rjmp	.-20     	; 0x405e <__ultoa_invert+0x58>
    4072:	46 2f       	mov	r20, r22
    4074:	4f 70       	andi	r20, 0x0F	; 15
    4076:	40 5d       	subi	r20, 0xD0	; 208
    4078:	4a 33       	cpi	r20, 0x3A	; 58
    407a:	18 f0       	brcs	.+6      	; 0x4082 <__ultoa_invert+0x7c>
    407c:	49 5d       	subi	r20, 0xD9	; 217
    407e:	31 fd       	sbrc	r19, 1
    4080:	40 52       	subi	r20, 0x20	; 32
    4082:	41 93       	st	Z+, r20
    4084:	02 d0       	rcall	.+4      	; 0x408a <__ultoa_invert+0x84>
    4086:	a9 f7       	brne	.-22     	; 0x4072 <__ultoa_invert+0x6c>
    4088:	ea cf       	rjmp	.-44     	; 0x405e <__ultoa_invert+0x58>
    408a:	b4 e0       	ldi	r27, 0x04	; 4
    408c:	a6 95       	lsr	r26
    408e:	97 95       	ror	r25
    4090:	87 95       	ror	r24
    4092:	77 95       	ror	r23
    4094:	67 95       	ror	r22
    4096:	ba 95       	dec	r27
    4098:	c9 f7       	brne	.-14     	; 0x408c <__ultoa_invert+0x86>
    409a:	00 97       	sbiw	r24, 0x00	; 0
    409c:	61 05       	cpc	r22, r1
    409e:	71 05       	cpc	r23, r1
    40a0:	08 95       	ret
    40a2:	9b 01       	movw	r18, r22
    40a4:	ac 01       	movw	r20, r24
    40a6:	0a 2e       	mov	r0, r26
    40a8:	06 94       	lsr	r0
    40aa:	57 95       	ror	r21
    40ac:	47 95       	ror	r20
    40ae:	37 95       	ror	r19
    40b0:	27 95       	ror	r18
    40b2:	ba 95       	dec	r27
    40b4:	c9 f7       	brne	.-14     	; 0x40a8 <__ultoa_invert+0xa2>
    40b6:	62 0f       	add	r22, r18
    40b8:	73 1f       	adc	r23, r19
    40ba:	84 1f       	adc	r24, r20
    40bc:	95 1f       	adc	r25, r21
    40be:	a0 1d       	adc	r26, r0
    40c0:	08 95       	ret

000040c2 <calloc>:
    40c2:	0f 93       	push	r16
    40c4:	1f 93       	push	r17
    40c6:	cf 93       	push	r28
    40c8:	df 93       	push	r29
    40ca:	86 9f       	mul	r24, r22
    40cc:	80 01       	movw	r16, r0
    40ce:	87 9f       	mul	r24, r23
    40d0:	10 0d       	add	r17, r0
    40d2:	96 9f       	mul	r25, r22
    40d4:	10 0d       	add	r17, r0
    40d6:	11 24       	eor	r1, r1
    40d8:	c8 01       	movw	r24, r16
    40da:	0d d0       	rcall	.+26     	; 0x40f6 <malloc>
    40dc:	ec 01       	movw	r28, r24
    40de:	00 97       	sbiw	r24, 0x00	; 0
    40e0:	21 f0       	breq	.+8      	; 0x40ea <calloc+0x28>
    40e2:	a8 01       	movw	r20, r16
    40e4:	60 e0       	ldi	r22, 0x00	; 0
    40e6:	70 e0       	ldi	r23, 0x00	; 0
    40e8:	27 d1       	rcall	.+590    	; 0x4338 <memset>
    40ea:	ce 01       	movw	r24, r28
    40ec:	df 91       	pop	r29
    40ee:	cf 91       	pop	r28
    40f0:	1f 91       	pop	r17
    40f2:	0f 91       	pop	r16
    40f4:	08 95       	ret

000040f6 <malloc>:
    40f6:	0f 93       	push	r16
    40f8:	1f 93       	push	r17
    40fa:	cf 93       	push	r28
    40fc:	df 93       	push	r29
    40fe:	82 30       	cpi	r24, 0x02	; 2
    4100:	91 05       	cpc	r25, r1
    4102:	10 f4       	brcc	.+4      	; 0x4108 <malloc+0x12>
    4104:	82 e0       	ldi	r24, 0x02	; 2
    4106:	90 e0       	ldi	r25, 0x00	; 0
    4108:	e0 91 57 21 	lds	r30, 0x2157	; 0x802157 <__flp>
    410c:	f0 91 58 21 	lds	r31, 0x2158	; 0x802158 <__flp+0x1>
    4110:	20 e0       	ldi	r18, 0x00	; 0
    4112:	30 e0       	ldi	r19, 0x00	; 0
    4114:	a0 e0       	ldi	r26, 0x00	; 0
    4116:	b0 e0       	ldi	r27, 0x00	; 0
    4118:	30 97       	sbiw	r30, 0x00	; 0
    411a:	19 f1       	breq	.+70     	; 0x4162 <malloc+0x6c>
    411c:	40 81       	ld	r20, Z
    411e:	51 81       	ldd	r21, Z+1	; 0x01
    4120:	02 81       	ldd	r16, Z+2	; 0x02
    4122:	13 81       	ldd	r17, Z+3	; 0x03
    4124:	48 17       	cp	r20, r24
    4126:	59 07       	cpc	r21, r25
    4128:	c8 f0       	brcs	.+50     	; 0x415c <malloc+0x66>
    412a:	84 17       	cp	r24, r20
    412c:	95 07       	cpc	r25, r21
    412e:	69 f4       	brne	.+26     	; 0x414a <malloc+0x54>
    4130:	10 97       	sbiw	r26, 0x00	; 0
    4132:	31 f0       	breq	.+12     	; 0x4140 <malloc+0x4a>
    4134:	12 96       	adiw	r26, 0x02	; 2
    4136:	0c 93       	st	X, r16
    4138:	12 97       	sbiw	r26, 0x02	; 2
    413a:	13 96       	adiw	r26, 0x03	; 3
    413c:	1c 93       	st	X, r17
    413e:	27 c0       	rjmp	.+78     	; 0x418e <malloc+0x98>
    4140:	00 93 57 21 	sts	0x2157, r16	; 0x802157 <__flp>
    4144:	10 93 58 21 	sts	0x2158, r17	; 0x802158 <__flp+0x1>
    4148:	22 c0       	rjmp	.+68     	; 0x418e <malloc+0x98>
    414a:	21 15       	cp	r18, r1
    414c:	31 05       	cpc	r19, r1
    414e:	19 f0       	breq	.+6      	; 0x4156 <malloc+0x60>
    4150:	42 17       	cp	r20, r18
    4152:	53 07       	cpc	r21, r19
    4154:	18 f4       	brcc	.+6      	; 0x415c <malloc+0x66>
    4156:	9a 01       	movw	r18, r20
    4158:	bd 01       	movw	r22, r26
    415a:	ef 01       	movw	r28, r30
    415c:	df 01       	movw	r26, r30
    415e:	f8 01       	movw	r30, r16
    4160:	db cf       	rjmp	.-74     	; 0x4118 <malloc+0x22>
    4162:	21 15       	cp	r18, r1
    4164:	31 05       	cpc	r19, r1
    4166:	f9 f0       	breq	.+62     	; 0x41a6 <malloc+0xb0>
    4168:	28 1b       	sub	r18, r24
    416a:	39 0b       	sbc	r19, r25
    416c:	24 30       	cpi	r18, 0x04	; 4
    416e:	31 05       	cpc	r19, r1
    4170:	80 f4       	brcc	.+32     	; 0x4192 <malloc+0x9c>
    4172:	8a 81       	ldd	r24, Y+2	; 0x02
    4174:	9b 81       	ldd	r25, Y+3	; 0x03
    4176:	61 15       	cp	r22, r1
    4178:	71 05       	cpc	r23, r1
    417a:	21 f0       	breq	.+8      	; 0x4184 <malloc+0x8e>
    417c:	fb 01       	movw	r30, r22
    417e:	82 83       	std	Z+2, r24	; 0x02
    4180:	93 83       	std	Z+3, r25	; 0x03
    4182:	04 c0       	rjmp	.+8      	; 0x418c <malloc+0x96>
    4184:	80 93 57 21 	sts	0x2157, r24	; 0x802157 <__flp>
    4188:	90 93 58 21 	sts	0x2158, r25	; 0x802158 <__flp+0x1>
    418c:	fe 01       	movw	r30, r28
    418e:	32 96       	adiw	r30, 0x02	; 2
    4190:	44 c0       	rjmp	.+136    	; 0x421a <malloc+0x124>
    4192:	fe 01       	movw	r30, r28
    4194:	e2 0f       	add	r30, r18
    4196:	f3 1f       	adc	r31, r19
    4198:	81 93       	st	Z+, r24
    419a:	91 93       	st	Z+, r25
    419c:	22 50       	subi	r18, 0x02	; 2
    419e:	31 09       	sbc	r19, r1
    41a0:	28 83       	st	Y, r18
    41a2:	39 83       	std	Y+1, r19	; 0x01
    41a4:	3a c0       	rjmp	.+116    	; 0x421a <malloc+0x124>
    41a6:	20 91 55 21 	lds	r18, 0x2155	; 0x802155 <__brkval>
    41aa:	30 91 56 21 	lds	r19, 0x2156	; 0x802156 <__brkval+0x1>
    41ae:	23 2b       	or	r18, r19
    41b0:	41 f4       	brne	.+16     	; 0x41c2 <malloc+0xcc>
    41b2:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    41b6:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    41ba:	20 93 55 21 	sts	0x2155, r18	; 0x802155 <__brkval>
    41be:	30 93 56 21 	sts	0x2156, r19	; 0x802156 <__brkval+0x1>
    41c2:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
    41c6:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
    41ca:	21 15       	cp	r18, r1
    41cc:	31 05       	cpc	r19, r1
    41ce:	41 f4       	brne	.+16     	; 0x41e0 <malloc+0xea>
    41d0:	2d b7       	in	r18, 0x3d	; 61
    41d2:	3e b7       	in	r19, 0x3e	; 62
    41d4:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    41d8:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    41dc:	24 1b       	sub	r18, r20
    41de:	35 0b       	sbc	r19, r21
    41e0:	e0 91 55 21 	lds	r30, 0x2155	; 0x802155 <__brkval>
    41e4:	f0 91 56 21 	lds	r31, 0x2156	; 0x802156 <__brkval+0x1>
    41e8:	e2 17       	cp	r30, r18
    41ea:	f3 07       	cpc	r31, r19
    41ec:	a0 f4       	brcc	.+40     	; 0x4216 <malloc+0x120>
    41ee:	2e 1b       	sub	r18, r30
    41f0:	3f 0b       	sbc	r19, r31
    41f2:	28 17       	cp	r18, r24
    41f4:	39 07       	cpc	r19, r25
    41f6:	78 f0       	brcs	.+30     	; 0x4216 <malloc+0x120>
    41f8:	ac 01       	movw	r20, r24
    41fa:	4e 5f       	subi	r20, 0xFE	; 254
    41fc:	5f 4f       	sbci	r21, 0xFF	; 255
    41fe:	24 17       	cp	r18, r20
    4200:	35 07       	cpc	r19, r21
    4202:	48 f0       	brcs	.+18     	; 0x4216 <malloc+0x120>
    4204:	4e 0f       	add	r20, r30
    4206:	5f 1f       	adc	r21, r31
    4208:	40 93 55 21 	sts	0x2155, r20	; 0x802155 <__brkval>
    420c:	50 93 56 21 	sts	0x2156, r21	; 0x802156 <__brkval+0x1>
    4210:	81 93       	st	Z+, r24
    4212:	91 93       	st	Z+, r25
    4214:	02 c0       	rjmp	.+4      	; 0x421a <malloc+0x124>
    4216:	e0 e0       	ldi	r30, 0x00	; 0
    4218:	f0 e0       	ldi	r31, 0x00	; 0
    421a:	cf 01       	movw	r24, r30
    421c:	df 91       	pop	r29
    421e:	cf 91       	pop	r28
    4220:	1f 91       	pop	r17
    4222:	0f 91       	pop	r16
    4224:	08 95       	ret

00004226 <free>:
    4226:	cf 93       	push	r28
    4228:	df 93       	push	r29
    422a:	00 97       	sbiw	r24, 0x00	; 0
    422c:	09 f4       	brne	.+2      	; 0x4230 <free+0xa>
    422e:	81 c0       	rjmp	.+258    	; 0x4332 <free+0x10c>
    4230:	fc 01       	movw	r30, r24
    4232:	32 97       	sbiw	r30, 0x02	; 2
    4234:	12 82       	std	Z+2, r1	; 0x02
    4236:	13 82       	std	Z+3, r1	; 0x03
    4238:	a0 91 57 21 	lds	r26, 0x2157	; 0x802157 <__flp>
    423c:	b0 91 58 21 	lds	r27, 0x2158	; 0x802158 <__flp+0x1>
    4240:	10 97       	sbiw	r26, 0x00	; 0
    4242:	81 f4       	brne	.+32     	; 0x4264 <free+0x3e>
    4244:	20 81       	ld	r18, Z
    4246:	31 81       	ldd	r19, Z+1	; 0x01
    4248:	82 0f       	add	r24, r18
    424a:	93 1f       	adc	r25, r19
    424c:	20 91 55 21 	lds	r18, 0x2155	; 0x802155 <__brkval>
    4250:	30 91 56 21 	lds	r19, 0x2156	; 0x802156 <__brkval+0x1>
    4254:	28 17       	cp	r18, r24
    4256:	39 07       	cpc	r19, r25
    4258:	51 f5       	brne	.+84     	; 0x42ae <free+0x88>
    425a:	e0 93 55 21 	sts	0x2155, r30	; 0x802155 <__brkval>
    425e:	f0 93 56 21 	sts	0x2156, r31	; 0x802156 <__brkval+0x1>
    4262:	67 c0       	rjmp	.+206    	; 0x4332 <free+0x10c>
    4264:	ed 01       	movw	r28, r26
    4266:	20 e0       	ldi	r18, 0x00	; 0
    4268:	30 e0       	ldi	r19, 0x00	; 0
    426a:	ce 17       	cp	r28, r30
    426c:	df 07       	cpc	r29, r31
    426e:	40 f4       	brcc	.+16     	; 0x4280 <free+0x5a>
    4270:	4a 81       	ldd	r20, Y+2	; 0x02
    4272:	5b 81       	ldd	r21, Y+3	; 0x03
    4274:	9e 01       	movw	r18, r28
    4276:	41 15       	cp	r20, r1
    4278:	51 05       	cpc	r21, r1
    427a:	f1 f0       	breq	.+60     	; 0x42b8 <free+0x92>
    427c:	ea 01       	movw	r28, r20
    427e:	f5 cf       	rjmp	.-22     	; 0x426a <free+0x44>
    4280:	c2 83       	std	Z+2, r28	; 0x02
    4282:	d3 83       	std	Z+3, r29	; 0x03
    4284:	40 81       	ld	r20, Z
    4286:	51 81       	ldd	r21, Z+1	; 0x01
    4288:	84 0f       	add	r24, r20
    428a:	95 1f       	adc	r25, r21
    428c:	c8 17       	cp	r28, r24
    428e:	d9 07       	cpc	r29, r25
    4290:	59 f4       	brne	.+22     	; 0x42a8 <free+0x82>
    4292:	88 81       	ld	r24, Y
    4294:	99 81       	ldd	r25, Y+1	; 0x01
    4296:	84 0f       	add	r24, r20
    4298:	95 1f       	adc	r25, r21
    429a:	02 96       	adiw	r24, 0x02	; 2
    429c:	80 83       	st	Z, r24
    429e:	91 83       	std	Z+1, r25	; 0x01
    42a0:	8a 81       	ldd	r24, Y+2	; 0x02
    42a2:	9b 81       	ldd	r25, Y+3	; 0x03
    42a4:	82 83       	std	Z+2, r24	; 0x02
    42a6:	93 83       	std	Z+3, r25	; 0x03
    42a8:	21 15       	cp	r18, r1
    42aa:	31 05       	cpc	r19, r1
    42ac:	29 f4       	brne	.+10     	; 0x42b8 <free+0x92>
    42ae:	e0 93 57 21 	sts	0x2157, r30	; 0x802157 <__flp>
    42b2:	f0 93 58 21 	sts	0x2158, r31	; 0x802158 <__flp+0x1>
    42b6:	3d c0       	rjmp	.+122    	; 0x4332 <free+0x10c>
    42b8:	e9 01       	movw	r28, r18
    42ba:	ea 83       	std	Y+2, r30	; 0x02
    42bc:	fb 83       	std	Y+3, r31	; 0x03
    42be:	49 91       	ld	r20, Y+
    42c0:	59 91       	ld	r21, Y+
    42c2:	c4 0f       	add	r28, r20
    42c4:	d5 1f       	adc	r29, r21
    42c6:	ec 17       	cp	r30, r28
    42c8:	fd 07       	cpc	r31, r29
    42ca:	61 f4       	brne	.+24     	; 0x42e4 <free+0xbe>
    42cc:	80 81       	ld	r24, Z
    42ce:	91 81       	ldd	r25, Z+1	; 0x01
    42d0:	84 0f       	add	r24, r20
    42d2:	95 1f       	adc	r25, r21
    42d4:	02 96       	adiw	r24, 0x02	; 2
    42d6:	e9 01       	movw	r28, r18
    42d8:	88 83       	st	Y, r24
    42da:	99 83       	std	Y+1, r25	; 0x01
    42dc:	82 81       	ldd	r24, Z+2	; 0x02
    42de:	93 81       	ldd	r25, Z+3	; 0x03
    42e0:	8a 83       	std	Y+2, r24	; 0x02
    42e2:	9b 83       	std	Y+3, r25	; 0x03
    42e4:	e0 e0       	ldi	r30, 0x00	; 0
    42e6:	f0 e0       	ldi	r31, 0x00	; 0
    42e8:	12 96       	adiw	r26, 0x02	; 2
    42ea:	8d 91       	ld	r24, X+
    42ec:	9c 91       	ld	r25, X
    42ee:	13 97       	sbiw	r26, 0x03	; 3
    42f0:	00 97       	sbiw	r24, 0x00	; 0
    42f2:	19 f0       	breq	.+6      	; 0x42fa <free+0xd4>
    42f4:	fd 01       	movw	r30, r26
    42f6:	dc 01       	movw	r26, r24
    42f8:	f7 cf       	rjmp	.-18     	; 0x42e8 <free+0xc2>
    42fa:	8d 91       	ld	r24, X+
    42fc:	9c 91       	ld	r25, X
    42fe:	11 97       	sbiw	r26, 0x01	; 1
    4300:	9d 01       	movw	r18, r26
    4302:	2e 5f       	subi	r18, 0xFE	; 254
    4304:	3f 4f       	sbci	r19, 0xFF	; 255
    4306:	82 0f       	add	r24, r18
    4308:	93 1f       	adc	r25, r19
    430a:	20 91 55 21 	lds	r18, 0x2155	; 0x802155 <__brkval>
    430e:	30 91 56 21 	lds	r19, 0x2156	; 0x802156 <__brkval+0x1>
    4312:	28 17       	cp	r18, r24
    4314:	39 07       	cpc	r19, r25
    4316:	69 f4       	brne	.+26     	; 0x4332 <free+0x10c>
    4318:	30 97       	sbiw	r30, 0x00	; 0
    431a:	29 f4       	brne	.+10     	; 0x4326 <free+0x100>
    431c:	10 92 57 21 	sts	0x2157, r1	; 0x802157 <__flp>
    4320:	10 92 58 21 	sts	0x2158, r1	; 0x802158 <__flp+0x1>
    4324:	02 c0       	rjmp	.+4      	; 0x432a <free+0x104>
    4326:	12 82       	std	Z+2, r1	; 0x02
    4328:	13 82       	std	Z+3, r1	; 0x03
    432a:	a0 93 55 21 	sts	0x2155, r26	; 0x802155 <__brkval>
    432e:	b0 93 56 21 	sts	0x2156, r27	; 0x802156 <__brkval+0x1>
    4332:	df 91       	pop	r29
    4334:	cf 91       	pop	r28
    4336:	08 95       	ret

00004338 <memset>:
    4338:	dc 01       	movw	r26, r24
    433a:	01 c0       	rjmp	.+2      	; 0x433e <memset+0x6>
    433c:	6d 93       	st	X+, r22
    433e:	41 50       	subi	r20, 0x01	; 1
    4340:	50 40       	sbci	r21, 0x00	; 0
    4342:	e0 f7       	brcc	.-8      	; 0x433c <memset+0x4>
    4344:	08 95       	ret

00004346 <_exit>:
    4346:	f8 94       	cli

00004348 <__stop_program>:
    4348:	ff cf       	rjmp	.-2      	; 0x4348 <__stop_program>
