
Magic_Mirror.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001398  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  080014a4  080014a4  000114a4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080015c0  080015c0  000115c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080015c4  080015c4  000115c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080015c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000060  2000000c  080015d4  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000006c  080015d4  0002006c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bc86  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001c9d  00000000  00000000  0002bcbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002361  00000000  00000000  0002d958  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000004e8  00000000  00000000  0002fcc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005c0  00000000  00000000  000301a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003051  00000000  00000000  00030768  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001e34  00000000  00000000  000337b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000355ed  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000c6c  00000000  00000000  0003566c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800148c 	.word	0x0800148c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800148c 	.word	0x0800148c

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f8ac 	bl	80002c0 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000178:	f000 f860 	bl	800023c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f82d 	bl	8000200 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 f872 	bl	8001294 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000028 	.word	0x20000028
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000028 	.word	0x20000028

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000200:	1ec3      	subs	r3, r0, #3
 8000202:	2b04      	cmp	r3, #4
{
 8000204:	b510      	push	{r4, lr}
 8000206:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000208:	d903      	bls.n	8000212 <HAL_NVIC_SetPriorityGrouping+0x12>
 800020a:	21a2      	movs	r1, #162	; 0xa2
 800020c:	4809      	ldr	r0, [pc, #36]	; (8000234 <HAL_NVIC_SetPriorityGrouping+0x34>)
 800020e:	f001 f840 	bl	8001292 <assert_failed>
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000212:	4a09      	ldr	r2, [pc, #36]	; (8000238 <HAL_NVIC_SetPriorityGrouping+0x38>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000214:	0224      	lsls	r4, r4, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000216:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000218:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800021c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000220:	041b      	lsls	r3, r3, #16
 8000222:	0c1b      	lsrs	r3, r3, #16
 8000224:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800022c:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 800022e:	60d4      	str	r4, [r2, #12]
 8000230:	bd10      	pop	{r4, pc}
 8000232:	bf00      	nop
 8000234:	080014c3 	.word	0x080014c3
 8000238:	e000ed00 	.word	0xe000ed00

0800023c <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800023c:	2a0f      	cmp	r2, #15
{ 
 800023e:	b570      	push	{r4, r5, r6, lr}
 8000240:	4604      	mov	r4, r0
 8000242:	460e      	mov	r6, r1
 8000244:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000246:	d903      	bls.n	8000250 <HAL_NVIC_SetPriority+0x14>
 8000248:	21ba      	movs	r1, #186	; 0xba
 800024a:	481a      	ldr	r0, [pc, #104]	; (80002b4 <HAL_NVIC_SetPriority+0x78>)
 800024c:	f001 f821 	bl	8001292 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000250:	2e0f      	cmp	r6, #15
 8000252:	d903      	bls.n	800025c <HAL_NVIC_SetPriority+0x20>
 8000254:	21bb      	movs	r1, #187	; 0xbb
 8000256:	4817      	ldr	r0, [pc, #92]	; (80002b4 <HAL_NVIC_SetPriority+0x78>)
 8000258:	f001 f81b 	bl	8001292 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b16      	ldr	r3, [pc, #88]	; (80002b8 <HAL_NVIC_SetPriority+0x7c>)

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	2001      	movs	r0, #1
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000260:	68d9      	ldr	r1, [r3, #12]
 8000262:	f3c1 2102 	ubfx	r1, r1, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000266:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800026a:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800026c:	2b04      	cmp	r3, #4
 800026e:	bf28      	it	cs
 8000270:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000272:	2a06      	cmp	r2, #6
 8000274:	bf94      	ite	ls
 8000276:	2100      	movls	r1, #0
 8000278:	3903      	subhi	r1, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800027a:	fa00 f203 	lsl.w	r2, r0, r3
 800027e:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000280:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000282:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000284:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000286:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000288:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) < 0)
 800028a:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800028c:	ea42 0205 	orr.w	r2, r2, r5
 8000290:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	bfaf      	iteee	ge
 8000296:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029a:	4b08      	ldrlt	r3, [pc, #32]	; (80002bc <HAL_NVIC_SetPriority+0x80>)
 800029c:	f004 040f 	andlt.w	r4, r4, #15
 80002a0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a2:	bfa5      	ittet	ge
 80002a4:	b2d2      	uxtbge	r2, r2
 80002a6:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002aa:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ac:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 80002b0:	bd70      	pop	{r4, r5, r6, pc}
 80002b2:	bf00      	nop
 80002b4:	080014c3 	.word	0x080014c3
 80002b8:	e000ed00 	.word	0xe000ed00
 80002bc:	e000ed14 	.word	0xe000ed14

080002c0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002c0:	3801      	subs	r0, #1
 80002c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002c6:	d20a      	bcs.n	80002de <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002ca:	4b06      	ldr	r3, [pc, #24]	; (80002e4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002cc:	4a06      	ldr	r2, [pc, #24]	; (80002e8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002ce:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002d4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002d6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002d8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002da:	601a      	str	r2, [r3, #0]
 80002dc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002de:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	e000e010 	.word	0xe000e010
 80002e8:	e000ed00 	.word	0xe000ed00

080002ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t config = 0x00U;
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80002f0:	4aaa      	ldr	r2, [pc, #680]	; (800059c <HAL_GPIO_Init+0x2b0>)
{
 80002f2:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80002f4:	4290      	cmp	r0, r2
{
 80002f6:	4604      	mov	r4, r0
 80002f8:	468b      	mov	fp, r1
 80002fa:	9201      	str	r2, [sp, #4]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80002fc:	d013      	beq.n	8000326 <HAL_GPIO_Init+0x3a>
 80002fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000302:	4290      	cmp	r0, r2
 8000304:	d00f      	beq.n	8000326 <HAL_GPIO_Init+0x3a>
 8000306:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800030a:	4290      	cmp	r0, r2
 800030c:	d00b      	beq.n	8000326 <HAL_GPIO_Init+0x3a>
 800030e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000312:	4290      	cmp	r0, r2
 8000314:	d007      	beq.n	8000326 <HAL_GPIO_Init+0x3a>
 8000316:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800031a:	4290      	cmp	r0, r2
 800031c:	d003      	beq.n	8000326 <HAL_GPIO_Init+0x3a>
 800031e:	21cd      	movs	r1, #205	; 0xcd
 8000320:	489f      	ldr	r0, [pc, #636]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 8000322:	f000 ffb6 	bl	8001292 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8000326:	f8db 2000 	ldr.w	r2, [fp]
 800032a:	b291      	uxth	r1, r2
 800032c:	b111      	cbz	r1, 8000334 <HAL_GPIO_Init+0x48>
 800032e:	0c12      	lsrs	r2, r2, #16
 8000330:	0412      	lsls	r2, r2, #16
 8000332:	b11a      	cbz	r2, 800033c <HAL_GPIO_Init+0x50>
 8000334:	21ce      	movs	r1, #206	; 0xce
 8000336:	489a      	ldr	r0, [pc, #616]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 8000338:	f000 ffab 	bl	8001292 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800033c:	f8db 2004 	ldr.w	r2, [fp, #4]
 8000340:	2a03      	cmp	r2, #3
 8000342:	d917      	bls.n	8000374 <HAL_GPIO_Init+0x88>
 8000344:	f1a2 0111 	sub.w	r1, r2, #17
 8000348:	2901      	cmp	r1, #1
 800034a:	d913      	bls.n	8000374 <HAL_GPIO_Init+0x88>
 800034c:	4895      	ldr	r0, [pc, #596]	; (80005a4 <HAL_GPIO_Init+0x2b8>)
 800034e:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8000352:	4281      	cmp	r1, r0
 8000354:	d00e      	beq.n	8000374 <HAL_GPIO_Init+0x88>
 8000356:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800035a:	4282      	cmp	r2, r0
 800035c:	d00a      	beq.n	8000374 <HAL_GPIO_Init+0x88>
 800035e:	f5a0 2070 	sub.w	r0, r0, #983040	; 0xf0000
 8000362:	4281      	cmp	r1, r0
 8000364:	d006      	beq.n	8000374 <HAL_GPIO_Init+0x88>
 8000366:	4990      	ldr	r1, [pc, #576]	; (80005a8 <HAL_GPIO_Init+0x2bc>)
 8000368:	428a      	cmp	r2, r1
 800036a:	d003      	beq.n	8000374 <HAL_GPIO_Init+0x88>
 800036c:	21cf      	movs	r1, #207	; 0xcf
 800036e:	488c      	ldr	r0, [pc, #560]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 8000370:	f000 ff8f 	bl	8001292 <assert_failed>
{
 8000374:	2500      	movs	r5, #0
 8000376:	46a8      	mov	r8, r5
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000378:	f8df a244 	ldr.w	sl, [pc, #580]	; 80005c0 <HAL_GPIO_Init+0x2d4>
 800037c:	4e8b      	ldr	r6, [pc, #556]	; (80005ac <HAL_GPIO_Init+0x2c0>)
    ioposition = (0x01U << position);
 800037e:	2201      	movs	r2, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000380:	f8db 7000 	ldr.w	r7, [fp]
    ioposition = (0x01U << position);
 8000384:	fa02 f908 	lsl.w	r9, r2, r8
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000388:	ea09 0707 	and.w	r7, r9, r7
    if (iocurrent == ioposition)
 800038c:	45b9      	cmp	r9, r7
 800038e:	f040 808f 	bne.w	80004b0 <HAL_GPIO_Init+0x1c4>
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8000392:	9b01      	ldr	r3, [sp, #4]
 8000394:	429c      	cmp	r4, r3
 8000396:	d011      	beq.n	80003bc <HAL_GPIO_Init+0xd0>
 8000398:	4985      	ldr	r1, [pc, #532]	; (80005b0 <HAL_GPIO_Init+0x2c4>)
 800039a:	428c      	cmp	r4, r1
 800039c:	d00e      	beq.n	80003bc <HAL_GPIO_Init+0xd0>
 800039e:	4b85      	ldr	r3, [pc, #532]	; (80005b4 <HAL_GPIO_Init+0x2c8>)
 80003a0:	429c      	cmp	r4, r3
 80003a2:	d00b      	beq.n	80003bc <HAL_GPIO_Init+0xd0>
 80003a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80003a8:	428c      	cmp	r4, r1
 80003aa:	d007      	beq.n	80003bc <HAL_GPIO_Init+0xd0>
 80003ac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80003b0:	428c      	cmp	r4, r1
 80003b2:	d003      	beq.n	80003bc <HAL_GPIO_Init+0xd0>
 80003b4:	21dd      	movs	r1, #221	; 0xdd
 80003b6:	487a      	ldr	r0, [pc, #488]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 80003b8:	f000 ff6b 	bl	8001292 <assert_failed>
      switch (GPIO_Init->Mode)
 80003bc:	f8db 1004 	ldr.w	r1, [fp, #4]
 80003c0:	2912      	cmp	r1, #18
 80003c2:	f000 80d3 	beq.w	800056c <HAL_GPIO_Init+0x280>
 80003c6:	f200 808d 	bhi.w	80004e4 <HAL_GPIO_Init+0x1f8>
 80003ca:	2902      	cmp	r1, #2
 80003cc:	f000 80c1 	beq.w	8000552 <HAL_GPIO_Init+0x266>
 80003d0:	d877      	bhi.n	80004c2 <HAL_GPIO_Init+0x1d6>
 80003d2:	2900      	cmp	r1, #0
 80003d4:	f000 8093 	beq.w	80004fe <HAL_GPIO_Init+0x212>
 80003d8:	2901      	cmp	r1, #1
 80003da:	f000 80ae 	beq.w	800053a <HAL_GPIO_Init+0x24e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003de:	2fff      	cmp	r7, #255	; 0xff
 80003e0:	bf82      	ittt	hi
 80003e2:	f108 4e80 	addhi.w	lr, r8, #1073741824	; 0x40000000
 80003e6:	f1ae 0e08 	subhi.w	lr, lr, #8
 80003ea:	ea4f 018e 	movhi.w	r1, lr, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003ee:	f04f 0e0f 	mov.w	lr, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003f2:	bf9d      	ittte	ls
 80003f4:	4620      	movls	r0, r4
 80003f6:	6822      	ldrls	r2, [r4, #0]
 80003f8:	ea4f 0188 	movls.w	r1, r8, lsl #2
 80003fc:	6862      	ldrhi	r2, [r4, #4]
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003fe:	fa0e fc01 	lsl.w	ip, lr, r1
 8000402:	ea22 020c 	bic.w	r2, r2, ip
 8000406:	fa05 f101 	lsl.w	r1, r5, r1
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800040a:	bf88      	it	hi
 800040c:	1d20      	addhi	r0, r4, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800040e:	4311      	orrs	r1, r2
 8000410:	6001      	str	r1, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000412:	f8db 0004 	ldr.w	r0, [fp, #4]
 8000416:	00c3      	lsls	r3, r0, #3
 8000418:	d54a      	bpl.n	80004b0 <HAL_GPIO_Init+0x1c4>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800041a:	f8da 2018 	ldr.w	r2, [sl, #24]
 800041e:	f028 0103 	bic.w	r1, r8, #3
 8000422:	f042 0201 	orr.w	r2, r2, #1
 8000426:	f8ca 2018 	str.w	r2, [sl, #24]
 800042a:	f8da 2018 	ldr.w	r2, [sl, #24]
 800042e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8000432:	f002 0201 	and.w	r2, r2, #1
 8000436:	9203      	str	r2, [sp, #12]
 8000438:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800043c:	f008 0c03 	and.w	ip, r8, #3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000440:	9b01      	ldr	r3, [sp, #4]
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000442:	9a03      	ldr	r2, [sp, #12]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000444:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000448:	688a      	ldr	r2, [r1, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800044a:	fa0e fe0c 	lsl.w	lr, lr, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800044e:	429c      	cmp	r4, r3
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000450:	ea22 0e0e 	bic.w	lr, r2, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000454:	f000 809b 	beq.w	800058e <HAL_GPIO_Init+0x2a2>
 8000458:	4a55      	ldr	r2, [pc, #340]	; (80005b0 <HAL_GPIO_Init+0x2c4>)
 800045a:	4294      	cmp	r4, r2
 800045c:	f000 8099 	beq.w	8000592 <HAL_GPIO_Init+0x2a6>
 8000460:	4b54      	ldr	r3, [pc, #336]	; (80005b4 <HAL_GPIO_Init+0x2c8>)
 8000462:	429c      	cmp	r4, r3
 8000464:	f000 8097 	beq.w	8000596 <HAL_GPIO_Init+0x2aa>
 8000468:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800046c:	4294      	cmp	r4, r2
 800046e:	bf14      	ite	ne
 8000470:	2204      	movne	r2, #4
 8000472:	2203      	moveq	r2, #3
 8000474:	fa02 f20c 	lsl.w	r2, r2, ip
 8000478:	ea42 020e 	orr.w	r2, r2, lr
        AFIO->EXTICR[position >> 2U] = temp;
 800047c:	608a      	str	r2, [r1, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800047e:	6832      	ldr	r2, [r6, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000480:	03c1      	lsls	r1, r0, #15
          SET_BIT(EXTI->IMR, iocurrent);
 8000482:	bf4c      	ite	mi
 8000484:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000486:	43ba      	bicpl	r2, r7
 8000488:	6032      	str	r2, [r6, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800048a:	6872      	ldr	r2, [r6, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800048c:	0383      	lsls	r3, r0, #14
          SET_BIT(EXTI->EMR, iocurrent);
 800048e:	bf4c      	ite	mi
 8000490:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000492:	43ba      	bicpl	r2, r7
 8000494:	6072      	str	r2, [r6, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000496:	68b2      	ldr	r2, [r6, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000498:	02c1      	lsls	r1, r0, #11
          SET_BIT(EXTI->RTSR, iocurrent);
 800049a:	bf4c      	ite	mi
 800049c:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800049e:	43ba      	bicpl	r2, r7
 80004a0:	60b2      	str	r2, [r6, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80004a2:	68f2      	ldr	r2, [r6, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004a4:	0283      	lsls	r3, r0, #10
          SET_BIT(EXTI->FTSR, iocurrent);
 80004a6:	bf4c      	ite	mi
 80004a8:	4317      	orrmi	r7, r2
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80004aa:	ea22 0707 	bicpl.w	r7, r2, r7
 80004ae:	60f7      	str	r7, [r6, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80004b0:	f108 0801 	add.w	r8, r8, #1
 80004b4:	f1b8 0f10 	cmp.w	r8, #16
 80004b8:	f47f af61 	bne.w	800037e <HAL_GPIO_Init+0x92>
        }
      }
    }
  }
}
 80004bc:	b005      	add	sp, #20
 80004be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80004c2:	2903      	cmp	r1, #3
 80004c4:	d05f      	beq.n	8000586 <HAL_GPIO_Init+0x29a>
 80004c6:	2911      	cmp	r1, #17
 80004c8:	d189      	bne.n	80003de <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80004ca:	f8db 200c 	ldr.w	r2, [fp, #12]
 80004ce:	3a01      	subs	r2, #1
 80004d0:	2a02      	cmp	r2, #2
 80004d2:	d903      	bls.n	80004dc <HAL_GPIO_Init+0x1f0>
 80004d4:	21ec      	movs	r1, #236	; 0xec
 80004d6:	4832      	ldr	r0, [pc, #200]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 80004d8:	f000 fedb 	bl	8001292 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004dc:	f8db 500c 	ldr.w	r5, [fp, #12]
 80004e0:	3504      	adds	r5, #4
          break;
 80004e2:	e77c      	b.n	80003de <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80004e4:	4834      	ldr	r0, [pc, #208]	; (80005b8 <HAL_GPIO_Init+0x2cc>)
 80004e6:	4281      	cmp	r1, r0
 80004e8:	d009      	beq.n	80004fe <HAL_GPIO_Init+0x212>
 80004ea:	d81c      	bhi.n	8000526 <HAL_GPIO_Init+0x23a>
 80004ec:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80004f0:	4281      	cmp	r1, r0
 80004f2:	d004      	beq.n	80004fe <HAL_GPIO_Init+0x212>
 80004f4:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 80004f8:	4281      	cmp	r1, r0
 80004fa:	f47f af70 	bne.w	80003de <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80004fe:	f8db 1008 	ldr.w	r1, [fp, #8]
 8000502:	2902      	cmp	r1, #2
 8000504:	d904      	bls.n	8000510 <HAL_GPIO_Init+0x224>
 8000506:	f240 1107 	movw	r1, #263	; 0x107
 800050a:	4825      	ldr	r0, [pc, #148]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 800050c:	f000 fec1 	bl	8001292 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000510:	f8db 1008 	ldr.w	r1, [fp, #8]
 8000514:	b3c9      	cbz	r1, 800058a <HAL_GPIO_Init+0x29e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000516:	2901      	cmp	r1, #1
            GPIOx->BSRR = ioposition;
 8000518:	bf0c      	ite	eq
 800051a:	f8c4 9010 	streq.w	r9, [r4, #16]
            GPIOx->BRR = ioposition;
 800051e:	f8c4 9014 	strne.w	r9, [r4, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000522:	2508      	movs	r5, #8
 8000524:	e75b      	b.n	80003de <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000526:	4825      	ldr	r0, [pc, #148]	; (80005bc <HAL_GPIO_Init+0x2d0>)
 8000528:	4281      	cmp	r1, r0
 800052a:	d0e8      	beq.n	80004fe <HAL_GPIO_Init+0x212>
 800052c:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8000530:	4281      	cmp	r1, r0
 8000532:	d0e4      	beq.n	80004fe <HAL_GPIO_Init+0x212>
 8000534:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8000538:	e7de      	b.n	80004f8 <HAL_GPIO_Init+0x20c>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800053a:	f8db 200c 	ldr.w	r2, [fp, #12]
 800053e:	3a01      	subs	r2, #1
 8000540:	2a02      	cmp	r2, #2
 8000542:	d903      	bls.n	800054c <HAL_GPIO_Init+0x260>
 8000544:	21e5      	movs	r1, #229	; 0xe5
 8000546:	4816      	ldr	r0, [pc, #88]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 8000548:	f000 fea3 	bl	8001292 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800054c:	f8db 500c 	ldr.w	r5, [fp, #12]
          break;
 8000550:	e745      	b.n	80003de <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000552:	f8db 200c 	ldr.w	r2, [fp, #12]
 8000556:	3a01      	subs	r2, #1
 8000558:	2a02      	cmp	r2, #2
 800055a:	d903      	bls.n	8000564 <HAL_GPIO_Init+0x278>
 800055c:	21f3      	movs	r1, #243	; 0xf3
 800055e:	4810      	ldr	r0, [pc, #64]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 8000560:	f000 fe97 	bl	8001292 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000564:	f8db 500c 	ldr.w	r5, [fp, #12]
 8000568:	3508      	adds	r5, #8
          break;
 800056a:	e738      	b.n	80003de <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800056c:	f8db 200c 	ldr.w	r2, [fp, #12]
 8000570:	3a01      	subs	r2, #1
 8000572:	2a02      	cmp	r2, #2
 8000574:	d903      	bls.n	800057e <HAL_GPIO_Init+0x292>
 8000576:	21fa      	movs	r1, #250	; 0xfa
 8000578:	4809      	ldr	r0, [pc, #36]	; (80005a0 <HAL_GPIO_Init+0x2b4>)
 800057a:	f000 fe8a 	bl	8001292 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800057e:	f8db 500c 	ldr.w	r5, [fp, #12]
 8000582:	350c      	adds	r5, #12
          break;
 8000584:	e72b      	b.n	80003de <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000586:	2500      	movs	r5, #0
 8000588:	e729      	b.n	80003de <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800058a:	2504      	movs	r5, #4
 800058c:	e727      	b.n	80003de <HAL_GPIO_Init+0xf2>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800058e:	2200      	movs	r2, #0
 8000590:	e770      	b.n	8000474 <HAL_GPIO_Init+0x188>
 8000592:	2201      	movs	r2, #1
 8000594:	e76e      	b.n	8000474 <HAL_GPIO_Init+0x188>
 8000596:	2202      	movs	r2, #2
 8000598:	e76c      	b.n	8000474 <HAL_GPIO_Init+0x188>
 800059a:	bf00      	nop
 800059c:	40010800 	.word	0x40010800
 80005a0:	080014fe 	.word	0x080014fe
 80005a4:	10110000 	.word	0x10110000
 80005a8:	10220000 	.word	0x10220000
 80005ac:	40010400 	.word	0x40010400
 80005b0:	40010c00 	.word	0x40010c00
 80005b4:	40011000 	.word	0x40011000
 80005b8:	10210000 	.word	0x10210000
 80005bc:	10310000 	.word	0x10310000
 80005c0:	40021000 	.word	0x40021000

080005c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80005c4:	b570      	push	{r4, r5, r6, lr}
 80005c6:	4605      	mov	r5, r0
 80005c8:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80005ca:	460c      	mov	r4, r1
 80005cc:	b921      	cbnz	r1, 80005d8 <HAL_GPIO_WritePin+0x14>
 80005ce:	f240 11e3 	movw	r1, #483	; 0x1e3
 80005d2:	4808      	ldr	r0, [pc, #32]	; (80005f4 <HAL_GPIO_WritePin+0x30>)
 80005d4:	f000 fe5d 	bl	8001292 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80005d8:	2e01      	cmp	r6, #1
 80005da:	d906      	bls.n	80005ea <HAL_GPIO_WritePin+0x26>
 80005dc:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 80005e0:	4804      	ldr	r0, [pc, #16]	; (80005f4 <HAL_GPIO_WritePin+0x30>)
 80005e2:	f000 fe56 	bl	8001292 <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80005e6:	612c      	str	r4, [r5, #16]
 80005e8:	bd70      	pop	{r4, r5, r6, pc}
  if (PinState != GPIO_PIN_RESET)
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d1fb      	bne.n	80005e6 <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80005ee:	0424      	lsls	r4, r4, #16
 80005f0:	e7f9      	b.n	80005e6 <HAL_GPIO_WritePin+0x22>
 80005f2:	bf00      	nop
 80005f4:	080014fe 	.word	0x080014fe

080005f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80005f8:	b538      	push	{r3, r4, r5, lr}
 80005fa:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80005fc:	460c      	mov	r4, r1
 80005fe:	b921      	cbnz	r1, 800060a <HAL_GPIO_TogglePin+0x12>
 8000600:	f240 11f9 	movw	r1, #505	; 0x1f9
 8000604:	4803      	ldr	r0, [pc, #12]	; (8000614 <HAL_GPIO_TogglePin+0x1c>)
 8000606:	f000 fe44 	bl	8001292 <assert_failed>

  GPIOx->ODR ^= GPIO_Pin;
 800060a:	68eb      	ldr	r3, [r5, #12]
 800060c:	405c      	eors	r4, r3
 800060e:	60ec      	str	r4, [r5, #12]
 8000610:	bd38      	pop	{r3, r4, r5, pc}
 8000612:	bf00      	nop
 8000614:	080014fe 	.word	0x080014fe

08000618 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000618:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   uint32_t tickstart = 0U;
  
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
 800061c:	4604      	mov	r4, r0
 800061e:	b920      	cbnz	r0, 800062a <HAL_RCC_OscConfig+0x12>
 8000620:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8000624:	48a5      	ldr	r0, [pc, #660]	; (80008bc <HAL_RCC_OscConfig+0x2a4>)
 8000626:	f000 fe34 	bl	8001292 <assert_failed>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800062a:	6823      	ldr	r3, [r4, #0]
 800062c:	b133      	cbz	r3, 800063c <HAL_RCC_OscConfig+0x24>
 800062e:	071a      	lsls	r2, r3, #28
 8000630:	d104      	bne.n	800063c <HAL_RCC_OscConfig+0x24>
 8000632:	f240 1171 	movw	r1, #369	; 0x171
 8000636:	48a1      	ldr	r0, [pc, #644]	; (80008bc <HAL_RCC_OscConfig+0x2a4>)
 8000638:	f000 fe2b 	bl	8001292 <assert_failed>
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800063c:	6823      	ldr	r3, [r4, #0]
 800063e:	07db      	lsls	r3, r3, #31
 8000640:	d418      	bmi.n	8000674 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000642:	6823      	ldr	r3, [r4, #0]
 8000644:	079f      	lsls	r7, r3, #30
 8000646:	d472      	bmi.n	800072e <HAL_RCC_OscConfig+0x116>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000648:	6823      	ldr	r3, [r4, #0]
 800064a:	0719      	lsls	r1, r3, #28
 800064c:	f100 80b9 	bmi.w	80007c2 <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000650:	6823      	ldr	r3, [r4, #0]
 8000652:	075a      	lsls	r2, r3, #29
 8000654:	f100 80eb 	bmi.w	800082e <HAL_RCC_OscConfig+0x216>
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8000658:	69e3      	ldr	r3, [r4, #28]
 800065a:	2b02      	cmp	r3, #2
 800065c:	d904      	bls.n	8000668 <HAL_RCC_OscConfig+0x50>
 800065e:	f240 21b9 	movw	r1, #697	; 0x2b9
 8000662:	4896      	ldr	r0, [pc, #600]	; (80008bc <HAL_RCC_OscConfig+0x2a4>)
 8000664:	f000 fe15 	bl	8001292 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000668:	69e2      	ldr	r2, [r4, #28]
 800066a:	2a00      	cmp	r2, #0
 800066c:	f040 815e 	bne.w	800092c <HAL_RCC_OscConfig+0x314>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000670:	2000      	movs	r0, #0
 8000672:	e020      	b.n	80006b6 <HAL_RCC_OscConfig+0x9e>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8000674:	6863      	ldr	r3, [r4, #4]
 8000676:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800067a:	d007      	beq.n	800068c <HAL_RCC_OscConfig+0x74>
 800067c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000680:	d004      	beq.n	800068c <HAL_RCC_OscConfig+0x74>
 8000682:	f240 1177 	movw	r1, #375	; 0x177
 8000686:	488d      	ldr	r0, [pc, #564]	; (80008bc <HAL_RCC_OscConfig+0x2a4>)
 8000688:	f000 fe03 	bl	8001292 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800068c:	4d8c      	ldr	r5, [pc, #560]	; (80008c0 <HAL_RCC_OscConfig+0x2a8>)
 800068e:	686b      	ldr	r3, [r5, #4]
 8000690:	f003 030c 	and.w	r3, r3, #12
 8000694:	2b04      	cmp	r3, #4
 8000696:	d007      	beq.n	80006a8 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000698:	686b      	ldr	r3, [r5, #4]
 800069a:	f003 030c 	and.w	r3, r3, #12
 800069e:	2b08      	cmp	r3, #8
 80006a0:	d10c      	bne.n	80006bc <HAL_RCC_OscConfig+0xa4>
 80006a2:	686b      	ldr	r3, [r5, #4]
 80006a4:	03de      	lsls	r6, r3, #15
 80006a6:	d509      	bpl.n	80006bc <HAL_RCC_OscConfig+0xa4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006a8:	682b      	ldr	r3, [r5, #0]
 80006aa:	039d      	lsls	r5, r3, #14
 80006ac:	d5c9      	bpl.n	8000642 <HAL_RCC_OscConfig+0x2a>
 80006ae:	6863      	ldr	r3, [r4, #4]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d1c6      	bne.n	8000642 <HAL_RCC_OscConfig+0x2a>
        return HAL_ERROR;
 80006b4:	2001      	movs	r0, #1
}
 80006b6:	b002      	add	sp, #8
 80006b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006bc:	6863      	ldr	r3, [r4, #4]
 80006be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006c2:	d110      	bne.n	80006e6 <HAL_RCC_OscConfig+0xce>
 80006c4:	682b      	ldr	r3, [r5, #0]
 80006c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006ca:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80006cc:	f7ff fd80 	bl	80001d0 <HAL_GetTick>
 80006d0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006d2:	682b      	ldr	r3, [r5, #0]
 80006d4:	0398      	lsls	r0, r3, #14
 80006d6:	d4b4      	bmi.n	8000642 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006d8:	f7ff fd7a 	bl	80001d0 <HAL_GetTick>
 80006dc:	1b80      	subs	r0, r0, r6
 80006de:	2864      	cmp	r0, #100	; 0x64
 80006e0:	d9f7      	bls.n	80006d2 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 80006e2:	2003      	movs	r0, #3
 80006e4:	e7e7      	b.n	80006b6 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006e6:	b99b      	cbnz	r3, 8000710 <HAL_RCC_OscConfig+0xf8>
 80006e8:	682b      	ldr	r3, [r5, #0]
 80006ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006ee:	602b      	str	r3, [r5, #0]
 80006f0:	682b      	ldr	r3, [r5, #0]
 80006f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80006f8:	f7ff fd6a 	bl	80001d0 <HAL_GetTick>
 80006fc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80006fe:	682b      	ldr	r3, [r5, #0]
 8000700:	0399      	lsls	r1, r3, #14
 8000702:	d59e      	bpl.n	8000642 <HAL_RCC_OscConfig+0x2a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000704:	f7ff fd64 	bl	80001d0 <HAL_GetTick>
 8000708:	1b80      	subs	r0, r0, r6
 800070a:	2864      	cmp	r0, #100	; 0x64
 800070c:	d9f7      	bls.n	80006fe <HAL_RCC_OscConfig+0xe6>
 800070e:	e7e8      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000710:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000714:	682b      	ldr	r3, [r5, #0]
 8000716:	d103      	bne.n	8000720 <HAL_RCC_OscConfig+0x108>
 8000718:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800071c:	602b      	str	r3, [r5, #0]
 800071e:	e7d1      	b.n	80006c4 <HAL_RCC_OscConfig+0xac>
 8000720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000724:	602b      	str	r3, [r5, #0]
 8000726:	682b      	ldr	r3, [r5, #0]
 8000728:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800072c:	e7cd      	b.n	80006ca <HAL_RCC_OscConfig+0xb2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800072e:	6923      	ldr	r3, [r4, #16]
 8000730:	2b01      	cmp	r3, #1
 8000732:	d904      	bls.n	800073e <HAL_RCC_OscConfig+0x126>
 8000734:	f240 11ab 	movw	r1, #427	; 0x1ab
 8000738:	4860      	ldr	r0, [pc, #384]	; (80008bc <HAL_RCC_OscConfig+0x2a4>)
 800073a:	f000 fdaa 	bl	8001292 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800073e:	6963      	ldr	r3, [r4, #20]
 8000740:	2b1f      	cmp	r3, #31
 8000742:	d904      	bls.n	800074e <HAL_RCC_OscConfig+0x136>
 8000744:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8000748:	485c      	ldr	r0, [pc, #368]	; (80008bc <HAL_RCC_OscConfig+0x2a4>)
 800074a:	f000 fda2 	bl	8001292 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800074e:	4d5c      	ldr	r5, [pc, #368]	; (80008c0 <HAL_RCC_OscConfig+0x2a8>)
 8000750:	686b      	ldr	r3, [r5, #4]
 8000752:	f013 0f0c 	tst.w	r3, #12
 8000756:	d007      	beq.n	8000768 <HAL_RCC_OscConfig+0x150>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000758:	686b      	ldr	r3, [r5, #4]
 800075a:	f003 030c 	and.w	r3, r3, #12
 800075e:	2b08      	cmp	r3, #8
 8000760:	d110      	bne.n	8000784 <HAL_RCC_OscConfig+0x16c>
 8000762:	686b      	ldr	r3, [r5, #4]
 8000764:	03da      	lsls	r2, r3, #15
 8000766:	d40d      	bmi.n	8000784 <HAL_RCC_OscConfig+0x16c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000768:	682b      	ldr	r3, [r5, #0]
 800076a:	079b      	lsls	r3, r3, #30
 800076c:	d502      	bpl.n	8000774 <HAL_RCC_OscConfig+0x15c>
 800076e:	6923      	ldr	r3, [r4, #16]
 8000770:	2b01      	cmp	r3, #1
 8000772:	d19f      	bne.n	80006b4 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000774:	682b      	ldr	r3, [r5, #0]
 8000776:	6962      	ldr	r2, [r4, #20]
 8000778:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800077c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000780:	602b      	str	r3, [r5, #0]
 8000782:	e761      	b.n	8000648 <HAL_RCC_OscConfig+0x30>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000784:	6922      	ldr	r2, [r4, #16]
 8000786:	4b4f      	ldr	r3, [pc, #316]	; (80008c4 <HAL_RCC_OscConfig+0x2ac>)
 8000788:	b16a      	cbz	r2, 80007a6 <HAL_RCC_OscConfig+0x18e>
        __HAL_RCC_HSI_ENABLE();
 800078a:	2201      	movs	r2, #1
 800078c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800078e:	f7ff fd1f 	bl	80001d0 <HAL_GetTick>
 8000792:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000794:	682b      	ldr	r3, [r5, #0]
 8000796:	079f      	lsls	r7, r3, #30
 8000798:	d4ec      	bmi.n	8000774 <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800079a:	f7ff fd19 	bl	80001d0 <HAL_GetTick>
 800079e:	1b80      	subs	r0, r0, r6
 80007a0:	2802      	cmp	r0, #2
 80007a2:	d9f7      	bls.n	8000794 <HAL_RCC_OscConfig+0x17c>
 80007a4:	e79d      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_HSI_DISABLE();
 80007a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80007a8:	f7ff fd12 	bl	80001d0 <HAL_GetTick>
 80007ac:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007ae:	682b      	ldr	r3, [r5, #0]
 80007b0:	0798      	lsls	r0, r3, #30
 80007b2:	f57f af49 	bpl.w	8000648 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007b6:	f7ff fd0b 	bl	80001d0 <HAL_GetTick>
 80007ba:	1b80      	subs	r0, r0, r6
 80007bc:	2802      	cmp	r0, #2
 80007be:	d9f6      	bls.n	80007ae <HAL_RCC_OscConfig+0x196>
 80007c0:	e78f      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80007c2:	69a3      	ldr	r3, [r4, #24]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d904      	bls.n	80007d2 <HAL_RCC_OscConfig+0x1ba>
 80007c8:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 80007cc:	483b      	ldr	r0, [pc, #236]	; (80008bc <HAL_RCC_OscConfig+0x2a4>)
 80007ce:	f000 fd60 	bl	8001292 <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80007d2:	69a2      	ldr	r2, [r4, #24]
 80007d4:	4d3a      	ldr	r5, [pc, #232]	; (80008c0 <HAL_RCC_OscConfig+0x2a8>)
 80007d6:	4b3c      	ldr	r3, [pc, #240]	; (80008c8 <HAL_RCC_OscConfig+0x2b0>)
 80007d8:	b1da      	cbz	r2, 8000812 <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 80007da:	2201      	movs	r2, #1
 80007dc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80007de:	f7ff fcf7 	bl	80001d0 <HAL_GetTick>
 80007e2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007e4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80007e6:	079b      	lsls	r3, r3, #30
 80007e8:	d50d      	bpl.n	8000806 <HAL_RCC_OscConfig+0x1ee>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80007ea:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80007ee:	4b37      	ldr	r3, [pc, #220]	; (80008cc <HAL_RCC_OscConfig+0x2b4>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80007f6:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80007f8:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80007fa:	9b01      	ldr	r3, [sp, #4]
 80007fc:	1e5a      	subs	r2, r3, #1
 80007fe:	9201      	str	r2, [sp, #4]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d1f9      	bne.n	80007f8 <HAL_RCC_OscConfig+0x1e0>
 8000804:	e724      	b.n	8000650 <HAL_RCC_OscConfig+0x38>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000806:	f7ff fce3 	bl	80001d0 <HAL_GetTick>
 800080a:	1b80      	subs	r0, r0, r6
 800080c:	2802      	cmp	r0, #2
 800080e:	d9e9      	bls.n	80007e4 <HAL_RCC_OscConfig+0x1cc>
 8000810:	e767      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_LSI_DISABLE();
 8000812:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000814:	f7ff fcdc 	bl	80001d0 <HAL_GetTick>
 8000818:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800081a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800081c:	079f      	lsls	r7, r3, #30
 800081e:	f57f af17 	bpl.w	8000650 <HAL_RCC_OscConfig+0x38>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000822:	f7ff fcd5 	bl	80001d0 <HAL_GetTick>
 8000826:	1b80      	subs	r0, r0, r6
 8000828:	2802      	cmp	r0, #2
 800082a:	d9f6      	bls.n	800081a <HAL_RCC_OscConfig+0x202>
 800082c:	e759      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800082e:	68e3      	ldr	r3, [r4, #12]
 8000830:	2b01      	cmp	r3, #1
 8000832:	d906      	bls.n	8000842 <HAL_RCC_OscConfig+0x22a>
 8000834:	2b05      	cmp	r3, #5
 8000836:	d004      	beq.n	8000842 <HAL_RCC_OscConfig+0x22a>
 8000838:	f240 211b 	movw	r1, #539	; 0x21b
 800083c:	481f      	ldr	r0, [pc, #124]	; (80008bc <HAL_RCC_OscConfig+0x2a4>)
 800083e:	f000 fd28 	bl	8001292 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000842:	4d1f      	ldr	r5, [pc, #124]	; (80008c0 <HAL_RCC_OscConfig+0x2a8>)
 8000844:	69eb      	ldr	r3, [r5, #28]
 8000846:	00d8      	lsls	r0, r3, #3
 8000848:	d424      	bmi.n	8000894 <HAL_RCC_OscConfig+0x27c>
      pwrclkchanged = SET;
 800084a:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800084c:	69eb      	ldr	r3, [r5, #28]
 800084e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000852:	61eb      	str	r3, [r5, #28]
 8000854:	69eb      	ldr	r3, [r5, #28]
 8000856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800085e:	4e1c      	ldr	r6, [pc, #112]	; (80008d0 <HAL_RCC_OscConfig+0x2b8>)
 8000860:	6833      	ldr	r3, [r6, #0]
 8000862:	05d9      	lsls	r1, r3, #23
 8000864:	d518      	bpl.n	8000898 <HAL_RCC_OscConfig+0x280>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000866:	68e3      	ldr	r3, [r4, #12]
 8000868:	2b01      	cmp	r3, #1
 800086a:	d133      	bne.n	80008d4 <HAL_RCC_OscConfig+0x2bc>
 800086c:	6a2b      	ldr	r3, [r5, #32]
 800086e:	f043 0301 	orr.w	r3, r3, #1
 8000872:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8000874:	f7ff fcac 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000878:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800087c:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800087e:	6a2b      	ldr	r3, [r5, #32]
 8000880:	079b      	lsls	r3, r3, #30
 8000882:	d54c      	bpl.n	800091e <HAL_RCC_OscConfig+0x306>
    if(pwrclkchanged == SET)
 8000884:	2f00      	cmp	r7, #0
 8000886:	f43f aee7 	beq.w	8000658 <HAL_RCC_OscConfig+0x40>
      __HAL_RCC_PWR_CLK_DISABLE();
 800088a:	69eb      	ldr	r3, [r5, #28]
 800088c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000890:	61eb      	str	r3, [r5, #28]
 8000892:	e6e1      	b.n	8000658 <HAL_RCC_OscConfig+0x40>
    FlagStatus       pwrclkchanged = RESET;
 8000894:	2700      	movs	r7, #0
 8000896:	e7e2      	b.n	800085e <HAL_RCC_OscConfig+0x246>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000898:	6833      	ldr	r3, [r6, #0]
 800089a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800089e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80008a0:	f7ff fc96 	bl	80001d0 <HAL_GetTick>
 80008a4:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008a6:	6833      	ldr	r3, [r6, #0]
 80008a8:	05da      	lsls	r2, r3, #23
 80008aa:	d4dc      	bmi.n	8000866 <HAL_RCC_OscConfig+0x24e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80008ac:	f7ff fc90 	bl	80001d0 <HAL_GetTick>
 80008b0:	eba0 0008 	sub.w	r0, r0, r8
 80008b4:	2864      	cmp	r0, #100	; 0x64
 80008b6:	d9f6      	bls.n	80008a6 <HAL_RCC_OscConfig+0x28e>
 80008b8:	e713      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
 80008ba:	bf00      	nop
 80008bc:	08001537 	.word	0x08001537
 80008c0:	40021000 	.word	0x40021000
 80008c4:	42420000 	.word	0x42420000
 80008c8:	42420480 	.word	0x42420480
 80008cc:	20000008 	.word	0x20000008
 80008d0:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008d4:	b9ab      	cbnz	r3, 8000902 <HAL_RCC_OscConfig+0x2ea>
 80008d6:	6a2b      	ldr	r3, [r5, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008d8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008dc:	f023 0301 	bic.w	r3, r3, #1
 80008e0:	622b      	str	r3, [r5, #32]
 80008e2:	6a2b      	ldr	r3, [r5, #32]
 80008e4:	f023 0304 	bic.w	r3, r3, #4
 80008e8:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80008ea:	f7ff fc71 	bl	80001d0 <HAL_GetTick>
 80008ee:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80008f0:	6a2b      	ldr	r3, [r5, #32]
 80008f2:	0798      	lsls	r0, r3, #30
 80008f4:	d5c6      	bpl.n	8000884 <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008f6:	f7ff fc6b 	bl	80001d0 <HAL_GetTick>
 80008fa:	1b80      	subs	r0, r0, r6
 80008fc:	4540      	cmp	r0, r8
 80008fe:	d9f7      	bls.n	80008f0 <HAL_RCC_OscConfig+0x2d8>
 8000900:	e6ef      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000902:	2b05      	cmp	r3, #5
 8000904:	6a2b      	ldr	r3, [r5, #32]
 8000906:	d103      	bne.n	8000910 <HAL_RCC_OscConfig+0x2f8>
 8000908:	f043 0304 	orr.w	r3, r3, #4
 800090c:	622b      	str	r3, [r5, #32]
 800090e:	e7ad      	b.n	800086c <HAL_RCC_OscConfig+0x254>
 8000910:	f023 0301 	bic.w	r3, r3, #1
 8000914:	622b      	str	r3, [r5, #32]
 8000916:	6a2b      	ldr	r3, [r5, #32]
 8000918:	f023 0304 	bic.w	r3, r3, #4
 800091c:	e7a9      	b.n	8000872 <HAL_RCC_OscConfig+0x25a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800091e:	f7ff fc57 	bl	80001d0 <HAL_GetTick>
 8000922:	eba0 0008 	sub.w	r0, r0, r8
 8000926:	42b0      	cmp	r0, r6
 8000928:	d9a9      	bls.n	800087e <HAL_RCC_OscConfig+0x266>
 800092a:	e6da      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800092c:	4d38      	ldr	r5, [pc, #224]	; (8000a10 <HAL_RCC_OscConfig+0x3f8>)
 800092e:	686b      	ldr	r3, [r5, #4]
 8000930:	f003 030c 	and.w	r3, r3, #12
 8000934:	2b08      	cmp	r3, #8
 8000936:	f43f aebd 	beq.w	80006b4 <HAL_RCC_OscConfig+0x9c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800093a:	2a02      	cmp	r2, #2
 800093c:	4e35      	ldr	r6, [pc, #212]	; (8000a14 <HAL_RCC_OscConfig+0x3fc>)
 800093e:	d157      	bne.n	80009f0 <HAL_RCC_OscConfig+0x3d8>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8000940:	6a23      	ldr	r3, [r4, #32]
 8000942:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8000946:	d004      	beq.n	8000952 <HAL_RCC_OscConfig+0x33a>
 8000948:	f240 21c2 	movw	r1, #706	; 0x2c2
 800094c:	4832      	ldr	r0, [pc, #200]	; (8000a18 <HAL_RCC_OscConfig+0x400>)
 800094e:	f000 fca0 	bl	8001292 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8000952:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000954:	f433 2240 	bics.w	r2, r3, #786432	; 0xc0000
 8000958:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800095c:	d010      	beq.n	8000980 <HAL_RCC_OscConfig+0x368>
 800095e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8000962:	d00d      	beq.n	8000980 <HAL_RCC_OscConfig+0x368>
 8000964:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8000968:	d00a      	beq.n	8000980 <HAL_RCC_OscConfig+0x368>
 800096a:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800096e:	d007      	beq.n	8000980 <HAL_RCC_OscConfig+0x368>
 8000970:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8000974:	d004      	beq.n	8000980 <HAL_RCC_OscConfig+0x368>
 8000976:	f240 21c3 	movw	r1, #707	; 0x2c3
 800097a:	4827      	ldr	r0, [pc, #156]	; (8000a18 <HAL_RCC_OscConfig+0x400>)
 800097c:	f000 fc89 	bl	8001292 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8000980:	2300      	movs	r3, #0
 8000982:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000984:	f7ff fc24 	bl	80001d0 <HAL_GetTick>
 8000988:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800098a:	682b      	ldr	r3, [r5, #0]
 800098c:	0199      	lsls	r1, r3, #6
 800098e:	d429      	bmi.n	80009e4 <HAL_RCC_OscConfig+0x3cc>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000990:	6a23      	ldr	r3, [r4, #32]
 8000992:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000996:	d10e      	bne.n	80009b6 <HAL_RCC_OscConfig+0x39e>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8000998:	68a3      	ldr	r3, [r4, #8]
 800099a:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800099e:	d004      	beq.n	80009aa <HAL_RCC_OscConfig+0x392>
 80009a0:	f240 21d9 	movw	r1, #729	; 0x2d9
 80009a4:	481c      	ldr	r0, [pc, #112]	; (8000a18 <HAL_RCC_OscConfig+0x400>)
 80009a6:	f000 fc74 	bl	8001292 <assert_failed>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80009aa:	686b      	ldr	r3, [r5, #4]
 80009ac:	68a2      	ldr	r2, [r4, #8]
 80009ae:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80009b2:	4313      	orrs	r3, r2
 80009b4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009b6:	6a23      	ldr	r3, [r4, #32]
 80009b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80009ba:	686a      	ldr	r2, [r5, #4]
 80009bc:	430b      	orrs	r3, r1
 80009be:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80009c2:	4313      	orrs	r3, r2
 80009c4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80009c6:	2301      	movs	r3, #1
 80009c8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80009ca:	f7ff fc01 	bl	80001d0 <HAL_GetTick>
 80009ce:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009d0:	682b      	ldr	r3, [r5, #0]
 80009d2:	019a      	lsls	r2, r3, #6
 80009d4:	f53f ae4c 	bmi.w	8000670 <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009d8:	f7ff fbfa 	bl	80001d0 <HAL_GetTick>
 80009dc:	1b00      	subs	r0, r0, r4
 80009de:	2802      	cmp	r0, #2
 80009e0:	d9f6      	bls.n	80009d0 <HAL_RCC_OscConfig+0x3b8>
 80009e2:	e67e      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009e4:	f7ff fbf4 	bl	80001d0 <HAL_GetTick>
 80009e8:	1bc0      	subs	r0, r0, r7
 80009ea:	2802      	cmp	r0, #2
 80009ec:	d9cd      	bls.n	800098a <HAL_RCC_OscConfig+0x372>
 80009ee:	e678      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_PLL_DISABLE();
 80009f0:	2300      	movs	r3, #0
 80009f2:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80009f4:	f7ff fbec 	bl	80001d0 <HAL_GetTick>
 80009f8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009fa:	682b      	ldr	r3, [r5, #0]
 80009fc:	019b      	lsls	r3, r3, #6
 80009fe:	f57f ae37 	bpl.w	8000670 <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a02:	f7ff fbe5 	bl	80001d0 <HAL_GetTick>
 8000a06:	1b00      	subs	r0, r0, r4
 8000a08:	2802      	cmp	r0, #2
 8000a0a:	d9f6      	bls.n	80009fa <HAL_RCC_OscConfig+0x3e2>
 8000a0c:	e669      	b.n	80006e2 <HAL_RCC_OscConfig+0xca>
 8000a0e:	bf00      	nop
 8000a10:	40021000 	.word	0x40021000
 8000a14:	42420060 	.word	0x42420060
 8000a18:	08001537 	.word	0x08001537

08000a1c <HAL_RCC_GetSysClockFreq>:
{
 8000a1c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a1e:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000a20:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a22:	ac02      	add	r4, sp, #8
 8000a24:	f103 0510 	add.w	r5, r3, #16
 8000a28:	4622      	mov	r2, r4
 8000a2a:	6818      	ldr	r0, [r3, #0]
 8000a2c:	6859      	ldr	r1, [r3, #4]
 8000a2e:	3308      	adds	r3, #8
 8000a30:	c203      	stmia	r2!, {r0, r1}
 8000a32:	42ab      	cmp	r3, r5
 8000a34:	4614      	mov	r4, r2
 8000a36:	d1f7      	bne.n	8000a28 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a38:	2301      	movs	r3, #1
 8000a3a:	f88d 3004 	strb.w	r3, [sp, #4]
 8000a3e:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000a40:	4911      	ldr	r1, [pc, #68]	; (8000a88 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a42:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000a46:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a48:	f003 020c 	and.w	r2, r3, #12
 8000a4c:	2a08      	cmp	r2, #8
 8000a4e:	d117      	bne.n	8000a80 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a50:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000a54:	a806      	add	r0, sp, #24
 8000a56:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000a58:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000a5a:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000a5e:	d50c      	bpl.n	8000a7a <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a60:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a62:	480a      	ldr	r0, [pc, #40]	; (8000a8c <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a64:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a68:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000a6a:	aa06      	add	r2, sp, #24
 8000a6c:	4413      	add	r3, r2
 8000a6e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000a72:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000a76:	b007      	add	sp, #28
 8000a78:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000a7a:	4805      	ldr	r0, [pc, #20]	; (8000a90 <HAL_RCC_GetSysClockFreq+0x74>)
 8000a7c:	4350      	muls	r0, r2
 8000a7e:	e7fa      	b.n	8000a76 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000a80:	4802      	ldr	r0, [pc, #8]	; (8000a8c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000a82:	e7f8      	b.n	8000a76 <HAL_RCC_GetSysClockFreq+0x5a>
 8000a84:	080014a4 	.word	0x080014a4
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	007a1200 	.word	0x007a1200
 8000a90:	003d0900 	.word	0x003d0900

08000a94 <HAL_RCC_ClockConfig>:
{
 8000a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a98:	460e      	mov	r6, r1
  assert_param(RCC_ClkInitStruct != NULL);
 8000a9a:	4604      	mov	r4, r0
 8000a9c:	b920      	cbnz	r0, 8000aa8 <HAL_RCC_ClockConfig+0x14>
 8000a9e:	f240 312e 	movw	r1, #814	; 0x32e
 8000aa2:	487f      	ldr	r0, [pc, #508]	; (8000ca0 <HAL_RCC_ClockConfig+0x20c>)
 8000aa4:	f000 fbf5 	bl	8001292 <assert_failed>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8000aa8:	6823      	ldr	r3, [r4, #0]
 8000aaa:	071d      	lsls	r5, r3, #28
 8000aac:	d104      	bne.n	8000ab8 <HAL_RCC_ClockConfig+0x24>
 8000aae:	f240 312f 	movw	r1, #815	; 0x32f
 8000ab2:	487b      	ldr	r0, [pc, #492]	; (8000ca0 <HAL_RCC_ClockConfig+0x20c>)
 8000ab4:	f000 fbed 	bl	8001292 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8000ab8:	2e02      	cmp	r6, #2
 8000aba:	d904      	bls.n	8000ac6 <HAL_RCC_ClockConfig+0x32>
 8000abc:	f44f 714c 	mov.w	r1, #816	; 0x330
 8000ac0:	4877      	ldr	r0, [pc, #476]	; (8000ca0 <HAL_RCC_ClockConfig+0x20c>)
 8000ac2:	f000 fbe6 	bl	8001292 <assert_failed>
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ac6:	4a77      	ldr	r2, [pc, #476]	; (8000ca4 <HAL_RCC_ClockConfig+0x210>)
 8000ac8:	6813      	ldr	r3, [r2, #0]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	429e      	cmp	r6, r3
 8000ad0:	d83d      	bhi.n	8000b4e <HAL_RCC_ClockConfig+0xba>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ad2:	6823      	ldr	r3, [r4, #0]
 8000ad4:	0798      	lsls	r0, r3, #30
 8000ad6:	d447      	bmi.n	8000b68 <HAL_RCC_ClockConfig+0xd4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	07da      	lsls	r2, r3, #31
 8000adc:	d470      	bmi.n	8000bc0 <HAL_RCC_ClockConfig+0x12c>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ade:	4a71      	ldr	r2, [pc, #452]	; (8000ca4 <HAL_RCC_ClockConfig+0x210>)
 8000ae0:	6813      	ldr	r3, [r2, #0]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	429e      	cmp	r6, r3
 8000ae8:	f0c0 80b5 	bcc.w	8000c56 <HAL_RCC_ClockConfig+0x1c2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000aec:	6823      	ldr	r3, [r4, #0]
 8000aee:	4d6e      	ldr	r5, [pc, #440]	; (8000ca8 <HAL_RCC_ClockConfig+0x214>)
 8000af0:	f013 0f04 	tst.w	r3, #4
 8000af4:	f040 80bb 	bne.w	8000c6e <HAL_RCC_ClockConfig+0x1da>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000af8:	6823      	ldr	r3, [r4, #0]
 8000afa:	071b      	lsls	r3, r3, #28
 8000afc:	d517      	bpl.n	8000b2e <HAL_RCC_ClockConfig+0x9a>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8000afe:	6923      	ldr	r3, [r4, #16]
 8000b00:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8000b04:	d00c      	beq.n	8000b20 <HAL_RCC_ClockConfig+0x8c>
 8000b06:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000b0a:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8000b0e:	d007      	beq.n	8000b20 <HAL_RCC_ClockConfig+0x8c>
 8000b10:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8000b14:	d004      	beq.n	8000b20 <HAL_RCC_ClockConfig+0x8c>
 8000b16:	f44f 716e 	mov.w	r1, #952	; 0x3b8
 8000b1a:	4861      	ldr	r0, [pc, #388]	; (8000ca0 <HAL_RCC_ClockConfig+0x20c>)
 8000b1c:	f000 fbb9 	bl	8001292 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000b20:	686b      	ldr	r3, [r5, #4]
 8000b22:	6922      	ldr	r2, [r4, #16]
 8000b24:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000b28:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b2c:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b2e:	f7ff ff75 	bl	8000a1c <HAL_RCC_GetSysClockFreq>
 8000b32:	686b      	ldr	r3, [r5, #4]
 8000b34:	4a5d      	ldr	r2, [pc, #372]	; (8000cac <HAL_RCC_ClockConfig+0x218>)
 8000b36:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b3a:	5cd3      	ldrb	r3, [r2, r3]
 8000b3c:	40d8      	lsrs	r0, r3
 8000b3e:	4b5c      	ldr	r3, [pc, #368]	; (8000cb0 <HAL_RCC_ClockConfig+0x21c>)
 8000b40:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b42:	2000      	movs	r0, #0
 8000b44:	f7ff fb02 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000b48:	2000      	movs	r0, #0
}
 8000b4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b4e:	6813      	ldr	r3, [r2, #0]
 8000b50:	f023 0307 	bic.w	r3, r3, #7
 8000b54:	4333      	orrs	r3, r6
 8000b56:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b58:	6813      	ldr	r3, [r2, #0]
 8000b5a:	f003 0307 	and.w	r3, r3, #7
 8000b5e:	429e      	cmp	r6, r3
 8000b60:	d0b7      	beq.n	8000ad2 <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
 8000b62:	2001      	movs	r0, #1
 8000b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b68:	4d4f      	ldr	r5, [pc, #316]	; (8000ca8 <HAL_RCC_ClockConfig+0x214>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b6a:	f013 0f04 	tst.w	r3, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b6e:	bf1e      	ittt	ne
 8000b70:	686a      	ldrne	r2, [r5, #4]
 8000b72:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000b76:	606a      	strne	r2, [r5, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b78:	0719      	lsls	r1, r3, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b7a:	bf42      	ittt	mi
 8000b7c:	686b      	ldrmi	r3, [r5, #4]
 8000b7e:	f443 5360 	orrmi.w	r3, r3, #14336	; 0x3800
 8000b82:	606b      	strmi	r3, [r5, #4]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8000b84:	68a3      	ldr	r3, [r4, #8]
 8000b86:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8000b8a:	d012      	beq.n	8000bb2 <HAL_RCC_ClockConfig+0x11e>
 8000b8c:	f023 0220 	bic.w	r2, r3, #32
 8000b90:	2a90      	cmp	r2, #144	; 0x90
 8000b92:	d00e      	beq.n	8000bb2 <HAL_RCC_ClockConfig+0x11e>
 8000b94:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000b98:	2aa0      	cmp	r2, #160	; 0xa0
 8000b9a:	d00a      	beq.n	8000bb2 <HAL_RCC_ClockConfig+0x11e>
 8000b9c:	f023 0210 	bic.w	r2, r3, #16
 8000ba0:	2ac0      	cmp	r2, #192	; 0xc0
 8000ba2:	d006      	beq.n	8000bb2 <HAL_RCC_ClockConfig+0x11e>
 8000ba4:	2bf0      	cmp	r3, #240	; 0xf0
 8000ba6:	d004      	beq.n	8000bb2 <HAL_RCC_ClockConfig+0x11e>
 8000ba8:	f240 3156 	movw	r1, #854	; 0x356
 8000bac:	483c      	ldr	r0, [pc, #240]	; (8000ca0 <HAL_RCC_ClockConfig+0x20c>)
 8000bae:	f000 fb70 	bl	8001292 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bb2:	686b      	ldr	r3, [r5, #4]
 8000bb4:	68a2      	ldr	r2, [r4, #8]
 8000bb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	606b      	str	r3, [r5, #4]
 8000bbe:	e78b      	b.n	8000ad8 <HAL_RCC_ClockConfig+0x44>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8000bc0:	6863      	ldr	r3, [r4, #4]
 8000bc2:	2b02      	cmp	r3, #2
 8000bc4:	d904      	bls.n	8000bd0 <HAL_RCC_ClockConfig+0x13c>
 8000bc6:	f240 315d 	movw	r1, #861	; 0x35d
 8000bca:	4835      	ldr	r0, [pc, #212]	; (8000ca0 <HAL_RCC_ClockConfig+0x20c>)
 8000bcc:	f000 fb61 	bl	8001292 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bd0:	6862      	ldr	r2, [r4, #4]
 8000bd2:	4d35      	ldr	r5, [pc, #212]	; (8000ca8 <HAL_RCC_ClockConfig+0x214>)
 8000bd4:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bd6:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bd8:	d11d      	bne.n	8000c16 <HAL_RCC_ClockConfig+0x182>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bda:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bde:	d0c0      	beq.n	8000b62 <HAL_RCC_ClockConfig+0xce>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000be0:	686b      	ldr	r3, [r5, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000be2:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000be6:	f023 0303 	bic.w	r3, r3, #3
 8000bea:	4313      	orrs	r3, r2
 8000bec:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000bee:	f7ff faef 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bf2:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000bf4:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d115      	bne.n	8000c26 <HAL_RCC_ClockConfig+0x192>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bfa:	686b      	ldr	r3, [r5, #4]
 8000bfc:	f003 030c 	and.w	r3, r3, #12
 8000c00:	2b04      	cmp	r3, #4
 8000c02:	f43f af6c 	beq.w	8000ade <HAL_RCC_ClockConfig+0x4a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c06:	f7ff fae3 	bl	80001d0 <HAL_GetTick>
 8000c0a:	1bc0      	subs	r0, r0, r7
 8000c0c:	4540      	cmp	r0, r8
 8000c0e:	d9f4      	bls.n	8000bfa <HAL_RCC_ClockConfig+0x166>
          return HAL_TIMEOUT;
 8000c10:	2003      	movs	r0, #3
 8000c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c16:	2a02      	cmp	r2, #2
 8000c18:	d102      	bne.n	8000c20 <HAL_RCC_ClockConfig+0x18c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c1a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000c1e:	e7de      	b.n	8000bde <HAL_RCC_ClockConfig+0x14a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c20:	f013 0f02 	tst.w	r3, #2
 8000c24:	e7db      	b.n	8000bde <HAL_RCC_ClockConfig+0x14a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c26:	2b02      	cmp	r3, #2
 8000c28:	d110      	bne.n	8000c4c <HAL_RCC_ClockConfig+0x1b8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c2a:	686b      	ldr	r3, [r5, #4]
 8000c2c:	f003 030c 	and.w	r3, r3, #12
 8000c30:	2b08      	cmp	r3, #8
 8000c32:	f43f af54 	beq.w	8000ade <HAL_RCC_ClockConfig+0x4a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c36:	f7ff facb 	bl	80001d0 <HAL_GetTick>
 8000c3a:	1bc0      	subs	r0, r0, r7
 8000c3c:	4540      	cmp	r0, r8
 8000c3e:	d9f4      	bls.n	8000c2a <HAL_RCC_ClockConfig+0x196>
 8000c40:	e7e6      	b.n	8000c10 <HAL_RCC_ClockConfig+0x17c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c42:	f7ff fac5 	bl	80001d0 <HAL_GetTick>
 8000c46:	1bc0      	subs	r0, r0, r7
 8000c48:	4540      	cmp	r0, r8
 8000c4a:	d8e1      	bhi.n	8000c10 <HAL_RCC_ClockConfig+0x17c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c4c:	686b      	ldr	r3, [r5, #4]
 8000c4e:	f013 0f0c 	tst.w	r3, #12
 8000c52:	d1f6      	bne.n	8000c42 <HAL_RCC_ClockConfig+0x1ae>
 8000c54:	e743      	b.n	8000ade <HAL_RCC_ClockConfig+0x4a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c56:	6813      	ldr	r3, [r2, #0]
 8000c58:	f023 0307 	bic.w	r3, r3, #7
 8000c5c:	4333      	orrs	r3, r6
 8000c5e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c60:	6813      	ldr	r3, [r2, #0]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	429e      	cmp	r6, r3
 8000c68:	f47f af7b 	bne.w	8000b62 <HAL_RCC_ClockConfig+0xce>
 8000c6c:	e73e      	b.n	8000aec <HAL_RCC_ClockConfig+0x58>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8000c6e:	68e3      	ldr	r3, [r4, #12]
 8000c70:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8000c74:	d00c      	beq.n	8000c90 <HAL_RCC_ClockConfig+0x1fc>
 8000c76:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000c7a:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8000c7e:	d007      	beq.n	8000c90 <HAL_RCC_ClockConfig+0x1fc>
 8000c80:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8000c84:	d004      	beq.n	8000c90 <HAL_RCC_ClockConfig+0x1fc>
 8000c86:	f240 31b1 	movw	r1, #945	; 0x3b1
 8000c8a:	4805      	ldr	r0, [pc, #20]	; (8000ca0 <HAL_RCC_ClockConfig+0x20c>)
 8000c8c:	f000 fb01 	bl	8001292 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c90:	686b      	ldr	r3, [r5, #4]
 8000c92:	68e2      	ldr	r2, [r4, #12]
 8000c94:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	606b      	str	r3, [r5, #4]
 8000c9c:	e72c      	b.n	8000af8 <HAL_RCC_ClockConfig+0x64>
 8000c9e:	bf00      	nop
 8000ca0:	08001537 	.word	0x08001537
 8000ca4:	40022000 	.word	0x40022000
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	080015a8 	.word	0x080015a8
 8000cb0:	20000008 	.word	0x20000008

08000cb4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000cb4:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000cb6:	4a05      	ldr	r2, [pc, #20]	; (8000ccc <HAL_RCC_GetPCLK1Freq+0x18>)
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000cbe:	5cd3      	ldrb	r3, [r2, r3]
 8000cc0:	4a03      	ldr	r2, [pc, #12]	; (8000cd0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000cc2:	6810      	ldr	r0, [r2, #0]
}    
 8000cc4:	40d8      	lsrs	r0, r3
 8000cc6:	4770      	bx	lr
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	080015b8 	.word	0x080015b8
 8000cd0:	20000008 	.word	0x20000008

08000cd4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000cd4:	4b04      	ldr	r3, [pc, #16]	; (8000ce8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000cd6:	4a05      	ldr	r2, [pc, #20]	; (8000cec <HAL_RCC_GetPCLK2Freq+0x18>)
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000cde:	5cd3      	ldrb	r3, [r2, r3]
 8000ce0:	4a03      	ldr	r2, [pc, #12]	; (8000cf0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000ce2:	6810      	ldr	r0, [r2, #0]
} 
 8000ce4:	40d8      	lsrs	r0, r3
 8000ce6:	4770      	bx	lr
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	080015b8 	.word	0x080015b8
 8000cf0:	20000008 	.word	0x20000008

08000cf4 <UART_SetConfig>:
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8000cf4:	6842      	ldr	r2, [r0, #4]
 8000cf6:	4b65      	ldr	r3, [pc, #404]	; (8000e8c <UART_SetConfig+0x198>)
{
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8000cfc:	429a      	cmp	r2, r3
{
 8000cfe:	4681      	mov	r9, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8000d00:	d904      	bls.n	8000d0c <UART_SetConfig+0x18>
 8000d02:	f640 11a7 	movw	r1, #2471	; 0x9a7
 8000d06:	4862      	ldr	r0, [pc, #392]	; (8000e90 <UART_SetConfig+0x19c>)
 8000d08:	f000 fac3 	bl	8001292 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8000d0c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8000d10:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8000d14:	d004      	beq.n	8000d20 <UART_SetConfig+0x2c>
 8000d16:	f640 11a8 	movw	r1, #2472	; 0x9a8
 8000d1a:	485d      	ldr	r0, [pc, #372]	; (8000e90 <UART_SetConfig+0x19c>)
 8000d1c:	f000 fab9 	bl	8001292 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8000d20:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8000d24:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8000d28:	d007      	beq.n	8000d3a <UART_SetConfig+0x46>
 8000d2a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8000d2e:	d004      	beq.n	8000d3a <UART_SetConfig+0x46>
 8000d30:	f640 11a9 	movw	r1, #2473	; 0x9a9
 8000d34:	4856      	ldr	r0, [pc, #344]	; (8000e90 <UART_SetConfig+0x19c>)
 8000d36:	f000 faac 	bl	8001292 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8000d3a:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 8000d3e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8000d42:	4213      	tst	r3, r2
 8000d44:	d100      	bne.n	8000d48 <UART_SetConfig+0x54>
 8000d46:	b923      	cbnz	r3, 8000d52 <UART_SetConfig+0x5e>
 8000d48:	f640 11aa 	movw	r1, #2474	; 0x9aa
 8000d4c:	4850      	ldr	r0, [pc, #320]	; (8000e90 <UART_SetConfig+0x19c>)
 8000d4e:	f000 faa0 	bl	8001292 <assert_failed>

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000d52:	f8d9 5000 	ldr.w	r5, [r9]
 8000d56:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8000d5a:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000d5c:	f8d9 1010 	ldr.w	r1, [r9, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000d60:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d64:	4313      	orrs	r3, r2
 8000d66:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000d68:	f8d9 3008 	ldr.w	r3, [r9, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8000d6c:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000d6e:	430b      	orrs	r3, r1
 8000d70:	f8d9 1014 	ldr.w	r1, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8000d74:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8000d78:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000d7c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000d82:	696b      	ldr	r3, [r5, #20]
 8000d84:	f8d9 2018 	ldr.w	r2, [r9, #24]
 8000d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000d90:	4b40      	ldr	r3, [pc, #256]	; (8000e94 <UART_SetConfig+0x1a0>)
 8000d92:	2419      	movs	r4, #25
 8000d94:	429d      	cmp	r5, r3
 8000d96:	d146      	bne.n	8000e26 <UART_SetConfig+0x132>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000d98:	f7ff ff9c 	bl	8000cd4 <HAL_RCC_GetPCLK2Freq>
 8000d9c:	fb04 f300 	mul.w	r3, r4, r0
 8000da0:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000da4:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000da8:	00b6      	lsls	r6, r6, #2
 8000daa:	fbb3 f3f6 	udiv	r3, r3, r6
 8000dae:	fbb3 f3f8 	udiv	r3, r3, r8
 8000db2:	011e      	lsls	r6, r3, #4
 8000db4:	f7ff ff8e 	bl	8000cd4 <HAL_RCC_GetPCLK2Freq>
 8000db8:	4360      	muls	r0, r4
 8000dba:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	fbb0 f7f3 	udiv	r7, r0, r3
 8000dc4:	f7ff ff86 	bl	8000cd4 <HAL_RCC_GetPCLK2Freq>
 8000dc8:	4360      	muls	r0, r4
 8000dca:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000dd4:	fbb3 f3f8 	udiv	r3, r3, r8
 8000dd8:	fb08 7313 	mls	r3, r8, r3, r7
 8000ddc:	011b      	lsls	r3, r3, #4
 8000dde:	3332      	adds	r3, #50	; 0x32
 8000de0:	fbb3 f3f8 	udiv	r3, r3, r8
 8000de4:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000de8:	f7ff ff74 	bl	8000cd4 <HAL_RCC_GetPCLK2Freq>
 8000dec:	4360      	muls	r0, r4
 8000dee:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000df2:	0092      	lsls	r2, r2, #2
 8000df4:	fbb0 faf2 	udiv	sl, r0, r2
 8000df8:	f7ff ff6c 	bl	8000cd4 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000dfc:	4360      	muls	r0, r4
 8000dfe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e08:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e0c:	fb08 a313 	mls	r3, r8, r3, sl
 8000e10:	011b      	lsls	r3, r3, #4
 8000e12:	3332      	adds	r3, #50	; 0x32
 8000e14:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e18:	f003 030f 	and.w	r3, r3, #15
 8000e1c:	433b      	orrs	r3, r7
 8000e1e:	4433      	add	r3, r6
 8000e20:	60ab      	str	r3, [r5, #8]
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	f7ff ff45 	bl	8000cb4 <HAL_RCC_GetPCLK1Freq>
 8000e2a:	fb04 f300 	mul.w	r3, r4, r0
 8000e2e:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8000e32:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000e36:	00b6      	lsls	r6, r6, #2
 8000e38:	fbb3 f3f6 	udiv	r3, r3, r6
 8000e3c:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e40:	011e      	lsls	r6, r3, #4
 8000e42:	f7ff ff37 	bl	8000cb4 <HAL_RCC_GetPCLK1Freq>
 8000e46:	4360      	muls	r0, r4
 8000e48:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	fbb0 f7f3 	udiv	r7, r0, r3
 8000e52:	f7ff ff2f 	bl	8000cb4 <HAL_RCC_GetPCLK1Freq>
 8000e56:	4360      	muls	r0, r4
 8000e58:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e62:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e66:	fb08 7313 	mls	r3, r8, r3, r7
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	3332      	adds	r3, #50	; 0x32
 8000e6e:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e72:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8000e76:	f7ff ff1d 	bl	8000cb4 <HAL_RCC_GetPCLK1Freq>
 8000e7a:	4360      	muls	r0, r4
 8000e7c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000e80:	0092      	lsls	r2, r2, #2
 8000e82:	fbb0 faf2 	udiv	sl, r0, r2
 8000e86:	f7ff ff15 	bl	8000cb4 <HAL_RCC_GetPCLK1Freq>
 8000e8a:	e7b7      	b.n	8000dfc <UART_SetConfig+0x108>
 8000e8c:	0044aa20 	.word	0x0044aa20
 8000e90:	0800156f 	.word	0x0800156f
 8000e94:	40013800 	.word	0x40013800

08000e98 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e9a:	4604      	mov	r4, r0
 8000e9c:	460e      	mov	r6, r1
 8000e9e:	4617      	mov	r7, r2
 8000ea0:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8000ea2:	6821      	ldr	r1, [r4, #0]
 8000ea4:	680b      	ldr	r3, [r1, #0]
 8000ea6:	ea36 0303 	bics.w	r3, r6, r3
 8000eaa:	d101      	bne.n	8000eb0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000eac:	2000      	movs	r0, #0
}
 8000eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000eb0:	1c6b      	adds	r3, r5, #1
 8000eb2:	d0f7      	beq.n	8000ea4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000eb4:	b995      	cbnz	r5, 8000edc <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000eb6:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8000eb8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000eba:	68da      	ldr	r2, [r3, #12]
 8000ebc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000ec0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000ec2:	695a      	ldr	r2, [r3, #20]
 8000ec4:	f022 0201 	bic.w	r2, r2, #1
 8000ec8:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000eca:	2320      	movs	r3, #32
 8000ecc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000ed0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000edc:	f7ff f978 	bl	80001d0 <HAL_GetTick>
 8000ee0:	1bc0      	subs	r0, r0, r7
 8000ee2:	4285      	cmp	r5, r0
 8000ee4:	d2dd      	bcs.n	8000ea2 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000ee6:	e7e6      	b.n	8000eb6 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000ee8 <HAL_UART_Init>:
{
 8000ee8:	b510      	push	{r4, lr}
  if(huart == NULL)
 8000eea:	4604      	mov	r4, r0
 8000eec:	2800      	cmp	r0, #0
 8000eee:	d05b      	beq.n	8000fa8 <HAL_UART_Init+0xc0>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8000ef0:	6981      	ldr	r1, [r0, #24]
 8000ef2:	6803      	ldr	r3, [r0, #0]
 8000ef4:	4a2d      	ldr	r2, [pc, #180]	; (8000fac <HAL_UART_Init+0xc4>)
 8000ef6:	2900      	cmp	r1, #0
 8000ef8:	d04a      	beq.n	8000f90 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d00c      	beq.n	8000f18 <HAL_UART_Init+0x30>
 8000efe:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d008      	beq.n	8000f18 <HAL_UART_Init+0x30>
 8000f06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d004      	beq.n	8000f18 <HAL_UART_Init+0x30>
 8000f0e:	f240 110f 	movw	r1, #271	; 0x10f
 8000f12:	4827      	ldr	r0, [pc, #156]	; (8000fb0 <HAL_UART_Init+0xc8>)
 8000f14:	f000 f9bd 	bl	8001292 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8000f18:	69a3      	ldr	r3, [r4, #24]
 8000f1a:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8000f1e:	d004      	beq.n	8000f2a <HAL_UART_Init+0x42>
 8000f20:	f44f 7188 	mov.w	r1, #272	; 0x110
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8000f24:	4822      	ldr	r0, [pc, #136]	; (8000fb0 <HAL_UART_Init+0xc8>)
 8000f26:	f000 f9b4 	bl	8001292 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8000f2a:	68a3      	ldr	r3, [r4, #8]
 8000f2c:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8000f30:	d004      	beq.n	8000f3c <HAL_UART_Init+0x54>
 8000f32:	f44f 718b 	mov.w	r1, #278	; 0x116
 8000f36:	481e      	ldr	r0, [pc, #120]	; (8000fb0 <HAL_UART_Init+0xc8>)
 8000f38:	f000 f9ab 	bl	8001292 <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 8000f3c:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8000f40:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f44:	b923      	cbnz	r3, 8000f50 <HAL_UART_Init+0x68>
    huart->Lock = HAL_UNLOCKED;
 8000f46:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000f4a:	4620      	mov	r0, r4
 8000f4c:	f000 fa10 	bl	8001370 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000f50:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000f52:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000f54:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000f58:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000f5a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000f5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f60:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000f62:	f7ff fec7 	bl	8000cf4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000f66:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f68:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000f6a:	691a      	ldr	r2, [r3, #16]
 8000f6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000f70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000f72:	695a      	ldr	r2, [r3, #20]
 8000f74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000f78:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000f7a:	68da      	ldr	r2, [r3, #12]
 8000f7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000f80:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8000f82:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f84:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8000f86:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8000f8a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000f8e:	bd10      	pop	{r4, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d0ca      	beq.n	8000f2a <HAL_UART_Init+0x42>
 8000f94:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <HAL_UART_Init+0xcc>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d0c7      	beq.n	8000f2a <HAL_UART_Init+0x42>
 8000f9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d0c3      	beq.n	8000f2a <HAL_UART_Init+0x42>
 8000fa2:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000fa6:	e7bd      	b.n	8000f24 <HAL_UART_Init+0x3c>
    return HAL_ERROR;
 8000fa8:	2001      	movs	r0, #1
}
 8000faa:	bd10      	pop	{r4, pc}
 8000fac:	40013800 	.word	0x40013800
 8000fb0:	0800156f 	.word	0x0800156f
 8000fb4:	40004400 	.word	0x40004400

08000fb8 <HAL_UART_Transmit>:
{
 8000fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fbc:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8000fbe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8000fc2:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8000fc4:	2b20      	cmp	r3, #32
{
 8000fc6:	460d      	mov	r5, r1
 8000fc8:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8000fca:	d14e      	bne.n	800106a <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8000fcc:	2900      	cmp	r1, #0
 8000fce:	d049      	beq.n	8001064 <HAL_UART_Transmit+0xac>
 8000fd0:	2a00      	cmp	r2, #0
 8000fd2:	d047      	beq.n	8001064 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8000fd4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d046      	beq.n	800106a <HAL_UART_Transmit+0xb2>
 8000fdc:	2301      	movs	r3, #1
 8000fde:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000fe6:	2321      	movs	r3, #33	; 0x21
 8000fe8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8000fec:	f7ff f8f0 	bl	80001d0 <HAL_GetTick>
 8000ff0:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8000ff2:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8000ff6:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8000ffa:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b96b      	cbnz	r3, 800101c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001000:	463b      	mov	r3, r7
 8001002:	4632      	mov	r2, r6
 8001004:	2140      	movs	r1, #64	; 0x40
 8001006:	4620      	mov	r0, r4
 8001008:	f7ff ff46 	bl	8000e98 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800100c:	b9a8      	cbnz	r0, 800103a <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 800100e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001010:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8001014:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 800101c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800101e:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001020:	3b01      	subs	r3, #1
 8001022:	b29b      	uxth	r3, r3
 8001024:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001026:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001028:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800102a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800102e:	4620      	mov	r0, r4
 8001030:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001032:	d10e      	bne.n	8001052 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001034:	f7ff ff30 	bl	8000e98 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001038:	b110      	cbz	r0, 8001040 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 800103a:	2003      	movs	r0, #3
 800103c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001040:	882b      	ldrh	r3, [r5, #0]
 8001042:	6822      	ldr	r2, [r4, #0]
 8001044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001048:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800104a:	6923      	ldr	r3, [r4, #16]
 800104c:	b943      	cbnz	r3, 8001060 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 800104e:	3502      	adds	r5, #2
 8001050:	e7d3      	b.n	8000ffa <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001052:	f7ff ff21 	bl	8000e98 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001056:	2800      	cmp	r0, #0
 8001058:	d1ef      	bne.n	800103a <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800105a:	6823      	ldr	r3, [r4, #0]
 800105c:	782a      	ldrb	r2, [r5, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	3501      	adds	r5, #1
 8001062:	e7ca      	b.n	8000ffa <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001064:	2001      	movs	r0, #1
 8001066:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800106a:	2002      	movs	r0, #2
}
 800106c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001070 <HAL_UART_Receive>:
{
 8001070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001074:	461f      	mov	r7, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 8001076:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800107a:	4604      	mov	r4, r0
  if(huart->RxState == HAL_UART_STATE_READY)
 800107c:	2b20      	cmp	r3, #32
{
 800107e:	460d      	mov	r5, r1
 8001080:	4690      	mov	r8, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001082:	d151      	bne.n	8001128 <HAL_UART_Receive+0xb8>
    if((pData == NULL) || (Size == 0U))
 8001084:	2900      	cmp	r1, #0
 8001086:	d04c      	beq.n	8001122 <HAL_UART_Receive+0xb2>
 8001088:	2a00      	cmp	r2, #0
 800108a:	d04a      	beq.n	8001122 <HAL_UART_Receive+0xb2>
    __HAL_LOCK(huart);
 800108c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001090:	2b01      	cmp	r3, #1
 8001092:	d049      	beq.n	8001128 <HAL_UART_Receive+0xb8>
 8001094:	2301      	movs	r3, #1
 8001096:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800109a:	2300      	movs	r3, #0
 800109c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800109e:	2322      	movs	r3, #34	; 0x22
 80010a0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 80010a4:	f7ff f894 	bl	80001d0 <HAL_GetTick>
 80010a8:	4606      	mov	r6, r0
    huart->RxXferSize = Size;
 80010aa:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    huart->RxXferCount = Size;
 80010ae:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while(huart->RxXferCount > 0U)
 80010b2:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 80010b4:	b280      	uxth	r0, r0
 80010b6:	b930      	cbnz	r0, 80010c6 <HAL_UART_Receive+0x56>
    huart->RxState = HAL_UART_STATE_READY;
 80010b8:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80010ba:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_READY;
 80010be:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 80010c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->RxXferCount--;
 80010c6:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80010c8:	4632      	mov	r2, r6
      huart->RxXferCount--;
 80010ca:	3b01      	subs	r3, #1
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80010d0:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80010d2:	2120      	movs	r1, #32
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80010d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80010d8:	4620      	mov	r0, r4
 80010da:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80010dc:	d112      	bne.n	8001104 <HAL_UART_Receive+0x94>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80010de:	f7ff fedb 	bl	8000e98 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80010e2:	b110      	cbz	r0, 80010ea <HAL_UART_Receive+0x7a>
          return HAL_TIMEOUT;
 80010e4:	2003      	movs	r0, #3
 80010e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010ea:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80010ec:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80010ee:	685b      	ldr	r3, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80010f0:	b922      	cbnz	r2, 80010fc <HAL_UART_Receive+0x8c>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80010f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010f6:	f825 3b02 	strh.w	r3, [r5], #2
 80010fa:	e7da      	b.n	80010b2 <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	f825 3b01 	strh.w	r3, [r5], #1
 8001102:	e7d6      	b.n	80010b2 <HAL_UART_Receive+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001104:	f7ff fec8 	bl	8000e98 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001108:	2800      	cmp	r0, #0
 800110a:	d1eb      	bne.n	80010e4 <HAL_UART_Receive+0x74>
 800110c:	6823      	ldr	r3, [r4, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800110e:	6921      	ldr	r1, [r4, #16]
 8001110:	1c6a      	adds	r2, r5, #1
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001112:	685b      	ldr	r3, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001114:	b911      	cbnz	r1, 800111c <HAL_UART_Receive+0xac>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001116:	702b      	strb	r3, [r5, #0]
 8001118:	4615      	mov	r5, r2
 800111a:	e7ca      	b.n	80010b2 <HAL_UART_Receive+0x42>
 800111c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001120:	e7f9      	b.n	8001116 <HAL_UART_Receive+0xa6>
      return  HAL_ERROR;
 8001122:	2001      	movs	r0, #1
 8001124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001128:	2002      	movs	r0, #2
}
 800112a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001130 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001130:	b510      	push	{r4, lr}
 8001132:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	2210      	movs	r2, #16
 8001136:	2100      	movs	r1, #0
 8001138:	a802      	add	r0, sp, #8
 800113a:	f000 f99f 	bl	800147c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800113e:	4b14      	ldr	r3, [pc, #80]	; (8001190 <MX_GPIO_Init+0x60>)
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001140:	4c14      	ldr	r4, [pc, #80]	; (8001194 <MX_GPIO_Init+0x64>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001142:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001144:	4620      	mov	r0, r4
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001146:	f042 0210 	orr.w	r2, r2, #16
 800114a:	619a      	str	r2, [r3, #24]
 800114c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800114e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001152:	f002 0210 	and.w	r2, r2, #16
 8001156:	9200      	str	r2, [sp, #0]
 8001158:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	699a      	ldr	r2, [r3, #24]
 800115c:	f042 0204 	orr.w	r2, r2, #4
 8001160:	619a      	str	r2, [r3, #24]
 8001162:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001164:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	9301      	str	r3, [sp, #4]
 800116c:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800116e:	f7ff fa29 	bl	80005c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001176:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001178:	2301      	movs	r3, #1
 800117a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001182:	a902      	add	r1, sp, #8
 8001184:	4620      	mov	r0, r4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001186:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001188:	f7ff f8b0 	bl	80002ec <HAL_GPIO_Init>

}
 800118c:	b006      	add	sp, #24
 800118e:	bd10      	pop	{r4, pc}
 8001190:	40021000 	.word	0x40021000
 8001194:	40011000 	.word	0x40011000

08001198 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001198:	b500      	push	{lr}
 800119a:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119c:	2228      	movs	r2, #40	; 0x28
 800119e:	2100      	movs	r1, #0
 80011a0:	a806      	add	r0, sp, #24
 80011a2:	f000 f96b 	bl	800147c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a6:	2214      	movs	r2, #20
 80011a8:	2100      	movs	r1, #0
 80011aa:	a801      	add	r0, sp, #4
 80011ac:	f000 f966 	bl	800147c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011b0:	2302      	movs	r3, #2
 80011b2:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b4:	2301      	movs	r3, #1
 80011b6:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011b8:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ba:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011bc:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011be:	f7ff fa2b 	bl	8000618 <HAL_RCC_OscConfig>
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011c2:	2100      	movs	r1, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80011c4:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011c6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80011c8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011ca:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011cc:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ce:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d0:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011d2:	f7ff fc5f 	bl	8000a94 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80011d6:	b011      	add	sp, #68	; 0x44
 80011d8:	f85d fb04 	ldr.w	pc, [sp], #4

080011dc <main>:
{
 80011dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_Init();
 80011de:	f7fe ffd9 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 80011e2:	f7ff ffd9 	bl	8001198 <SystemClock_Config>
  MX_GPIO_Init();
 80011e6:	f7ff ffa3 	bl	8001130 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80011ea:	f000 f8a5 	bl	8001338 <MX_USART1_UART_Init>
  char on[6] = "LED on";
 80011ee:	4b25      	ldr	r3, [pc, #148]	; (8001284 <main+0xa8>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  char on[6] = "LED on";
 80011f4:	6818      	ldr	r0, [r3, #0]
 80011f6:	889a      	ldrh	r2, [r3, #4]
 80011f8:	9002      	str	r0, [sp, #8]
  char off[7] = "LED off";
 80011fa:	f853 0f07 	ldr.w	r0, [r3, #7]!
  char on[6] = "LED on";
 80011fe:	f8ad 200c 	strh.w	r2, [sp, #12]
  char off[7] = "LED off";
 8001202:	889a      	ldrh	r2, [r3, #4]
 8001204:	799b      	ldrb	r3, [r3, #6]
 8001206:	9004      	str	r0, [sp, #16]
 8001208:	f8ad 2014 	strh.w	r2, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800120c:	481e      	ldr	r0, [pc, #120]	; (8001288 <main+0xac>)
 800120e:	2200      	movs	r2, #0
  char off[7] = "LED off";
 8001210:	f88d 3016 	strb.w	r3, [sp, #22]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001214:	f7ff f9d6 	bl	80005c4 <HAL_GPIO_WritePin>
    HAL_UART_Receive(&huart1, &generic_buffer, sizeof(generic_buffer), HAL_MAX_DELAY);
 8001218:	4c1c      	ldr	r4, [pc, #112]	; (800128c <main+0xb0>)
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //Toggle the state of pin PC9
 800121a:	4d1b      	ldr	r5, [pc, #108]	; (8001288 <main+0xac>)
    HAL_UART_Receive(&huart1, &generic_buffer, sizeof(generic_buffer), HAL_MAX_DELAY);
 800121c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001220:	2203      	movs	r2, #3
 8001222:	a901      	add	r1, sp, #4
 8001224:	4620      	mov	r0, r4
 8001226:	f7ff ff23 	bl	8001070 <HAL_UART_Receive>
    HAL_UART_Transmit(&huart1, &generic_buffer, sizeof(generic_buffer), HAL_MAX_DELAY);
 800122a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800122e:	2203      	movs	r2, #3
 8001230:	a901      	add	r1, sp, #4
 8001232:	4620      	mov	r0, r4
 8001234:	f7ff fec0 	bl	8000fb8 <HAL_UART_Transmit>
    if (generic_buffer[0] == 'y')
 8001238:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800123c:	2b79      	cmp	r3, #121	; 0x79
 800123e:	d10f      	bne.n	8001260 <main+0x84>
      HAL_UART_Transmit(&huart1, &on, sizeof(on), HAL_MAX_DELAY);
 8001240:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001244:	2206      	movs	r2, #6
 8001246:	a902      	add	r1, sp, #8
 8001248:	4620      	mov	r0, r4
 800124a:	f7ff feb5 	bl	8000fb8 <HAL_UART_Transmit>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //Toggle the state of pin PC9
 800124e:	4628      	mov	r0, r5
 8001250:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001254:	f7ff f9d0 	bl	80005f8 <HAL_GPIO_TogglePin>
      HAL_Delay(500);
 8001258:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800125c:	f7fe ffbe 	bl	80001dc <HAL_Delay>
    if (generic_buffer[0] == 'n')
 8001260:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001264:	2b6e      	cmp	r3, #110	; 0x6e
 8001266:	d1d9      	bne.n	800121c <main+0x40>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //Toggle the state of pin PC9
 8001268:	4628      	mov	r0, r5
 800126a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800126e:	f7ff f9c3 	bl	80005f8 <HAL_GPIO_TogglePin>
      HAL_UART_Transmit(&huart1, &off, sizeof(off), HAL_MAX_DELAY);
 8001272:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001276:	2207      	movs	r2, #7
 8001278:	a904      	add	r1, sp, #16
 800127a:	4620      	mov	r0, r4
 800127c:	f7ff fe9c 	bl	8000fb8 <HAL_UART_Transmit>
 8001280:	e7cc      	b.n	800121c <main+0x40>
 8001282:	bf00      	nop
 8001284:	080014b4 	.word	0x080014b4
 8001288:	40011000 	.word	0x40011000
 800128c:	2000002c 	.word	0x2000002c

08001290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001290:	4770      	bx	lr

08001292 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001292:	4770      	bx	lr

08001294 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001294:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <HAL_MspInit+0x3c>)
{
 8001296:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001298:	699a      	ldr	r2, [r3, #24]
 800129a:	f042 0201 	orr.w	r2, r2, #1
 800129e:	619a      	str	r2, [r3, #24]
 80012a0:	699a      	ldr	r2, [r3, #24]
 80012a2:	f002 0201 	and.w	r2, r2, #1
 80012a6:	9200      	str	r2, [sp, #0]
 80012a8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012aa:	69da      	ldr	r2, [r3, #28]
 80012ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012b0:	61da      	str	r2, [r3, #28]
 80012b2:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80012b4:	4a07      	ldr	r2, [pc, #28]	; (80012d4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ba:	9301      	str	r3, [sp, #4]
 80012bc:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80012be:	6853      	ldr	r3, [r2, #4]
 80012c0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ca:	b002      	add	sp, #8
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40010000 	.word	0x40010000

080012d8 <NMI_Handler>:
 80012d8:	4770      	bx	lr

080012da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012da:	e7fe      	b.n	80012da <HardFault_Handler>

080012dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012dc:	e7fe      	b.n	80012dc <MemManage_Handler>

080012de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012de:	e7fe      	b.n	80012de <BusFault_Handler>

080012e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e0:	e7fe      	b.n	80012e0 <UsageFault_Handler>

080012e2 <SVC_Handler>:
 80012e2:	4770      	bx	lr

080012e4 <DebugMon_Handler>:
 80012e4:	4770      	bx	lr

080012e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e6:	4770      	bx	lr

080012e8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012e8:	f7fe bf66 	b.w	80001b8 <HAL_IncTick>

080012ec <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <SystemInit+0x40>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	f042 0201 	orr.w	r2, r2, #1
 80012f4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80012f6:	6859      	ldr	r1, [r3, #4]
 80012f8:	4a0d      	ldr	r2, [pc, #52]	; (8001330 <SystemInit+0x44>)
 80012fa:	400a      	ands	r2, r1
 80012fc:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001304:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001308:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001310:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001312:	685a      	ldr	r2, [r3, #4]
 8001314:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001318:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800131a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800131e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001320:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001324:	4b03      	ldr	r3, [pc, #12]	; (8001334 <SystemInit+0x48>)
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40021000 	.word	0x40021000
 8001330:	f8ff0000 	.word	0xf8ff0000
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001338:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
 800133a:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart1.Instance = USART1;
 800133e:	480a      	ldr	r0, [pc, #40]	; (8001368 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 9600;
 8001340:	4b0a      	ldr	r3, [pc, #40]	; (800136c <MX_USART1_UART_Init+0x34>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001342:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 9600;
 8001344:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001348:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800134a:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800134c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800134e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001350:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001352:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001354:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001356:	f7ff fdc7 	bl	8000ee8 <HAL_UART_Init>
 800135a:	b118      	cbz	r0, 8001364 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 800135c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001360:	f7ff bf96 	b.w	8001290 <Error_Handler>
 8001364:	bd08      	pop	{r3, pc}
 8001366:	bf00      	nop
 8001368:	2000002c 	.word	0x2000002c
 800136c:	40013800 	.word	0x40013800

08001370 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001370:	b510      	push	{r4, lr}
 8001372:	4604      	mov	r4, r0
 8001374:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001376:	2210      	movs	r2, #16
 8001378:	2100      	movs	r1, #0
 800137a:	a802      	add	r0, sp, #8
 800137c:	f000 f87e 	bl	800147c <memset>
  if(uartHandle->Instance==USART1)
 8001380:	6822      	ldr	r2, [r4, #0]
 8001382:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <HAL_UART_MspInit+0x70>)
 8001384:	429a      	cmp	r2, r3
 8001386:	d128      	bne.n	80013da <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001388:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800138c:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001390:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001394:	619a      	str	r2, [r3, #24]
 8001396:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	4812      	ldr	r0, [pc, #72]	; (80013e4 <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800139a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800139e:	9200      	str	r2, [sp, #0]
 80013a0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a2:	699a      	ldr	r2, [r3, #24]
 80013a4:	f042 0204 	orr.w	r2, r2, #4
 80013a8:	619a      	str	r2, [r3, #24]
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	f003 0304 	and.w	r3, r3, #4
 80013b0:	9301      	str	r3, [sp, #4]
 80013b2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013b8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ba:	2302      	movs	r3, #2
 80013bc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013be:	2303      	movs	r3, #3
 80013c0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c2:	f7fe ff93 	bl	80002ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ca:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013cc:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ce:	a902      	add	r1, sp, #8
 80013d0:	4804      	ldr	r0, [pc, #16]	; (80013e4 <HAL_UART_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f7fe ff89 	bl	80002ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80013da:	b006      	add	sp, #24
 80013dc:	bd10      	pop	{r4, pc}
 80013de:	bf00      	nop
 80013e0:	40013800 	.word	0x40013800
 80013e4:	40010800 	.word	0x40010800

080013e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80013e8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80013ea:	e003      	b.n	80013f4 <LoopCopyDataInit>

080013ec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80013ec:	4b0b      	ldr	r3, [pc, #44]	; (800141c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80013ee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80013f0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80013f2:	3104      	adds	r1, #4

080013f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80013f4:	480a      	ldr	r0, [pc, #40]	; (8001420 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80013f8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80013fa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80013fc:	d3f6      	bcc.n	80013ec <CopyDataInit>
  ldr r2, =_sbss
 80013fe:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001400:	e002      	b.n	8001408 <LoopFillZerobss>

08001402 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001402:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001404:	f842 3b04 	str.w	r3, [r2], #4

08001408 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001408:	4b08      	ldr	r3, [pc, #32]	; (800142c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800140a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800140c:	d3f9      	bcc.n	8001402 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800140e:	f7ff ff6d 	bl	80012ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001412:	f000 f80f 	bl	8001434 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001416:	f7ff fee1 	bl	80011dc <main>
  bx lr
 800141a:	4770      	bx	lr
  ldr r3, =_sidata
 800141c:	080015c8 	.word	0x080015c8
  ldr r0, =_sdata
 8001420:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001424:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001428:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800142c:	2000006c 	.word	0x2000006c

08001430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001430:	e7fe      	b.n	8001430 <ADC1_2_IRQHandler>
	...

08001434 <__libc_init_array>:
 8001434:	b570      	push	{r4, r5, r6, lr}
 8001436:	2500      	movs	r5, #0
 8001438:	4e0c      	ldr	r6, [pc, #48]	; (800146c <__libc_init_array+0x38>)
 800143a:	4c0d      	ldr	r4, [pc, #52]	; (8001470 <__libc_init_array+0x3c>)
 800143c:	1ba4      	subs	r4, r4, r6
 800143e:	10a4      	asrs	r4, r4, #2
 8001440:	42a5      	cmp	r5, r4
 8001442:	d109      	bne.n	8001458 <__libc_init_array+0x24>
 8001444:	f000 f822 	bl	800148c <_init>
 8001448:	2500      	movs	r5, #0
 800144a:	4e0a      	ldr	r6, [pc, #40]	; (8001474 <__libc_init_array+0x40>)
 800144c:	4c0a      	ldr	r4, [pc, #40]	; (8001478 <__libc_init_array+0x44>)
 800144e:	1ba4      	subs	r4, r4, r6
 8001450:	10a4      	asrs	r4, r4, #2
 8001452:	42a5      	cmp	r5, r4
 8001454:	d105      	bne.n	8001462 <__libc_init_array+0x2e>
 8001456:	bd70      	pop	{r4, r5, r6, pc}
 8001458:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800145c:	4798      	blx	r3
 800145e:	3501      	adds	r5, #1
 8001460:	e7ee      	b.n	8001440 <__libc_init_array+0xc>
 8001462:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001466:	4798      	blx	r3
 8001468:	3501      	adds	r5, #1
 800146a:	e7f2      	b.n	8001452 <__libc_init_array+0x1e>
 800146c:	080015c0 	.word	0x080015c0
 8001470:	080015c0 	.word	0x080015c0
 8001474:	080015c0 	.word	0x080015c0
 8001478:	080015c4 	.word	0x080015c4

0800147c <memset>:
 800147c:	4603      	mov	r3, r0
 800147e:	4402      	add	r2, r0
 8001480:	4293      	cmp	r3, r2
 8001482:	d100      	bne.n	8001486 <memset+0xa>
 8001484:	4770      	bx	lr
 8001486:	f803 1b01 	strb.w	r1, [r3], #1
 800148a:	e7f9      	b.n	8001480 <memset+0x4>

0800148c <_init>:
 800148c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800148e:	bf00      	nop
 8001490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001492:	bc08      	pop	{r3}
 8001494:	469e      	mov	lr, r3
 8001496:	4770      	bx	lr

08001498 <_fini>:
 8001498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800149a:	bf00      	nop
 800149c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800149e:	bc08      	pop	{r3}
 80014a0:	469e      	mov	lr, r3
 80014a2:	4770      	bx	lr
