PUSH 1
LOADL 1
LOADL 0
STORE (1) 0[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@553f17c
begin_while_1
LOAD (1) 0[SB]
LOADL 0
LOADL 1
SUBR IMul
SUBR IAdd
LOADI (1)
JUMPIF (0) end_while_1
JUMP begin_while_1
end_while_1
HALT

