[Inputs]
clk
check_branch
check_jump
store_sig
load_sig
write_mem_sig
write_R_sig
=state[1:0]=
=which_cond[2:0]=
=write_R[4:0]=
=pass_data[31:0]=
=base_PC[15:0]=
=add_PC[15:0]=
=jump_PC[15:0]=
=input_int_1[31:0]=
=input_int_2[31:0]=
=calcu_type[3:0]=
[Outputs]
store_mem
load_mem
send_to_R
=dest_R[4:0]=
=new_PC[15:0]=
=output[31:0]=
=write_D[31:0]=
[BiDir]
