
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -174.61

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3483.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.21    0.99    1.43 ^ cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.69    1.69   library removal time
                                  1.69   data required time
-----------------------------------------------------------------------------
                                  1.69   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.04    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    6.02    0.01    0.02    0.09 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.09 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3483.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.21    0.99    1.43 ^ cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.43   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.23    1.97   library recovery time
                                  1.97   data required time
-----------------------------------------------------------------------------
                                  1.97   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.74    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   26.92    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   37.00    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   40.04    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   55.27    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.33 ^ _18242_/A (BUF_X2)
    10   17.76    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.38 ^ _18263_/A (BUF_X2)
    10   31.18    0.04    0.06    0.44 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.44 ^ _18344_/A (BUF_X2)
    10   30.92    0.04    0.06    0.50 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.04    0.01    0.51 ^ _18468_/S (MUX2_X1)
     1    1.60    0.01    0.06    0.57 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.57 v _18469_/B (MUX2_X1)
     1    1.62    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    1.61    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   34.54    0.16    0.18    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   17.33    0.04    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.98 ^ _20998_/A (BUF_X1)
    10   22.86    0.05    0.08    1.06 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.06 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    4.43    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    4.55    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.46    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    3.99    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.11    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    2.07    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    5.51    0.01    0.03    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.48    0.02    0.05    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.71    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.66    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.08    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.19    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.76    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.13    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.51    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    3.44    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    8.53    0.02    0.06    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    5.75    0.02    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   10.24    0.07    0.09    2.41 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.41 ^ _25172_/A (BUF_X2)
    10   19.70    0.02    0.05    2.46 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.02    0.00    2.46 ^ _25501_/B2 (OAI21_X1)
     1    1.51    0.01    0.02    2.48 v _25501_/ZN (OAI21_X1)
                                         _02162_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3483.99    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.21    0.99    1.43 ^ cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.43   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[10]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.23    1.97   library recovery time
                                  1.97   data required time
-----------------------------------------------------------------------------
                                  1.97   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.74    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   26.92    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   37.00    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   40.04    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   55.27    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.33 ^ _18242_/A (BUF_X2)
    10   17.76    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.38 ^ _18263_/A (BUF_X2)
    10   31.18    0.04    0.06    0.44 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.44 ^ _18344_/A (BUF_X2)
    10   30.92    0.04    0.06    0.50 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.04    0.01    0.51 ^ _18468_/S (MUX2_X1)
     1    1.60    0.01    0.06    0.57 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.57 v _18469_/B (MUX2_X1)
     1    1.62    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    1.61    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   34.54    0.16    0.18    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   17.33    0.04    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.98 ^ _20998_/A (BUF_X1)
    10   22.86    0.05    0.08    1.06 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.06 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    4.43    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    4.55    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.46    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    3.99    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.11    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    2.07    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    5.51    0.01    0.03    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.48    0.02    0.05    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.71    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.66    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.08    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.19    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.76    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.13    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.51    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    3.44    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    8.53    0.02    0.06    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    5.75    0.02    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   10.24    0.07    0.09    2.41 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.41 ^ _25172_/A (BUF_X2)
    10   19.70    0.02    0.05    2.46 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.02    0.00    2.46 ^ _25501_/B2 (OAI21_X1)
     1    1.51    0.01    0.02    2.48 v _25501_/ZN (OAI21_X1)
                                         _02162_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.08 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   27.39  -16.92 (VIOLATED)
_27512_/ZN                             23.23   37.06  -13.83 (VIOLATED)
_22176_/ZN                             23.23   36.71  -13.48 (VIOLATED)
_22073_/ZN                             23.23   36.58  -13.35 (VIOLATED)
_22344_/ZN                             23.23   36.56  -13.33 (VIOLATED)
_22217_/ZN                             23.23   36.26  -13.03 (VIOLATED)
_22089_/ZN                             23.23   36.06  -12.83 (VIOLATED)
_17048_/Z                              25.33   37.75  -12.42 (VIOLATED)
_22284_/ZN                             23.23   35.34  -12.11 (VIOLATED)
_27504_/ZN                             23.23   34.53  -11.30 (VIOLATED)
_22052_/ZN                             23.23   33.90  -10.67 (VIOLATED)
_24776_/ZN                             16.02   26.54  -10.51 (VIOLATED)
_22133_/ZN                             23.23   33.13   -9.90 (VIOLATED)
_18471_/ZN                             25.33   34.54   -9.21 (VIOLATED)
_18358_/ZN                             25.33   34.50   -9.17 (VIOLATED)
_20890_/ZN                             16.02   25.04   -9.02 (VIOLATED)
_27522_/ZN                             23.23   32.19   -8.96 (VIOLATED)
_20328_/ZN                             16.02   24.75   -8.73 (VIOLATED)
_18303_/ZN                             25.33   34.05   -8.72 (VIOLATED)
_22363_/ZN                             26.05   34.56   -8.51 (VIOLATED)
_19924_/ZN                             25.33   33.78   -8.45 (VIOLATED)
_22911_/ZN                             10.47   18.74   -8.27 (VIOLATED)
_19731_/ZN                             26.02   33.28   -7.26 (VIOLATED)
_25831_/ZN                             10.47   17.70   -7.23 (VIOLATED)
_19183_/ZN                             26.70   33.59   -6.89 (VIOLATED)
_18977_/ZN                             26.02   32.58   -6.56 (VIOLATED)
_19370_/ZN                             26.02   32.20   -6.19 (VIOLATED)
_20319_/Z                              25.33   31.49   -6.16 (VIOLATED)
_19553_/ZN                             26.02   32.06   -6.05 (VIOLATED)
_20318_/Z                              25.33   31.29   -5.96 (VIOLATED)
_19863_/ZN                             25.33   31.29   -5.96 (VIOLATED)
_23322_/ZN                             10.47   16.20   -5.73 (VIOLATED)
_17534_/ZN                             13.81   19.15   -5.34 (VIOLATED)
_22301_/ZN                             10.47   15.72   -5.25 (VIOLATED)
_18429_/ZN                             26.02   31.22   -5.20 (VIOLATED)
_20147_/ZN                             10.47   15.40   -4.93 (VIOLATED)
_18028_/ZN                             26.02   30.93   -4.91 (VIOLATED)
_18225_/ZN                             26.02   30.86   -4.85 (VIOLATED)
_18215_/ZN                             26.02   30.72   -4.71 (VIOLATED)
_22360_/ZN                             10.47   14.47   -3.99 (VIOLATED)
_18417_/ZN                             26.02   29.38   -3.36 (VIOLATED)
_19965_/ZN                             25.33   28.66   -3.33 (VIOLATED)
_19781_/ZN                             25.33   28.64   -3.31 (VIOLATED)
_27336_/ZN                             25.33   28.61   -3.28 (VIOLATED)
_19681_/ZN                             25.33   28.20   -2.87 (VIOLATED)
_22868_/ZN                             10.47   13.19   -2.72 (VIOLATED)
_18055_/ZN                             28.99   31.43   -2.44 (VIOLATED)
_20352_/ZN                             16.02   18.41   -2.39 (VIOLATED)
_17229_/ZN                             16.02   18.41   -2.39 (VIOLATED)
_22831_/ZN                             10.47   12.54   -2.07 (VIOLATED)
_17872_/ZN                             25.33   27.35   -2.02 (VIOLATED)
_23367_/ZN                             16.02   17.86   -1.84 (VIOLATED)
_23513_/ZN                             13.81   15.60   -1.79 (VIOLATED)
_18615_/ZN                             28.99   30.76   -1.77 (VIOLATED)
_21844_/ZN                             10.47   12.10   -1.62 (VIOLATED)
_18603_/ZN                             26.02   27.37   -1.35 (VIOLATED)
_20148_/ZN                             10.47   11.38   -0.91 (VIOLATED)
_17917_/ZN                             25.33   26.19   -0.86 (VIOLATED)
_19384_/ZN                             26.70   27.48   -0.78 (VIOLATED)
_19421_/ZN                             25.33   25.87   -0.54 (VIOLATED)
_21836_/ZN                             10.47   10.98   -0.51 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.07666981220245361

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3862

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.918880462646484

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.6157

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 1

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 61

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1137

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.17 ^ _16525_/Z (BUF_X4)
   0.07    0.24 ^ _16526_/Z (BUF_X2)
   0.09    0.33 ^ _16527_/Z (BUF_X2)
   0.05    0.38 ^ _18242_/Z (BUF_X2)
   0.06    0.44 ^ _18263_/Z (BUF_X2)
   0.06    0.50 ^ _18344_/Z (BUF_X2)
   0.07    0.57 v _18468_/Z (MUX2_X1)
   0.06    0.63 v _18469_/Z (MUX2_X1)
   0.06    0.69 v _18470_/Z (MUX2_X1)
   0.18    0.87 ^ _18471_/ZN (AOI21_X1)
   0.11    0.98 ^ _20600_/Z (MUX2_X1)
   0.08    1.06 ^ _20998_/Z (BUF_X1)
   0.03    1.09 v _21067_/ZN (NAND2_X1)
   0.13    1.22 ^ _30197_/S (FA_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.53 v _30207_/S (FA_X1)
   0.12    1.65 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.03    1.76 ^ _21502_/ZN (INV_X1)
   0.05    1.81 ^ _30538_/S (HA_X1)
   0.04    1.86 ^ _23588_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.95 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.05    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.18 ^ _23969_/ZN (AOI221_X2)
   0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.29 ^ _23971_/Z (MUX2_X1)
   0.03    2.32 v _23972_/ZN (AOI221_X2)
   0.09    2.41 ^ _23981_/ZN (NOR4_X2)
   0.05    2.46 ^ _25172_/Z (BUF_X2)
   0.02    2.48 v _25501_/ZN (OAI21_X1)
   0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/D (DFFR_X1)
           2.48   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.48   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.09 v _20134_/ZN (NOR3_X1)
   0.00    0.09 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4838

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3255

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.104920

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.5%
Combinational          2.98e-02   3.42e-02   4.29e-04   6.44e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.60e-02   5.85e-04   7.76e-02 100.0%
                          52.9%      46.4%       0.8%
