{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578901386471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578901386472 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_D8M_RTL EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_D8M_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578901386991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578901387074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578901387074 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578901387170 ""}  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578901387170 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578901387171 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578901387171 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578901387171 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578901387173 ""}  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578901387173 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0\|altsyncram_vup1:auto_generated\|ram_block1a0 " "Atom \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0\|altsyncram_vup1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1578901387209 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem0:u_00|altsyncram:mem_rtl_0|altsyncram_vup1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1578901387209 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578901389003 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578901389022 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578901390467 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578901390467 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578901390689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578901390689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578901390689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578901390689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578901390689 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578901390689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578901390726 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578901408548 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 231 " "No exact pin location assignment(s) for 15 pins of 231 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1578901412750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1578901420978 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ej1 " "Entity dcfifo_0ej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jej1 " "Entity dcfifo_jej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578901421086 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578901421086 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_D8M_RTL.sdc " "Reading SDC File: 'DE2_115_D8M_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578901422052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_D8M_RTL.sdc 25 Time value \"60 Hz\" is not valid " "Ignored create_clock at DE2_115_D8M_RTL.sdc(25): Time value \"60 Hz\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"60 Hz\"  -name  VGA_VS \[get_ports VGA_VS\] " "create_clock -period \"60 Hz\"  -name  VGA_VS \[get_ports VGA_VS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578901422053 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_D8M_RTL.sdc 25 Option -period: Invalid clock period " "Ignored create_clock at DE2_115_D8M_RTL.sdc(25): Option -period: Invalid clock period" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_D8M_RTL.sdc 35 VGA_CLK clock " "Ignored filter at DE2_115_D8M_RTL.sdc(35): VGA_CLK could not be matched with a clock" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578901422053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 35 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(35): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_R\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_R\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578901422053 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 36 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(36): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_G\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_G\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578901422053 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 37 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_B\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_B\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578901422054 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_D8M_RTL.sdc 38 VGA_DE port " "Ignored filter at DE2_115_D8M_RTL.sdc(38): VGA_DE could not be matched with a port" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578901422054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 38 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_DE\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_DE\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578901422054 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 38 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(38): Argument -clock is not an object ID" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 39 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(39): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_VS\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_VS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578901422054 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 40 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(40): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_HS\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_HS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578901422055 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578901422055 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578901422334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578901422334 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578901422334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578901422334 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578901422334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578901422334 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578901422334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578901422334 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578901422334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578901422334 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|V_Cont\[0\] " "Node: VGA_Controller:u1\|V_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|V_Cont\[0\] " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|V_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578901422335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578901422335 "|DE2_115_D8M_RTL|VGA_Controller:u1|V_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578901422335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578901422335 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578901423562 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1578901423562 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK2_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK3_50 (Rise) CLOCK3_50 (Rise) setup and hold " "From CLOCK3_50 (Rise) to CLOCK3_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK2_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578901423562 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1578901423562 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578901423565 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578901423567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578901423567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578901423567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578901423567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578901423567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578901423567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578901423567 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "66666.666       VGA_HS " "66666.666       VGA_HS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578901423567 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578901423567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431017 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431017 ""}  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK3_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK3_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431017 ""}  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431017 ""}  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431017 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431017 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431018 ""}  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431018 ""}  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 194749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431018 ""}  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DELAY:del1\|l7  " "Automatically promoted node CLOCK_DELAY:del1\|l7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431018 ""}  } { { "V/CLOCK_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431018 ""}  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431018 ""}  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:u1\|oVGA_V_SYNC~0  " "Automatically promoted node VGA_Controller:u1\|oVGA_V_SYNC~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\|rDVAL " "Destination node RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\|rDVAL" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 13 0 0 } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\|rDVAL" } } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~2 " "Destination node RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~2" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Destination node FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS~0 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS~0" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 84359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|always0~0 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|always0~0" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 86850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|always0~1 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|always0~1" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 86851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|Selector2~0 " "Destination node mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|Selector2~0" {  } { { "../cam2cnn.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 93003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~128 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~128" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~129 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~129" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~130 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~130" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1578901431018 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431018 ""}  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS  " "Automatically promoted node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|rVS " "Destination node FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|rVS" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|always0~0 " "Destination node FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|always0~0" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 83035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|V_CNT\[6\]~48 " "Destination node FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|V_CNT\[6\]~48" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 83036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Destination node FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|ST\[5\]~3 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|ST\[5\]~3" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 92617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|Selector6~5 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|Selector6~5" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 92648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~2 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~2" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~3 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~3" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|ACTIV_V~0 " "Destination node FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|ACTIV_V~0" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 95699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431019 ""}  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C  " "Automatically promoted node FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[7\]~0 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[7\]~0" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[6\]~1 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[6\]~1" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[5\]~2 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[5\]~2" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[5\]~0 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[5\]~0" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[4\]~3 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[4\]~3" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[4\]~1 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[4\]~1" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[3\]~2 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[3\]~2" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 60008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[2\]~3 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[2\]~3" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 60649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[1\]~4 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[1\]~4" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 61244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[0\]~5 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[0\]~5" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 61725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1578901431019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431019 ""}  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:u2\|oRST_2  " "Automatically promoted node RESET_DELAY:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY:u2\|oRST_2~2 " "Destination node RESET_DELAY:u2\|oRST_2~2" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 80180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431019 ""}  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 198181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 198208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 195426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431020 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 196717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:u2\|oRST_0  " "Automatically promoted node RESET_DELAY:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|always3~0 " "Destination node Sdram_Control:u7\|always3~0" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY:u2\|oRST_0~1 " "Destination node RESET_DELAY:u2\|oRST_0~1" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 83080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431020 ""}  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:u2\|oRST_1  " "Automatically promoted node RESET_DELAY:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|always3~0 " "Destination node Sdram_Control:u7\|always3~0" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY:u2\|oRST_1~0 " "Destination node RESET_DELAY:u2\|oRST_1~0" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431020 ""}  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CAMERA_I2C_SCL~3 " "Destination node CAMERA_I2C_SCL~3" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_SDA~1 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_SDA~1" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|WORD_DATA\[7\]~1 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|WORD_DATA\[7\]~1" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 87089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431020 ""}  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_RELEASE  " "Automatically promoted node I2C_RELEASE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431020 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CAMERA_I2C_SCL~4 " "Destination node CAMERA_I2C_SCL~4" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431020 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431020 ""}  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY  " "Automatically promoted node FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578901431021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CAMERA_I2C_SCL~2 " "Destination node CAMERA_I2C_SCL~2" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_SDA~0 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_SDA~0" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY~0 " "Destination node FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY~0" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 83137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[7\]~5 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[7\]~5" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 87098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~2 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~2" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578901431021 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578901431021 ""}  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578901431021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578901441058 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578901441232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578901441240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578901441482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578901441804 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578901442146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578901450772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3184 Embedded multiplier block " "Packed 3184 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578901450925 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4608 Embedded multiplier output " "Packed 4608 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578901450925 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578901450925 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 1 6 8 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 1 input, 6 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1578901451834 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1578901451834 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1578901451834 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 41 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578901451837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578901451837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 70 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578901451837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 55 16 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 55 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578901451837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578901451837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 49 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578901451837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 42 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578901451837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578901451837 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1578901451837 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1578901451837 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 198 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 48 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1578901452748 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 0 " "PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 driven by CLOCK3_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK3_50~inputclkctrl " "Input port INCLK\[0\] of node \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" is driven by CLOCK3_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK3_50~inputclkctrl" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 10 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1578901452759 ""}  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1578901452759 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 clk\[0\] MIPI_REFCLK~output " "PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"MIPI_REFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 79 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1578901452760 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:20 " "Fitter preparation operations ending: elapsed time is 00:01:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578901469483 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1578901469629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578901480413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578901517694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578901518667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578901935731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:58 " "Fitter placement operations ending: elapsed time is 00:06:58" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578901935731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578901949119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Router estimated average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "73 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578902034469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578902034469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578902134281 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1578902134281 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578902134281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:58 " "Fitter routing operations ending: elapsed time is 00:02:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578902134288 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 106.55 " "Total time spent on timing analysis during the Fitter is 106.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578902137707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578902138670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578902147555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578902147620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578902155860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:40 " "Fitter post-fit operations ending: elapsed time is 00:00:40" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578902177101 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "83 Cyclone IV E " "83 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH15 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL F3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL D28 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL M1 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AD8 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AD8" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AC10 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AC10" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL Y14 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL Y10 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL H13 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SCL 3.3-V LVTTL AG22 " "Pin CAMERA_I2C_SCL uses I/O standard 3.3-V LVTTL at AG22" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SDA 3.3-V LVTTL AE24 " "Pin CAMERA_I2C_SDA uses I/O standard 3.3-V LVTTL at AE24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CAMERA_I2C_SDA } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SCL 3.3-V LVTTL AE20 " "Pin MIPI_I2C_SCL uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SDA 3.3-V LVTTL AG23 " "Pin MIPI_I2C_SDA uses I/O standard 3.3-V LVTTL at AG23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_VS 3.3-V LVTTL AF22 " "Pin MIPI_PIXEL_VS uses I/O standard 3.3-V LVTTL at AF22" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_VS } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_HS 3.3-V LVTTL AG25 " "Pin MIPI_PIXEL_HS uses I/O standard 3.3-V LVTTL at AG25" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_HS } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[0\] 3.3-V LVTTL Y17 " "Pin MIPI_PIXEL_D\[0\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[0] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[1\] 3.3-V LVTTL AC21 " "Pin MIPI_PIXEL_D\[1\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[1] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[2\] 3.3-V LVTTL Y16 " "Pin MIPI_PIXEL_D\[2\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[2] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[3\] 3.3-V LVTTL AD21 " "Pin MIPI_PIXEL_D\[3\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[3] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[4\] 3.3-V LVTTL AE16 " "Pin MIPI_PIXEL_D\[4\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[4] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[5\] 3.3-V LVTTL AD15 " "Pin MIPI_PIXEL_D\[5\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[5] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[6\] 3.3-V LVTTL AE15 " "Pin MIPI_PIXEL_D\[6\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[6] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[7\] 3.3-V LVTTL AC19 " "Pin MIPI_PIXEL_D\[7\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[7] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[8\] 3.3-V LVTTL AF16 " "Pin MIPI_PIXEL_D\[8\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[8] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[9\] 3.3-V LVTTL AD19 " "Pin MIPI_PIXEL_D\[9\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[9] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_CLK 3.3-V LVTTL AC15 " "Pin MIPI_PIXEL_CLK uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_CLK } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578902199755 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1578902199755 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SCL a permanently enabled " "Pin CAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578902199762 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1578902199762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.fit.smsg " "Generated suppressed messages file /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578902205865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2511 " "Peak virtual memory: 2511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578902221208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 01:57:01 2020 " "Processing ended: Mon Jan 13 01:57:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578902221208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:57 " "Elapsed time: 00:13:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578902221208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:20:52 " "Total CPU time (on all processors): 00:20:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578902221208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578902221208 ""}
