

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1'
================================================================
* Date:           Thu Dec 29 13:25:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       44|  0.370 us|  0.440 us|   37|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_p1_fu_155          |read_p1   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_read_p2_fu_162          |read_p2   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_169         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln180_write_p3_fu_180  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |call_ln181_write_p4_fu_188  |write_p4  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MONTMUL_LOOP1  |       35|       42|         8|          7|          1|  5 ~ 6|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        4|       22|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      204|    -|
|Register             |        -|     -|    49182|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    49186|      288|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        5|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+----+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------+---------+----+---+----+-----+
    |grp_read_p1_fu_155          |read_p1   |        0|   0|  2|   2|    0|
    |grp_read_p2_fu_162          |read_p2   |        0|   0|  2|   2|    0|
    |call_ln180_write_p3_fu_180  |write_p3  |        0|   0|  0|   9|    0|
    |call_ln181_write_p4_fu_188  |write_p4  |        0|   0|  0|   9|    0|
    +----------------------------+----------+---------+----+---+----+-----+
    |Total                       |          |        0|   0|  4|  22|    0|
    +----------------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln178_fu_243_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln180_fu_269_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln181_fu_287_p2   |         +|   0|  0|  14|           7|           7|
    |i_55_fu_229_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln175_fu_223_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  62|          28|          27|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  43|          8|     1|          8|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i           |   9|          2|     3|          6|
    |i_38_fu_82                   |   9|          2|     3|          6|
    |this_0_address0              |  26|          5|     8|         40|
    |this_0_ce0                   |  26|          5|     1|          5|
    |this_0_d0                    |  14|          3|  8192|      24576|
    |this_0_we0                   |  14|          3|  1024|       3072|
    |this_1_5_fu_86               |   9|          2|  8192|      16384|
    |this_3_5_fu_94               |   9|          2|  8192|      16384|
    |this_4_5_fu_90               |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 204|         42| 33812|      76873|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |addr2_cast_cast_cast_reg_348             |     6|   0|     7|          1|
    |ap_CS_fsm                                |     7|   0|     7|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |call_ln180_write_p3_fu_180_ap_start_reg  |     1|   0|     1|          0|
    |call_ln181_write_p4_fu_188_ap_start_reg  |     1|   0|     1|          0|
    |call_ret2_reg_362                        |  8192|   0|  8192|          0|
    |grp_read_p1_fu_155_ap_start_reg          |     1|   0|     1|          0|
    |grp_read_p2_fu_162_ap_start_reg          |     1|   0|     1|          0|
    |i_38_fu_82                               |     3|   0|     3|          0|
    |i_reg_353                                |     3|   0|     3|          0|
    |icmp_ln175_reg_358                       |     1|   0|     1|          0|
    |this_1_5_fu_86                           |  8192|   0|  8192|          0|
    |this_3_5_fu_94                           |  8192|   0|  8192|          0|
    |this_3_ret3_reg_374                      |  8192|   0|  8192|          0|
    |this_4_5_fu_90                           |  8192|   0|  8192|          0|
    |this_4_ret3_reg_380                      |  8192|   0|  8192|          0|
    |zext_ln178_reg_368                       |     3|   0|     7|          4|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 49182|   0| 49187|          5|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+--------------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+--------------------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2908_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MONTMUL_LOOP1|  return value|
|p_read2                         |   in|  8192|     ap_none|                               p_read2|        scalar|
|p_read3                         |   in|  8192|     ap_none|                               p_read3|        scalar|
|p_read                          |   in|  8192|     ap_none|                                p_read|        scalar|
|itr_cast                        |   in|     3|     ap_none|                              itr_cast|        scalar|
|this_0_address0                 |  out|     8|   ap_memory|                                this_0|         array|
|this_0_ce0                      |  out|     1|   ap_memory|                                this_0|         array|
|this_0_we0                      |  out|  1024|   ap_memory|                                this_0|         array|
|this_0_d0                       |  out|  8192|   ap_memory|                                this_0|         array|
|this_0_q0                       |   in|  8192|   ap_memory|                                this_0|         array|
|addr1                           |   in|     8|     ap_none|                                 addr1|        scalar|
|addr2_cast_cast                 |   in|     6|     ap_none|                       addr2_cast_cast|        scalar|
|this_3_5_out                    |  out|  8192|      ap_vld|                          this_3_5_out|       pointer|
|this_3_5_out_ap_vld             |  out|     1|      ap_vld|                          this_3_5_out|       pointer|
|this_4_5_out                    |  out|  8192|      ap_vld|                          this_4_5_out|       pointer|
|this_4_5_out_ap_vld             |  out|     1|      ap_vld|                          this_4_5_out|       pointer|
|this_1_5_out                    |  out|  8192|      ap_vld|                          this_1_5_out|       pointer|
|this_1_5_out_ap_vld             |  out|     1|      ap_vld|                          this_1_5_out|       pointer|
+--------------------------------+-----+------+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 7, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_38 = alloca i32 1"   --->   Operation 11 'alloca' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_1_5 = alloca i32 1"   --->   Operation 12 'alloca' 'this_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%this_4_5 = alloca i32 1"   --->   Operation 13 'alloca' 'this_4_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%this_3_5 = alloca i32 1"   --->   Operation 14 'alloca' 'this_3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast"   --->   Operation 16 'read' 'addr2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 17 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 18 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_14 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 19 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read33 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 20 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read22 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 21 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read"   --->   Operation 22 'zext' 'addr2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read22, i8192 %this_3_5"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read33, i8192 %this_4_5"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_14, i8192 %this_1_5"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_38"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc81"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i3 %i_38" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.56ns)   --->   "%icmp_ln175 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 31 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%i_55 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 33 'add' 'i_55' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %for.inc81.split, void %for.end83.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 34 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln175 = store i3 %i_55, i3 %i_38" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 35 'store' 'store_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.46>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%this_1_5_load = load i8192 %this_1_5"   --->   Operation 60 'load' 'this_1_5_load' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%this_4_5_load = load i8192 %this_4_5"   --->   Operation 61 'load' 'this_4_5_load' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%this_3_5_load = load i8192 %this_3_5"   --->   Operation 62 'load' 'this_3_5_load' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_5_out, i8192 %this_3_5_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_5_out, i8192 %this_4_5_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_5_out, i8192 %this_1_5_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 36 [2/2] (1.29ns)   --->   "%call_ret2 = call i8192 @read_p1, i8192 %this_0, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:177]   --->   Operation 36 'call' 'call_ret2' <Predicate = (!icmp_ln175)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 37 [1/2] (1.29ns)   --->   "%call_ret2 = call i8192 @read_p1, i8192 %this_0, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:177]   --->   Operation 37 'call' 'call_ret2' <Predicate = (!icmp_ln175)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:178]   --->   Operation 38 'zext' 'zext_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.84ns)   --->   "%add_ln178 = add i7 %zext_ln178, i7 %addr2_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:178]   --->   Operation 39 'add' 'add_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i7 %add_ln178" [HLS_Final_vitis_src/dpu.cpp:178]   --->   Operation 40 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (1.29ns)   --->   "%call_ret3 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln178_1" [HLS_Final_vitis_src/dpu.cpp:178]   --->   Operation 41 'call' 'call_ret3' <Predicate = (!icmp_ln175)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%this_4_5_load_1 = load i8192 %this_4_5" [HLS_Final_vitis_src/dpu.cpp:179]   --->   Operation 42 'load' 'this_4_5_load_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%this_3_5_load_1 = load i8192 %this_3_5" [HLS_Final_vitis_src/dpu.cpp:179]   --->   Operation 43 'load' 'this_3_5_load_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (1.29ns)   --->   "%call_ret3 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln178_1" [HLS_Final_vitis_src/dpu.cpp:178]   --->   Operation 44 'call' 'call_ret3' <Predicate = (!icmp_ln175)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [2/2] (5.82ns)   --->   "%call_ret10 = call i16384 @dpu_unit, i8192 %call_ret2, i8192 %call_ret3, i8192 %this_3_5_load_1, i8192 %this_4_5_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:179]   --->   Operation 45 'call' 'call_ret10' <Predicate = (!icmp_ln175)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 46 [1/2] (6.91ns)   --->   "%call_ret10 = call i16384 @dpu_unit, i8192 %call_ret2, i8192 %call_ret3, i8192 %this_3_5_load_1, i8192 %this_4_5_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:179]   --->   Operation 46 'call' 'call_ret10' <Predicate = (!icmp_ln175)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%this_3_ret3 = extractvalue i16384 %call_ret10" [HLS_Final_vitis_src/dpu.cpp:179]   --->   Operation 47 'extractvalue' 'this_3_ret3' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%this_4_ret3 = extractvalue i16384 %call_ret10" [HLS_Final_vitis_src/dpu.cpp:179]   --->   Operation 48 'extractvalue' 'this_4_ret3' <Predicate = (!icmp_ln175)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 49 [1/1] (0.85ns)   --->   "%add_ln180 = add i7 %zext_ln178, i7 76" [HLS_Final_vitis_src/dpu.cpp:180]   --->   Operation 49 'add' 'add_ln180' <Predicate = (!icmp_ln175)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %add_ln180" [HLS_Final_vitis_src/dpu.cpp:180]   --->   Operation 50 'zext' 'zext_ln180' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.29ns)   --->   "%call_ln180 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret3, i8 %zext_ln180" [HLS_Final_vitis_src/dpu.cpp:180]   --->   Operation 51 'call' 'call_ln180' <Predicate = (!icmp_ln175)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln175 = store i8192 %this_3_ret3, i8192 %this_3_5" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 52 'store' 'store_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.46>
ST_7 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln175 = store i8192 %this_4_ret3, i8192 %this_4_5" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 53 'store' 'store_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.46>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 54 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.85ns)   --->   "%add_ln181 = add i7 %zext_ln178, i7 82" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 55 'add' 'add_ln181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i7 %add_ln181" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 56 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (1.29ns)   --->   "%call_ln181 = call void @write_p4, i8192 %this_0, i8192 %this_4_ret3, i8 %zext_ln181" [HLS_Final_vitis_src/dpu.cpp:181]   --->   Operation 57 'call' 'call_ln181' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln175 = store i8192 %call_ret2, i8192 %this_1_5" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 58 'store' 'store_ln175' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.inc81" [HLS_Final_vitis_src/dpu.cpp:175]   --->   Operation 59 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr2_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_3_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_4_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_1_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_38                       (alloca                ) [ 010000000]
this_1_5                   (alloca                ) [ 011111111]
this_4_5                   (alloca                ) [ 011111110]
this_3_5                   (alloca                ) [ 011111110]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000]
addr2_cast_cast_read       (read                  ) [ 000000000]
addr1_read                 (read                  ) [ 001000000]
itr_cast_read              (read                  ) [ 000000000]
p_read_14                  (read                  ) [ 000000000]
p_read33                   (read                  ) [ 000000000]
p_read22                   (read                  ) [ 000000000]
addr2_cast_cast_cast       (zext                  ) [ 001110000]
specmemcore_ln0            (specmemcore           ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
br_ln0                     (br                    ) [ 000000000]
i                          (load                  ) [ 001110000]
specpipeline_ln0           (specpipeline          ) [ 000000000]
icmp_ln175                 (icmp                  ) [ 011111110]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000000]
i_55                       (add                   ) [ 000000000]
br_ln175                   (br                    ) [ 000000000]
store_ln175                (store                 ) [ 000000000]
call_ret2                  (call                  ) [ 010011111]
zext_ln178                 (zext                  ) [ 010001111]
add_ln178                  (add                   ) [ 000000000]
zext_ln178_1               (zext                  ) [ 000000000]
this_4_5_load_1            (load                  ) [ 000000000]
this_3_5_load_1            (load                  ) [ 000000000]
call_ret3                  (call                  ) [ 000000000]
call_ret10                 (call                  ) [ 000000000]
this_3_ret3                (extractvalue          ) [ 000000010]
this_4_ret3                (extractvalue          ) [ 010000011]
add_ln180                  (add                   ) [ 000000000]
zext_ln180                 (zext                  ) [ 000000000]
call_ln180                 (call                  ) [ 000000000]
store_ln175                (store                 ) [ 000000000]
store_ln175                (store                 ) [ 000000000]
specloopname_ln175         (specloopname          ) [ 000000000]
add_ln181                  (add                   ) [ 000000000]
zext_ln181                 (zext                  ) [ 000000000]
call_ln181                 (call                  ) [ 000000000]
store_ln175                (store                 ) [ 000000000]
br_ln175                   (br                    ) [ 000000000]
this_1_5_load              (load                  ) [ 000000000]
this_4_5_load              (load                  ) [ 000000000]
this_3_5_load              (load                  ) [ 000000000]
write_ln0                  (write                 ) [ 000000000]
write_ln0                  (write                 ) [ 000000000]
write_ln0                  (write                 ) [ 000000000]
ret_ln0                    (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="addr2_cast_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr2_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_3_5_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_5_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_4_5_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_5_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_1_5_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_5_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_38_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_38/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_1_5_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_1_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_4_5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_4_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_3_5_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_3_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="addr2_cast_cast_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr2_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="addr1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="itr_cast_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_14_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8192" slack="0"/>
<pin id="118" dir="0" index="1" bw="8192" slack="0"/>
<pin id="119" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read33_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8192" slack="0"/>
<pin id="124" dir="0" index="1" bw="8192" slack="0"/>
<pin id="125" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read22_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8192" slack="0"/>
<pin id="130" dir="0" index="1" bw="8192" slack="0"/>
<pin id="131" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8192" slack="0"/>
<pin id="137" dir="0" index="2" bw="8192" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="8192" slack="0"/>
<pin id="144" dir="0" index="2" bw="8192" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8192" slack="0"/>
<pin id="151" dir="0" index="2" bw="8192" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_read_p1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8192" slack="0"/>
<pin id="157" dir="0" index="1" bw="8192" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="1"/>
<pin id="159" dir="1" index="3" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_read_p2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8192" slack="0"/>
<pin id="164" dir="0" index="1" bw="8192" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_dpu_unit_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16384" slack="0"/>
<pin id="171" dir="0" index="1" bw="8192" slack="2"/>
<pin id="172" dir="0" index="2" bw="8192" slack="0"/>
<pin id="173" dir="0" index="3" bw="8192" slack="0"/>
<pin id="174" dir="0" index="4" bw="8192" slack="0"/>
<pin id="175" dir="0" index="5" bw="3" slack="0"/>
<pin id="176" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret10/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="call_ln180_write_p3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8192" slack="0"/>
<pin id="183" dir="0" index="2" bw="8192" slack="1"/>
<pin id="184" dir="0" index="3" bw="7" slack="0"/>
<pin id="185" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln180/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="call_ln181_write_p4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8192" slack="0"/>
<pin id="191" dir="0" index="2" bw="8192" slack="2"/>
<pin id="192" dir="0" index="3" bw="7" slack="0"/>
<pin id="193" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln181/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="addr2_cast_cast_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr2_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8192" slack="0"/>
<pin id="202" dir="0" index="1" bw="8192" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8192" slack="0"/>
<pin id="207" dir="0" index="1" bw="8192" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8192" slack="0"/>
<pin id="212" dir="0" index="1" bw="8192" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln175_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_55_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_55/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln175_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln178_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="3"/>
<pin id="242" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln178_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="3"/>
<pin id="246" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln178_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="this_4_5_load_1_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8192" slack="4"/>
<pin id="255" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_5_load_1/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="this_3_5_load_1_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8192" slack="4"/>
<pin id="259" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_5_load_1/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="this_3_ret3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16384" slack="0"/>
<pin id="263" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret3/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="this_4_ret3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16384" slack="0"/>
<pin id="267" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret3/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln180_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="3"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln180_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln175_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8192" slack="1"/>
<pin id="281" dir="0" index="1" bw="8192" slack="6"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln175_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8192" slack="1"/>
<pin id="285" dir="0" index="1" bw="8192" slack="6"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln181_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="4"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/8 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln181_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln175_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8192" slack="5"/>
<pin id="299" dir="0" index="1" bw="8192" slack="7"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="this_1_5_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8192" slack="0"/>
<pin id="303" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_5_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="this_4_5_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8192" slack="0"/>
<pin id="307" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_5_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="this_3_5_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8192" slack="0"/>
<pin id="311" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_5_load/1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_38_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="320" class="1005" name="this_1_5_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8192" slack="0"/>
<pin id="322" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_1_5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="this_4_5_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8192" slack="0"/>
<pin id="329" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_4_5 "/>
</bind>
</comp>

<comp id="335" class="1005" name="this_3_5_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8192" slack="0"/>
<pin id="337" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_3_5 "/>
</bind>
</comp>

<comp id="343" class="1005" name="addr1_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="addr1_read "/>
</bind>
</comp>

<comp id="348" class="1005" name="addr2_cast_cast_cast_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="3"/>
<pin id="350" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="addr2_cast_cast_cast "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="3"/>
<pin id="355" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln175_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="362" class="1005" name="call_ret2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8192" slack="2"/>
<pin id="364" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="call_ret2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="zext_ln178_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="3"/>
<pin id="370" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln178 "/>
</bind>
</comp>

<comp id="374" class="1005" name="this_3_ret3_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8192" slack="1"/>
<pin id="376" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="this_4_ret3_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8192" slack="1"/>
<pin id="382" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="177"><net_src comp="64" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="169" pin=5"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="98" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="128" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="122" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="116" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="110" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="169" pin=3"/></net>

<net id="264"><net_src comp="169" pin="6"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="169" pin="6"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="291"><net_src comp="76" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="316"><net_src comp="82" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="323"><net_src comp="86" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="330"><net_src comp="90" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="338"><net_src comp="94" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="346"><net_src comp="104" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="351"><net_src comp="196" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="356"><net_src comp="220" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="361"><net_src comp="223" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="155" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="371"><net_src comp="240" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="377"><net_src comp="261" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="383"><net_src comp="265" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="188" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {7 8 }
	Port: this_3_5_out | {1 }
	Port: this_4_5_out | {1 }
	Port: this_1_5_out | {1 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : p_read2 | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : p_read3 | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : p_read | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : this_0 | {2 3 4 5 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 : addr2_cast_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln175 : 2
		i_55 : 2
		br_ln175 : 3
		store_ln175 : 3
		this_1_5_load : 1
		this_4_5_load : 1
		this_3_5_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
	State 3
	State 4
		add_ln178 : 1
		zext_ln178_1 : 2
		call_ret3 : 3
	State 5
		call_ret10 : 1
	State 6
		this_3_ret3 : 1
		this_4_ret3 : 1
	State 7
		zext_ln180 : 1
		call_ln180 : 2
	State 8
		zext_ln181 : 1
		call_ln181 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        grp_read_p1_fu_155       |    0    |   0.46  |    8    |    9    |
|          |        grp_read_p2_fu_162       |    0    |   0.46  |    8    |    9    |
|   call   |       grp_dpu_unit_fu_169       |   768   |    0    |  57349  |  118398 |
|          |    call_ln180_write_p3_fu_180   |    0    |    0    |    0    |    0    |
|          |    call_ln181_write_p4_fu_188   |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           i_55_fu_229           |    0    |    0    |    0    |    10   |
|    add   |         add_ln178_fu_243        |    0    |    0    |    0    |    13   |
|          |         add_ln180_fu_269        |    0    |    0    |    0    |    14   |
|          |         add_ln181_fu_287        |    0    |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln175_fu_223        |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|          | addr2_cast_cast_read_read_fu_98 |    0    |    0    |    0    |    0    |
|          |      addr1_read_read_fu_104     |    0    |    0    |    0    |    0    |
|   read   |    itr_cast_read_read_fu_110    |    0    |    0    |    0    |    0    |
|          |      p_read_14_read_fu_116      |    0    |    0    |    0    |    0    |
|          |       p_read33_read_fu_122      |    0    |    0    |    0    |    0    |
|          |       p_read22_read_fu_128      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |      write_ln0_write_fu_134     |    0    |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_141     |    0    |    0    |    0    |    0    |
|          |      write_ln0_write_fu_148     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |   addr2_cast_cast_cast_fu_196   |    0    |    0    |    0    |    0    |
|          |        zext_ln178_fu_240        |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln178_1_fu_248       |    0    |    0    |    0    |    0    |
|          |        zext_ln180_fu_274        |    0    |    0    |    0    |    0    |
|          |        zext_ln181_fu_292        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|extractvalue|        this_3_ret3_fu_261       |    0    |    0    |    0    |    0    |
|          |        this_4_ret3_fu_265       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |   768   |   0.92  |  57365  |  118475 |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     addr1_read_reg_343     |    8   |
|addr2_cast_cast_cast_reg_348|    7   |
|      call_ret2_reg_362     |  8192  |
|        i_38_reg_313        |    3   |
|          i_reg_353         |    3   |
|     icmp_ln175_reg_358     |    1   |
|      this_1_5_reg_320      |  8192  |
|      this_3_5_reg_335      |  8192  |
|     this_3_ret3_reg_374    |  8192  |
|      this_4_5_reg_327      |  8192  |
|     this_4_ret3_reg_380    |  8192  |
|     zext_ln178_reg_368     |    7   |
+----------------------------+--------+
|            Total           |  49181 |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57365 | 118475 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  49181 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106546 | 118475 |
+-----------+--------+--------+--------+--------+
