{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368395201055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368395201058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 17:46:40 2013 " "Processing started: Sun May 12 17:46:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368395201058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368395201058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_TOP -c DE2_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_TOP -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368395201059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1368395202151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_IO.vhd 4 2 " "Found 4 design units, including 2 entities, in source file DE2_IO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-rtl " "Found design unit 1: raminfr-rtl" {  } { { "DE2_IO.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_IO.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lab1-rtl " "Found design unit 2: lab1-rtl" {  } { { "DE2_IO.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_IO.vhd" 197 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203340 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "DE2_IO.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_IO.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203340 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1 " "Found entity 2: lab1" {  } { { "DE2_IO.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_IO.vhd" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_async-rtl " "Found design unit 1: memory_async-rtl" {  } { { "memory_async.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/memory_async.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203348 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_async " "Found entity 1: memory_async" {  } { { "memory_async.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/memory_async.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "alu.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/alu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203355 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/alu.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_tb-tb " "Found design unit 1: CPU_tb-tb" {  } { { "CPU_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/CPU_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203362 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/CPU_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "CPU.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/CPU.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203378 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/CPU.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Predecode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Predecode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Predecode_tb-tb " "Found design unit 1: Predecode_tb-tb" {  } { { "Predecode_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/Predecode_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Predecode_tb " "Found entity 1: Predecode_tb" {  } { { "Predecode_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/Predecode_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFF_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DFF_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_tb-tb " "Found design unit 1: DFF_tb-tb" {  } { { "DFF_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DFF_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203393 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_tb " "Found entity 1: DFF_tb" {  } { { "DFF_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DFF_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG-rtl " "Found design unit 1: TG-rtl" {  } { { "TG.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/TG.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203401 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG " "Found entity 1: TG" {  } { { "TG.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/TG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextoseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hextoseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-combinational " "Found design unit 1: hex7seg-combinational" {  } { { "hextoseg.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/hextoseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203407 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hextoseg.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/hextoseg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.vhd 5 2 " "Found 5 design units, including 2 entities, in source file program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-rtl " "Found design unit 1: ROM-rtl" {  } { { "program.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/program.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203440 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SixFiveO2_package " "Found design unit 2: SixFiveO2_package" {  } { { "program.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/program.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203440 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 program-tb " "Found design unit 3: program-tb" {  } { { "program.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/program.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203440 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "program.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/program.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203440 ""} { "Info" "ISGN_ENTITY_NAME" "2 program " "Found entity 2: program" {  } { { "program.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/program.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_sync-behav " "Found design unit 1: memory_sync-behav" {  } { { "memory_sync.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/memory_sync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203454 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_sync " "Found entity 1: memory_sync" {  } { { "memory_sync.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/memory_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Predecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Predecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Predecode-rtl " "Found design unit 1: Predecode-rtl" {  } { { "Predecode.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/Predecode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203461 ""} { "Info" "ISGN_ENTITY_NAME" "1 Predecode " "Found entity 1: Predecode" {  } { { "Predecode.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/Predecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_sync_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file memory_sync_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_sync_tb-TB " "Found design unit 1: memory_sync_tb-TB" {  } { { "memory_sync_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/memory_sync_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203468 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CFG_TB " "Found design unit 2: CFG_TB" {  } { { "memory_sync_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/memory_sync_tb.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203468 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_sync_tb " "Found entity 1: memory_sync_tb" {  } { { "memory_sync_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/memory_sync_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_tb-TB " "Found design unit 1: program_tb-TB" {  } { { "program_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/program_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203476 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_tb " "Found entity 1: program_tb" {  } { { "program_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/program_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SixFiveO2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SixFiveO2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixFiveO2-imp " "Found design unit 1: SixFiveO2-imp" {  } { { "SixFiveO2.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/SixFiveO2.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203483 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixFiveO2 " "Found entity 1: SixFiveO2" {  } { { "SixFiveO2.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/SixFiveO2.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SixFiveO2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SixFiveO2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixFiveO2_tb-tb " "Found design unit 1: SixFiveO2_tb-tb" {  } { { "SixFiveO2_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/SixFiveO2_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203491 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixFiveO2_tb " "Found entity 1: SixFiveO2_tb" {  } { { "SixFiveO2_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/SixFiveO2_tb.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 5 1 " "Found 5 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_package " "Found design unit 1: ALU_package" {  } { { "alu_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/alu_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_package-body " "Found design unit 2: ALU_package-body" {  } { { "alu_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/alu_tb.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ALU_TB-TB " "Found design unit 3: ALU_TB-TB" {  } { { "alu_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/alu_tb.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CFG_ALU_TB " "Found design unit 4: CFG_ALU_TB" {  } { { "alu_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/alu_tb.vhd" 234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203500 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "alu_tb.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/alu_tb.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_TOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE2_TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TOP-datapath " "Found design unit 1: DE2_TOP-datapath" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_TOP.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368395203506 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Found entity 1: DE2_TOP" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_TOP.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368395203506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368395203506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_TOP " "Elaborating entity \"DE2_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1368395203761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1 lab1:U_6502 " "Elaborating entity \"lab1\" for hierarchy \"lab1:U_6502\"" {  } { { "DE2_TOP.vhd" "U_6502" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_TOP.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368395203856 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000000000000000\" 16 8 DE2_IO.vhd(190) " "VHDL Expression error at DE2_IO.vhd(190): expression \"\"0000000000000000\"\" has 16 elements ; expected 8 elements." {  } { { "DE2_IO.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_IO.vhd" 190 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1 1368395203857 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lab1:U_6502 " "Can't elaborate user hierarchy \"lab1:U_6502\"" {  } { { "DE2_TOP.vhd" "U_6502" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/vhdl/DE2_TOP.vhd" 179 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1368395203859 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368395204370 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 12 17:46:44 2013 " "Processing ended: Sun May 12 17:46:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368395204370 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368395204370 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368395204370 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368395204370 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368395205323 ""}
