Record=SheetSymbol|SourceDocument=AudioCodec_Hardware.schdoc|Designator=DAC|SchDesignator=DAC|FileName=CodecDAC.VHD
Record=SheetSymbol|SourceDocument=AudioCodec_Hardware.schdoc|Designator=U_DivideBy5_DC50|SchDesignator=U_DivideBy5_DC50|FileName=DivideBy5_DC50.SCHDOC
Record=SheetSymbol|SourceDocument=AudioCodec_Hardware.schdoc|Designator=U_LogicAnalyser|SchDesignator=U_LogicAnalyser|FileName=LogicAnalyser.SchDoc
Record=TopLevelDocument|FileName=AudioCodec_Hardware.schdoc
Record=NEXUS_CORE|ComponentDesignator=DATACLK|BaseComponentDesignator=DATACLK|DocumentName=AudioCodec_Hardware.schdoc|LibraryReference=CLKGEN|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=CJJESHIL|Description=Frequency Generator|Comment=CLKGEN|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=18/12/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=LAXCLK|BaseComponentDesignator=LAXCLK|DocumentName=LogicAnalyser.SchDoc|LibraryReference=CLKGEN|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=AHBVGKSJ|Description=Frequency Generator|Comment=CLKGEN|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=10|Published=30/09/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=LAX|BaseComponentDesignator=LAX|DocumentName=LogicAnalyser.SchDoc|LibraryReference=LAX_1K16|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=AHUSFGDD|Description=Logic Analyser 1K16|ChildModel1=RAM1KX16_LA16_1K|Comment=LAX_1K16|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=LAX_1K16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=20|Published=24/11/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=SIN|BaseComponentDesignator=SIN|DocumentName=AudioCodec_Hardware.schdoc|LibraryReference=ROM8x64|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=ATNJUVCV|Description=Single Port Read Only Memory 64 x 8|Comment=ROM8x64|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=ROM8x64|Memory_ClockEdge=Rising|Memory_ContentFile=SinTable.Hex|Memory_Depth=64|Memory_Type=ROM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Published=26/09/2003|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=DATACLK|DocumentName=AudioCodec_Hardware.schdoc|LibraryReference=CLKGEN|SubProjectPath= |Configuration= |Description=Frequency Generator|SubPartUniqueId1=CJJESHIL|SubPartDocPath1=AudioCodec_Hardware.schdoc|Comment=CLKGEN|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=18/12/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=LAX|DocumentName=LogicAnalyser.SchDoc|LibraryReference=LAX_1K16|SubProjectPath= |Configuration= |Description=Logic Analyser 1K16|SubPartUniqueId1=AHUSFGDD|SubPartDocPath1=LogicAnalyser.SchDoc|ChildModel1=RAM1KX16_LA16_1K|Comment=LAX_1K16|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=LAX_1K16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=20|Published=24/11/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=LAXCLK|DocumentName=LogicAnalyser.SchDoc|LibraryReference=CLKGEN|SubProjectPath= |Configuration= |Description=Frequency Generator|SubPartUniqueId1=AHBVGKSJ|SubPartDocPath1=LogicAnalyser.SchDoc|Comment=CLKGEN|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=10|Published=30/09/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=SIN|DocumentName=AudioCodec_Hardware.schdoc|LibraryReference=ROM8x64|SubProjectPath= |Configuration= |Description=Single Port Read Only Memory 64 x 8|SubPartUniqueId1=ATNJUVCV|SubPartDocPath1=AudioCodec_Hardware.schdoc|Comment=ROM8x64|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=ROM8x64|Memory_ClockEdge=Rising|Memory_ContentFile=SinTable.Hex|Memory_Depth=64|Memory_Type=ROM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Published=26/09/2003|Publisher=Altium Hobart Technology Center
Record=Configuration|Name=Cyclone12_NB1_6|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Spartan300E_NB1_6|DeviceName=XC2S300E-6PQ208C
