{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716987449833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716987449836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 09:57:29 2024 " "Processing started: Wed May 29 09:57:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716987449836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987449836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHB2AHBtop -c AHB2AHBtop " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHB2AHBtop -c AHB2AHBtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987449836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716987450207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716987450207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "instructiondecoder/instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456078 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "idecoder.v(17) " "Verilog HDL information at idecoder.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "instructiondecoder/idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/idecoder.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716987456081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder/idecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder/idecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 idecoder " "Found entity 1: idecoder" {  } { { "instructiondecoder/idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/idecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display/displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display/displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "display/displaydecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/display/displaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_top/multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_top/multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "ahb_top/multiplexor.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/multiplexor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_top/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_top/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "ahb_top/decoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/decoder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_top/ahbtop.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_top/ahbtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbtop " "Found entity 1: ahbtop" {  } { { "ahb_top/ahbtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbtop.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahbslave.v(319) " "Verilog HDL information at ahbslave.v(319): always construct contains both blocking and non-blocking assignments" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 319 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716987456097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_top/ahbslave.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_top/ahbslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbslave " "Found entity 1: ahbslave" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahbmaster.v(83) " "Verilog HDL information at ahbmaster.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716987456100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_top/ahbmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_top/ahbmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmaster " "Found entity 1: ahbmaster" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb2ahbtop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb2ahbtop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB2AHBtop_TB " "Found entity 1: AHB2AHBtop_TB" {  } { { "AHB2AHBtop_TB.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb2ahbtop.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb2ahbtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB2AHBtop " "Found entity 1: AHB2AHBtop" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hwrite ahbtop.v(76) " "Verilog HDL Implicit Net warning at ahbtop.v(76): created implicit net for \"hwrite\"" {  } { { "ahb_top/ahbtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbtop.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estadoslave ahbslave.v(46) " "Verilog HDL Implicit Net warning at ahbslave.v(46): created implicit net for \"estadoslave\"" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos0 AHB2AHBtop_TB.v(25) " "Verilog HDL Implicit Net warning at AHB2AHBtop_TB.v(25): created implicit net for \"memos0\"" {  } { { "AHB2AHBtop_TB.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos1 AHB2AHBtop_TB.v(26) " "Verilog HDL Implicit Net warning at AHB2AHBtop_TB.v(26): created implicit net for \"memos1\"" {  } { { "AHB2AHBtop_TB.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Am AHB2AHBtop.v(64) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(64): created implicit net for \"Am\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bm AHB2AHBtop.v(65) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(65): created implicit net for \"Bm\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cm AHB2AHBtop.v(66) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(66): created implicit net for \"Cm\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Dm AHB2AHBtop.v(67) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(67): created implicit net for \"Dm\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Em AHB2AHBtop.v(68) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(68): created implicit net for \"Em\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Fm AHB2AHBtop.v(69) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(69): created implicit net for \"Fm\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gm AHB2AHBtop.v(70) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(70): created implicit net for \"Gm\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "As1 AHB2AHBtop.v(75) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(75): created implicit net for \"As1\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bs1 AHB2AHBtop.v(76) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(76): created implicit net for \"Bs1\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cs1 AHB2AHBtop.v(77) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(77): created implicit net for \"Cs1\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ds1 AHB2AHBtop.v(78) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(78): created implicit net for \"Ds1\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Es1 AHB2AHBtop.v(79) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(79): created implicit net for \"Es1\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Fs1 AHB2AHBtop.v(80) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(80): created implicit net for \"Fs1\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gs1 AHB2AHBtop.v(81) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(81): created implicit net for \"Gs1\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "As2 AHB2AHBtop.v(86) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(86): created implicit net for \"As2\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bs2 AHB2AHBtop.v(87) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(87): created implicit net for \"Bs2\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cs2 AHB2AHBtop.v(88) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(88): created implicit net for \"Cs2\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ds2 AHB2AHBtop.v(89) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(89): created implicit net for \"Ds2\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Es2 AHB2AHBtop.v(90) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(90): created implicit net for \"Es2\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Fs2 AHB2AHBtop.v(91) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(91): created implicit net for \"Fs2\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gs2 AHB2AHBtop.v(92) " "Verilog HDL Implicit Net warning at AHB2AHBtop.v(92): created implicit net for \"Gs2\"" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AHB2AHBtop " "Elaborating entity \"AHB2AHBtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716987456147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idecoder idecoder:U1 " "Elaborating entity \"idecoder\" for hierarchy \"idecoder:U1\"" {  } { { "AHB2AHBtop.v" "U1" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 idecoder.v(22) " "Verilog HDL assignment warning at idecoder.v(22): truncated value with size 32 to match size of target (10)" {  } { { "instructiondecoder/idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/idecoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716987456149 "|AHB2AHBtop|idecoder:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory idecoder:U1\|instructionmemory:U1 " "Elaborating entity \"instructionmemory\" for hierarchy \"idecoder:U1\|instructionmemory:U1\"" {  } { { "instructiondecoder/idecoder.v" "U1" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/idecoder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456150 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 instructionmemory.v(7) " "Net \"memoria.data_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructiondecoder/instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716987456150 "|AHB2AHBtop|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 instructionmemory.v(7) " "Net \"memoria.waddr_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructiondecoder/instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716987456150 "|AHB2AHBtop|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 instructionmemory.v(7) " "Net \"memoria.we_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructiondecoder/instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716987456150 "|AHB2AHBtop|idecoder:U1|instructionmemory:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahbtop ahbtop:U2 " "Elaborating entity \"ahbtop\" for hierarchy \"ahbtop:U2\"" {  } { { "AHB2AHBtop.v" "U2" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahbmaster ahbtop:U2\|ahbmaster:master " "Elaborating entity \"ahbmaster\" for hierarchy \"ahbtop:U2\|ahbmaster:master\"" {  } { { "ahb_top/ahbtop.v" "master" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbtop.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456158 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hsize ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hsize\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456158 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hprot ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hprot\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456158 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hmastlock ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hmastlock\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456158 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hmastlock ahbmaster.v(83) " "Inferred latch for \"hmastlock\" at ahbmaster.v(83)" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456159 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[0\] ahbmaster.v(83) " "Inferred latch for \"hprot\[0\]\" at ahbmaster.v(83)" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456159 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[1\] ahbmaster.v(83) " "Inferred latch for \"hprot\[1\]\" at ahbmaster.v(83)" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456159 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[2\] ahbmaster.v(83) " "Inferred latch for \"hprot\[2\]\" at ahbmaster.v(83)" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456159 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[3\] ahbmaster.v(83) " "Inferred latch for \"hprot\[3\]\" at ahbmaster.v(83)" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456159 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[0\] ahbmaster.v(83) " "Inferred latch for \"hsize\[0\]\" at ahbmaster.v(83)" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456159 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[1\] ahbmaster.v(83) " "Inferred latch for \"hsize\[1\]\" at ahbmaster.v(83)" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456159 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[2\] ahbmaster.v(83) " "Inferred latch for \"hsize\[2\]\" at ahbmaster.v(83)" {  } { { "ahb_top/ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456159 "|AHB2AHBtop|ahbtop:U2|ahbmaster:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ahbtop:U2\|decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"ahbtop:U2\|decoder:deco\"" {  } { { "ahb_top/ahbtop.v" "deco" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbtop.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahbslave ahbtop:U2\|ahbslave:slave1 " "Elaborating entity \"ahbslave\" for hierarchy \"ahbtop:U2\|ahbslave:slave1\"" {  } { { "ahb_top/ahbtop.v" "slave1" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbtop.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456166 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estadoslave ahbslave.v(46) " "Verilog HDL or VHDL warning at ahbslave.v(46): object \"estadoslave\" assigned a value but never read" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716987456166 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start0 ahbslave.v(58) " "Verilog HDL or VHDL warning at ahbslave.v(58): object \"start0\" assigned a value but never read" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716987456168 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start1 ahbslave.v(58) " "Verilog HDL or VHDL warning at ahbslave.v(58): object \"start1\" assigned a value but never read" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716987456168 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count ahbslave.v(59) " "Verilog HDL or VHDL warning at ahbslave.v(59): object \"count\" assigned a value but never read" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716987456168 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ahbslave.v(46) " "Verilog HDL assignment warning at ahbslave.v(46): truncated value with size 2 to match size of target (1)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716987456168 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 ahbslave.v(60) " "Verilog HDL assignment warning at ahbslave.v(60): truncated value with size 10 to match size of target (8)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716987456168 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "single_flag ahbslave.v(77) " "Verilog HDL Always Construct warning at ahbslave.v(77): inferring latch(es) for variable \"single_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_flag ahbslave.v(77) " "Verilog HDL Always Construct warning at ahbslave.v(77): inferring latch(es) for variable \"incr_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrap4_flag ahbslave.v(77) " "Verilog HDL Always Construct warning at ahbslave.v(77): inferring latch(es) for variable \"wrap4_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr4_flag ahbslave.v(77) " "Verilog HDL Always Construct warning at ahbslave.v(77): inferring latch(es) for variable \"incr4_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrap8_flag ahbslave.v(77) " "Verilog HDL Always Construct warning at ahbslave.v(77): inferring latch(es) for variable \"wrap8_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr8_flag ahbslave.v(77) " "Verilog HDL Always Construct warning at ahbslave.v(77): inferring latch(es) for variable \"incr8_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrap16_flag ahbslave.v(77) " "Verilog HDL Always Construct warning at ahbslave.v(77): inferring latch(es) for variable \"wrap16_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr16_flag ahbslave.v(77) " "Verilog HDL Always Construct warning at ahbslave.v(77): inferring latch(es) for variable \"incr16_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ahbslave.v(371) " "Verilog HDL assignment warning at ahbslave.v(371): truncated value with size 32 to match size of target (10)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716987456169 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahbslave.v(354) " "Verilog HDL Case Statement information at ahbslave.v(354): all case item expressions in this case statement are onehot" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 354 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716987456170 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahbslave.v(443) " "Verilog HDL Case Statement information at ahbslave.v(443): all case item expressions in this case statement are onehot" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 443 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716987456172 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr16_flag ahbslave.v(77) " "Inferred latch for \"incr16_flag\" at ahbslave.v(77)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456179 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrap16_flag ahbslave.v(77) " "Inferred latch for \"wrap16_flag\" at ahbslave.v(77)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456179 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr8_flag ahbslave.v(77) " "Inferred latch for \"incr8_flag\" at ahbslave.v(77)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456179 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrap8_flag ahbslave.v(77) " "Inferred latch for \"wrap8_flag\" at ahbslave.v(77)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456179 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr4_flag ahbslave.v(77) " "Inferred latch for \"incr4_flag\" at ahbslave.v(77)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456179 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrap4_flag ahbslave.v(77) " "Inferred latch for \"wrap4_flag\" at ahbslave.v(77)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456179 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_flag ahbslave.v(77) " "Inferred latch for \"incr_flag\" at ahbslave.v(77)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456179 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "single_flag ahbslave.v(77) " "Inferred latch for \"single_flag\" at ahbslave.v(77)" {  } { { "ahb_top/ahbslave.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbslave.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456179 "|AHB2AHBtop|ahbtop:U2|ahbslave:slave1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor ahbtop:U2\|multiplexor:multip " "Elaborating entity \"multiplexor\" for hierarchy \"ahbtop:U2\|multiplexor:multip\"" {  } { { "ahb_top/ahbtop.v" "multip" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/ahbtop.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydecoder displaydecoder:U6 " "Elaborating entity \"displaydecoder\" for hierarchy \"displaydecoder:U6\"" {  } { { "AHB2AHBtop.v" "U6" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456200 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ahbtop:U2\|multiplexor:multip\|hreadyout " "Found clock multiplexer ahbtop:U2\|multiplexor:multip\|hreadyout" {  } { { "ahb_top/multiplexor.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/ahb_top/multiplexor.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1716987456308 "|AHB2AHBtop|ahbtop:U2|multiplexor:multip|hreadyout"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1716987456308 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/db/AHB2AHBtop.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/db/AHB2AHBtop.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716987456382 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahbtop:U2\|ahbslave:slave1\|mem_rtl_0 " "Inferred RAM node \"ahbtop:U2\|ahbslave:slave1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716987456395 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahbtop:U2\|ahbslave:slave2\|mem_rtl_0 " "Inferred RAM node \"ahbtop:U2\|ahbslave:slave2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716987456395 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "idecoder:U1\|instructionmemory:U1\|memoria " "RAM logic \"idecoder:U1\|instructionmemory:U1\|memoria\" is uninferred because MIF is not supported for the selected family" {  } { { "instructiondecoder/instructionmemory.v" "memoria" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/instructionmemory.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716987456395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716987456395 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/db/AHB2AHBtop.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/db/AHB2AHBtop.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716987456401 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "idecoder:U1\|instructionmemory:U1\|memoria~0 " "Found clock multiplexer idecoder:U1\|instructionmemory:U1\|memoria~0" {  } { { "instructiondecoder/instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/instructiondecoder/instructionmemory.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1716987456445 "|AHB2AHBtop|idecoder:U1|instructionmemory:U1|memoria~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1716987456445 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahbtop:U2\|ahbslave:slave1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahbtop:U2\|ahbslave:slave1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahbtop:U2\|ahbslave:slave2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahbtop:U2\|ahbslave:slave2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716987456458 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716987456458 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716987456458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahbtop:U2\|ahbslave:slave1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ahbtop:U2\|ahbslave:slave1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987456511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahbtop:U2\|ahbslave:slave1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ahbtop:U2\|ahbslave:slave1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716987456511 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716987456511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04g1 " "Found entity 1: altsyncram_04g1" {  } { { "db/altsyncram_04g1.tdf" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/db/altsyncram_04g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716987456543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987456543 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716987456697 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[5\] GND " "Pin \"data\[5\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[6\] GND " "Pin \"data\[6\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[7\] GND " "Pin \"data\[7\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[4\] GND " "Pin \"address\[4\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[5\] GND " "Pin \"address\[5\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[6\] GND " "Pin \"address\[6\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[7\] GND " "Pin \"address\[7\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[8\] GND " "Pin \"address\[8\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[9\] GND " "Pin \"address\[9\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos0\[0\] GND " "Pin \"memos0\[0\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos0\[1\] GND " "Pin \"memos0\[1\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos0\[2\] GND " "Pin \"memos0\[2\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos0\[3\] GND " "Pin \"memos0\[3\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos0\[4\] GND " "Pin \"memos0\[4\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos0\[5\] GND " "Pin \"memos0\[5\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos0\[6\] GND " "Pin \"memos0\[6\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos0\[7\] GND " "Pin \"memos0\[7\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos1\[0\] GND " "Pin \"memos1\[0\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos1\[1\] GND " "Pin \"memos1\[1\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos1\[2\] GND " "Pin \"memos1\[2\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos1\[3\] GND " "Pin \"memos1\[3\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos1\[4\] GND " "Pin \"memos1\[4\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos1\[5\] GND " "Pin \"memos1\[5\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memos1\[6\] GND " "Pin \"memos1\[6\]\" is stuck at GND" {  } { { "AHB2AHBtop.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716987456723 "|AHB2AHBtop|memos1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716987456723 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716987456767 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716987457027 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/output_files/AHB2AHBtop.map.smsg " "Generated suppressed messages file C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/output_files/AHB2AHBtop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987457049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716987457109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716987457109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716987457141 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716987457141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716987457141 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716987457141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716987457141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716987457153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 09:57:37 2024 " "Processing ended: Wed May 29 09:57:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716987457153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716987457153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716987457153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716987457153 ""}
