

================================================================
== Vitis HLS Report for 'turnstile'
================================================================
* Date:           Sat Nov 19 18:08:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        turnstile
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       1|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       1|      0|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     turnstile|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     turnstile|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     turnstile|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     turnstile|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     turnstile|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     turnstile|  return value|
|lock          |   in|    1|       ap_hs|          lock|       pointer|
|lock_ap_vld   |   in|    1|       ap_hs|          lock|       pointer|
|lock_ap_ack   |  out|    1|       ap_hs|          lock|       pointer|
|pass          |   in|    1|       ap_hs|          pass|       pointer|
|pass_ap_vld   |   in|    1|       ap_hs|          pass|       pointer|
|pass_ap_ack   |  out|    1|       ap_hs|          pass|       pointer|
|brush         |   in|    1|       ap_hs|         brush|       pointer|
|brush_ap_vld  |   in|    1|       ap_hs|         brush|       pointer|
|brush_ap_ack  |  out|    1|       ap_hs|         brush|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

