# VLSI System Design - Blog Archive

**Source:** https://www.vlsisystemdesign.com
**Extracted on:** 2025-08-25 01:16:21
**Total Posts:** 68
**Total Words:** 89,885

---

## üìö Table of Contents

1. [14 Years of Innovation vs. 30 Years of Experience: Bridging Qualitative Brilliance with Quantitative Wisdom](#14-years-of-innovation-vs-30-years-of-experience-bridging-qualitative-brilliance-with-quantitative-wisdom)
2. [7nm](#7nm)
3. [About Us](#about-us)
4. [Accelerating the Future of Semiconductor Talent with VSD & IESA](#accelerating-the-future-of-semiconductor-talent-with-vsd-iesa)
5. [Advanced Easy to use Burgler Alarm](#advanced-easy-to-use-burgler-alarm)
6. [Automatic Light System](#automatic-light-system)
7. [Binary to Gray Code Converter using VSDSquadron Mini](#binary-to-gray-code-converter-using-vsdsquadron-mini)
8. [Blogs](#blogs)
9. [Bluetooth automated smart access](#bluetooth-automated-smart-access)
10. [COLORIMETER](#colorimeter)
11. [Courses](#courses)
12. [Digital VLSI SoC design¬†and¬†planning](#digital-vlsi-soc-design-and-planning)
13. [Hackathon](#hackathon)
14. [Home Automation Using Arduino IOT Cloud](#home-automation-using-arduino-iot-cloud)
15. [Home safety system](#home-safety-system)
16. [IP by Interns](#ip-by-interns)
17. [Implementation of¬†2-bit Comparator¬†using VSDSquadron Mini Board](#implementation-of-2-bit-comparator-using-vsdsquadron-mini-board)
18. [Implementing 2-bit Array Multiplier Using VSDSquadron Mini](#implementing-2-bit-array-multiplier-using-vsdsquadron-mini)
19. [Implementing Full Adder using VSDSquadron Mini](#implementing-full-adder-using-vsdsquadron-mini)
20. [Implementing Full Subtractor using VSDSquadron Mini](#implementing-full-subtractor-using-vsdsquadron-mini)
21. [Implementing Moisture Sensor using VSDSquadron Mini](#implementing-moisture-sensor-using-vsdsquadron-mini)
22. [LED Brightness Control Program using PWMLED Brightness Control Program using PWM](#led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm)
23. [Let Knowledge Win !!](#let-knowledge-win-)
24. [LiFi Lock - An authentication system using LiFi technology based on duration of light emission.](#lifi-lock---an-authentication-system-using-lifi-technology-based-on-duration-of-light-emission)
25. [Making a Game Console Using VSDSquadron Mini](#making-a-game-console-using-vsdsquadron-mini)
26. [Motion Detection System Using PIR Sensor and VSDSQuadron Mini](#motion-detection-system-using-pir-sensor-and-vsdsquadron-mini)
27. [NASSCOM Positions VSD at the Forefront of VLSI Skilling Initiatives in India](#nasscom-positions-vsd-at-the-forefront-of-vlsi-skilling-initiatives-in-india)
28. [Object Detector Using Ultrasonic Sensor](#object-detector-using-ultrasonic-sensor)
29. [Over-The-Air programmer for VSDSquadron-Mini board using NodeMCU 1.0](#over-the-air-programmer-for-vsdsquadron-mini-board-using-nodemcu-10)
30. [PARKinSENSE](#parkinsense)
31. [Packaging](#packaging)
32. [PlatformIO I2C Proof of Concept for VSDSquadron Mini](#platformio-i2c-proof-of-concept-for-vsdsquadron-mini)
33. [Product Based RISC-V Skilling Program](#product-based-risc-v-skilling-program)
34. [Products](#products)
35. [RISC-V EdgeAI](#risc-v-edgeai)
36. [RISC-V Mini Game Console](#risc-v-mini-game-console)
37. [RISC-V based MYTH (Microprocessor for You in Thirty Hours)](#risc-v-based-myth-microprocessor-for-you-in-thirty-hours)
38. [RTL Design using Verilog with Sky130 Technology](#rtl-design-using-verilog-with-sky130-technology)
39. [Real Time Implementation of BitNetMCU](#real-time-implementation-of-bitnetmcu)
40. [Roadshow](#roadshow)
41. [Secure Saiyan](#secure-saiyan)
42. [Sfal](#sfal)
43. [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon Awaits You!](#shape-tomorrows-technology-today-elcia-hackathon-awaits-you)
44. [Smart Door using IR sensor and servo motor](#smart-door-using-ir-sensor-and-servo-motor)
45. [Smart Dustbin using VSDSquadron Mini](#smart-dustbin-using-vsdsquadron-mini)
46. [Smart Plant Care using the VSD_Squadron-MINI-BOARD](#smart-plant-care-using-the-vsdsquadron-mini-board)
47. [TCL Workshop: From Introduction to Advanced Scripting Techniques in Design and Synthesis](#tcl-workshop-from-introduction-to-advanced-scripting-techniques-in-design-and-synthesis)
48. [Terms and Conditions](#terms-and-conditions)
49. [The Future of Chip Design: The Next Generation is Already Ahead](#the-future-of-chip-design-the-next-generation-is-already-ahead)
50. [The Power of an Intense VLSI Program by SFAL/VSD](#the-power-of-an-intense-vlsi-program-by-sfalvsd)
51. [VSD (Initial phase)](#vsd-initial-phase)
52. [VSD Intern Free Webinar](#vsd-intern-free-webinar)
53. [VSD Library](#vsd-library)
54. [VSD Tapeout](#vsd-tapeout)
55. [VSD Video blog](#vsd-video-blog)
56. [VSD-Hardware Design Program](#vsd-hardware-design-program)
57. [VSDOpen2023: Think BIG with the RISC-V Product Development Hackathon ‚Äì A Call to Young India!](#vsdopen2023-think-big-with-the-risc-v-product-development-hackathon-a-call-to-young-india)
58. [VSDOpen2023: Where RISC-V Dreams Turn into Product Reality](#vsdopen2023-where-risc-v-dreams-turn-into-product-reality)
59. [VSDSquadron](#vsdsquadron)
60. [VSDSquadronFM](#vsdsquadronfm)
61. [VSDSquadronPRO](#vsdsquadronpro)
62. [Verifying The Functionality of VSD Mini Squadron Board By Implementing a Centade (0-99) BCD Counter](#verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter)
63. [Water level monitoring and control in water tank](#water-level-monitoring-and-control-in-water-tank)
64. [cmos-circuit-design-spice-simulation-using-sky130-technology](#cmos-circuit-design-spice-simulation-using-sky130-technology)
65. [highschoolchips](#highschoolchips)
66. [vsd ip specs](#vsd-ip-specs)
67. [vsdopen](#vsdopen)
68. [vsdsquadronmini](#vsdsquadronmini)

---

## 1. 14 Years of Innovation vs. 30 Years of Experience: Bridging Qualitative Brilliance with Quantitative Wisdom {#14-years-of-innovation-vs-30-years-of-experience-bridging-qualitative-brilliance-with-quantitative-wisdom}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/14-30/](https://www.vlsisystemdesign.com/14-30/)
**Word Count:** 213

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/1-1024x508.jpg)
# 14 Years of Innovation vs. 30 Years of Experience: Bridging Qualitative Brilliance with Quantitative Wisdom
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
[PrevPrevious](https://www.vlsisystemdesign.com/vsdopen2023-where-risc-v-dreams-turn-into-product-reality/)
[NextNext](https://www.vlsisystemdesign.com/nasscom-positions-vsd-at-the-forefront-of-vlsi-skilling-initiatives-in-india/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/14-30/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 2. 7nm {#7nm}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/7nm/](https://www.vlsisystemdesign.com/7nm/)
**Word Count:** 2,462

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## FinFET Circuit Design and Characterization
## Device Models to 7nm Circuits
## (Duration - 10 Days)
Ten-day intensive workshop **builds professional FinFET skills**¬†on¬†**ASAP7 (7 nm)**¬†using¬†**Xschem/Ngspice**¬†and open repositories. You‚Äôll characterize¬†**NFET/PFET**¬†(Id‚ÄìVd, gm, ro), size an inverter, extract¬†**VTC/noise margins**, and automate¬†**.measure** scripts. Next, simulate a¬†**Self-Cascode MOS bandgap**, reproducing¬†**Vref**,¬†**line/load regulation**, and¬†**temperature drift** with instructor decks. Run deterministic¬†**PVT sweeps**¬†and produce benchmarked, publication-ready plots. Graduate with a¬†**validated 7 nm workflow**¬†and a portfolio ready for advanced-node.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/01_firstPromoImage.png.webp)
## Overview
You will begin at the device level with **NFET** and **PFET** characterization, extracting complete I-V families, transconductance (gm), output resistance (ro), and practical bias points. You will then construct an inverter, generate and interpret its voltage transfer characteristic (VTC), and quantify switching point, noise margins, and static current. Each lab includes sensible sweep ranges, pre-checked netlists, and measurement recipes so you can focus on learning rather than tool friction. Results are archived for traceability.
The program then extends to a precision **bandgap reference** at 7 nm, guided by instructor-supplied schematics and netlists aligned with the repository‚Äôs figures. You will reproduce and analyze reference plots ‚Äî temperature stability, line and load regulation, output resistance, and startup behavior ‚Äî while learning repeatable techniques for biasing and compensation. Automated supply and temperature sweeps, optional PVT corners, and Monte Carlo mismatch runs help you benchmark outcomes against published literature and communicate confidence in your results.
## **5** compelling reasons to join this workshop
- Master 7nm FinFET fundamentals
- Hands-on NFET/PFET characterization and inverter VTC extraction
- Build and analyze a 7 nm bandgap reference
- Work with BSIM-CMG models in the ASAP7 PDK
- Adopt industry-grade verification
- Automate PVT sweeps, Monte Carlo, and corner sign-off
- Characterize line/load regulation, temperature stability, and startup
- Produce version-controlled, traceable datasets and repeatable scripts
- Use open, reproducible toolchains
- Xschem + Ngspice with scriptable, CI-friendly flows
- Portable labs that scale across laptops and clusters
- No license barriers; onboarding for teams and students
- Build a portfolio that converts
- Publication-ready plots, tables, and measurement reports
- Independent benchmarks compared with peer-reviewed literature
- Clean GitHub repository demonstrating rigor and reproducibility
- Align with current hiring trends
- Analog/ASIC design, mixed-signal verification, and data fluency
- Evidence-based documentation, dashboards, and sign-off discipline
- Mentor access, review feedback, and a global technical community
## Curriculum
- **Set Up ASAP7 & SPICE Workflow** ‚Äì Install the ASAP7 (7 nm) PDK, configure Xschem/Ngspice, and validate with first-run device plots.
- **NFET/PFET Physics & DC Characterization** ‚Äì Extract Id‚ÄìVds/Vgs curves, compute gm/ro, and choose practical bias points.
- **FinFET Inverter Fundamentals** ‚Äì Build an inverter, apply fin quantization, and script VTC generation with clean testbenches.
- **Noise Margins, Delay & Power** ‚Äì Quantify switching point, NML/NMH, static current; measure delay and power vs. load/slew.
- **Deterministic PVT Sign-off** ‚Äì Run TT/FF/SS, VDD ¬±10%, ‚àí40 ¬∞C‚Ä¶125 ¬∞C; set pass/fail criteria and create a corner summary.
- **Bandgap Reference (Self-Cascode MOS)** ‚Äì Understand topology and biasing; reproduce repository figures at 7 nm.
- **Stability, Line/Load Regulation & Startup** ‚Äì Sweep temperature and supply; analyze Vref‚ÄìTemp, r\_out, and startup behavior.
- **Measurement Automation & Plots ‚Äì** Use .measure with CSV logs and plotting templates for traceable, publication-ready figures.
- **Documentation & Portfolio** ‚Äì Assemble a clean GitHub repo, checklist-driven report, and a short demo for peer/mentor review.
[![02_secondImage](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/02_secondImage.png.webp)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/02_secondImage.png)
[![03_thirdImage](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/03_thirdImage.png.webp)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/03_thirdImage.png)
## Workshop Daywise Content
## Module 1
## Technology Landscape & FinFET Foundations
- Path to Zetta-Scale computing; introduction to FinFETs
- CMOS evolution & inflection points; next-gen candidates
- Scaling & variability: standard-cell area, parasitic R/C, electrical characteristics
- 3D structures and BOEL innovations
## Module 2
## ASAP7 Setup & Device Characterization
- Install ASAP7 (7 nm); configure Xschem/Ngspice with BSIM-CMG
- Validate environment with first-run device plots
- NFET/PFET Id‚ÄìVg/Id‚ÄìVd; extract gm, ro, bias points
- Log CSVs; template scripts for repeatable runs
## Module 3
## FinFET Inverter Fundamentals
- Fin quantization and sizing at 7 nm
- Build inverter; generate VTC; compute Vm, NML/NMH
- Measure static current, delay, and dynamic power
- Sweep VDD, input-slew, and output-load
## Module 4
## Deterministic PVT Sign-off @ 7 nm
- Corner decks: TT/FF/SS, VDD ¬±10%, ‚àí40 ¬∞C - 125 ¬∞C
- Define pass/fail metrics and guard-bands
- Corner summary sheet and design notes
- Documentation practices for traceable results
## Module 5
## Precision Bandgap Reference (Self-Cascode MOS)
- Topology, biasing, and startup at 7 nm
- Reproduce repo figures: Vref‚ÄìTemp, line/load regulation, r\_out
- Stability checks and supply/temperature sweeps
- Package plots, tables, and a clean project repo
## Tools
- Xschem + Ngspice + ASAP7 (7 nm) PDK ‚Äì Open-source schematic + SPICE flow with BSIM-CMG FinFET models for accurate device/circuit sims.
- ASAP7 Model Decks (TT/FF/SS) ‚Äì Corner libraries, VDD/temperature parameters, and include files for deterministic sign-off.
- Ngspice Built-in Plotter & CSV Export ‚Äì Instant waveform viewing plus data dumps for tables/plots without extra packages.
- VS Code / Vim Netlist Editing ‚Äì Syntax-highlighted templates and snippets to speed deck creation and revisions.
- Bash/Make Automation ‚Äì One-command runs for sweeps, reproducible logs, and clean artifact directories.
- Git + GitHub ‚Äì Version control, issues, and a polished portfolio repo for career visibility.
## Lab Exercises
- NFET/PFET DC Characterization ‚Äì Sweep Id‚ÄìVds/Id‚ÄìVgs; extract Vt, gm, ro; choose bias points at 7 nm.
- FinFET Inverter VTC & Sizing ‚Äì Adjust fin counts; derive Vm, NML/NMH; compare sizing strategies.
- Delay & Power Profiling ‚Äì Apply PULSE stimuli; measure tpHL/tpLH; plot delay/power vs Cload and VDD.
- Deterministic PVT Validation ‚Äì Run TT/FF/SS, VDD ¬±10%, ‚àí40 ¬∞C‚Ä¶125 ¬∞C; produce a pass/fail summary sheet.
- Bandgap Reference Evaluation ‚Äì Reproduce Vref‚ÄìTemp, line/load regulation, r\_out, and startup; document settings and results.
- Data & Report Pipeline ‚Äì Use. measure ‚Üí CSV ‚Üí plots; assemble a concise, publication-ready lab report.
## Projects Covered in the Workshop
- **NFET/PFET Device Characterization @ 7 nm** ‚Äì Sweep Id‚ÄìVgs/Id‚ÄìVds, extract Vt, gm, ro, and establish practical bias points with clean plots and tables.
- **FinFET Inverter Design & Characterization** ‚Äì Apply fin quantization, generate VTC, compute Vm/NMH/NML, and optimize switching threshold and rise/fall delays.
- **Inverter Chain Timing & Power** ‚Äì Build FO1/FO4 chains, measure tpHL/tpLH versus Cload and VDD, and correlate delay/power with input slew.
- **Deterministic PVT Sign-off Pack** ‚Äì Validate across TT/FF/SS, VDD ¬±10%, and ‚àí40 ¬∞C‚Ä¶125 ¬∞C; define pass/fail metrics and compile a corner summary sheet.
- **7 nm Bandgap Reference (Self-Cascode MOS)** ‚Äì Reproduce repository figures for Vref‚ÄìTemp, line/load regulation, r\_out, and startup; package results in a concise report.
## Delivery Mode
- Virtual Coach platform with live expert sessions ‚Äì Real-time Q&A, breakout rooms, and recorded replays.
- Cloud-hosted Linux VM ‚Äì Pre-installed Xschem, Ngspice, and ASAP7 (7 nm) PDK for zero-setup labs, accessible from any PC.
- Automated Bash/Make workflows ‚Äì One-click scripts to run VDD/temperature/PVT sweeps, generate plots, and version results in Git.
- 24√ó7 lab access for the full workshop window ‚Äì Mentor assistance on demand via WhatsApp/Slack.
- Capstone demo & personalised feedback ‚Äì Present verified inverter and bandgap results, receive expert review, and earn a VSD certificate valued by recruiters.
## Pre-requisites
- **Basic Electronics & Logic** ‚Äì Ohm‚Äôs Law, RC time constants, transistor basics; Boolean algebra and simple gates.
- **Math Readiness** ‚Äì Comfort with algebra, exponents, and plotting (no calculus required).
- **Laptop + Internet** ‚Äì Any Windows/Mac/Linux PC with stable internet; heavy sims run on our cloud VM.
- **Software Familiarity (Nice-to-have)** ‚Äì Basic Linux shell, Git, and plain-text editing (VS Code/Vim).
- **SPICE Exposure (Optional)** ‚Äì Prior NGSpice/LTspice experience helps but is not required.
## Eligibility
- **Students (UG/PG/PhD)** ‚Äì EE, ECE, CS, physics, materials; diploma/polytechnic students welcome.
- **Working Engineers** ‚Äì Analog/ASIC, mixed-signal, FPGA/embedded, verification, test, or CAD/EDA roles.
- **Career Switchers & Returnees** ‚Äì Software/AI/IoT professionals moving toward silicon design.
- **Entrepreneurs & Lab Builders** ‚Äì Startup founders, lab managers, and tech leads creating chip programs.
## Instructor Profile
Kunal Ghosh
Soundarya Madhuri Royyuru
Kunal Ghosh
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/Kunal-512x512-1-300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of **VLSI System Design (VSD) Corp. Pvt. Ltd**., stands at the forefront of online **open-source EDA** and hardware design education, particularly in the realm of RISC-V.
With a portfolio of 50 top-tier VLSI online courses, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality **open-source Analog/Digital IPs**, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he specialized in VLSI & Nano-electronics, with a focus on **sub-100nm Electron Beam Lithography** Optimization techniques.
Soundarya Madhuri Royyuru
## Frequently Asked Questions (FAQs)
### Can I participate on my schedule in my timezone? What are the timings?
Yes. The entire workshop runs on a cloud hosted platform, so you can log in whenever it suits you, watch the day‚Äôs lectures, complete the SPICE labs, and log out. Round the clock mentor support is available via WhatsApp, staffed by experts in multiple time zones throughout the ten day program.
### Can experienced system designers join to refresh concepts?
### I‚Äôm new to VLSI. Will I be able to complete the course?
Yes‚Äîif you have basic ngspice and CMOS simulation familiarity. By ‚Äúbasic,‚Äù we mean you can run a DC sweep, edit a simple netlist, plot I‚ÄìV curves, and understand NMOS/PMOS behavior and an inverter‚Äôs VTC. We assume this baseline and then move quickly into 7 nm flows. If you‚Äôre rusty, we provide a short pre-course primer and sample labs so you can level up before day one. With that foundation, our step-by-step guides and mentor support will help you complete every exercise confidently.
### Can I access content after the workshop is finished?
Workshop videos, notes, and netlist templates remain available for the full ten day window. Because this is an industry oriented, time boxed sprint, all graded lab submissions must be completed within those ten days to qualify for certification.
### Do I need to install any software or tools to do labs?
No. All simulations run on the VSD Virtual Desktop Infrastructure (VDI) that you‚Äôll access on day one using a lightweight client. After the workshop, we provide scripts and templates so you can install the same toolchain on your personal system if desired.
### How is this workshop industry recognised?
Industry recognition comes from standards-aligned content and publishable evidence. You train on ASAP7 (7 nm) with BSIM-CMG models, deterministic PVT sign-off, and measurement-driven verification. Deliverables include a reviewable GitHub portfolio‚Äînetlists, scripts, VTC/IV plots, bandgap results, and checklists‚Äîmirroring professional workflows. Skills translate to Spectre/HSPICE environments. A rigorous capstone and VSD certificate validate competence recruiters and product teams trust across the industry.
## VSD Participants Profile
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)
## Registration Fee
Cloud based Workshop
[~~‚Çπ7000~~ **‚Çπ1800**](https://rzp.io/rzp/vsd7nm/)
[~~$70~~ **$25**](https://rzp.io/rzp/vsd7nmUSD/)
- 27 Aug - 5 Sep 2025
- Duration: 10 Days
01Days
22Hours
48Minutes
49Seconds
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/7nm/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/7nm/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/7nm/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/7nm/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Vartha-loka-logo.png.webp)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/7nm/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 3. About Us {#about-us}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/about-us/](https://www.vlsisystemdesign.com/about-us/)
**Word Count:** 419

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
About us
## Mission: Design a Chip at $0
We are supporting a community where millions of people are learning, sharing, and collaborating to build a chip together.At VSD, we are promoting a proven method of collaboration to design, implement, and optimize VLSI devices.The freedom to see the design, to learn from it, to ask questions and offer improvements: This is the open source way.
VSD partners with open-source developers to develop the vsdflow to create a platform for the community to accelerate the design and implementation of a chip. And open-source developers partner with VSD to build a variety of chip and RTL components that enhance the platform and strengthen the community.
## Practice Areas
- RISC-V Architecture
- Verification ‚Äì SVM, UVM FPGA
- Basic RISC-V RTL Microarchitecture Design ‚Äì RVmyth Core
- RTL Synthesis
- DFT (Design for Testability)
- Analog IP Design ‚Äì PLL, 10-bit DAC, and Bandgap Reference
- 4kB SRAM Memory Design ‚Äì avsdsram
- SoC Design and Implementation
- Static Timing Analysis ‚Äì Flat and Hierarchical
- Physical Verification and Tape- Out
- Chip Manufacturing, packaging and testing
- RISC-V and VLSI Educational & Development Boards
## Our Team
## Leadership
![Kunal 512x512](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Kunal-512x512-1-r1mft4q3ha6wxvv8sjas5gvcqfx0l0o2lks9t1tdiw.jpg)
## Kunal Ghosh
CEO and Founder
![Anagha 512x512](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Anagha-512x512-1-r1mft9fafgdcjxof13bwzxonpd9uni6qa81p7fmens.jpg)
## Anagha Ghosh
Director and Co-Founder
## VSD Mentors
![Tim_Edwards-300x300](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Tim_Edwards-300x300-1-r1mftogpgsxxpp2kl9ty3tw17j7q2nufoahgvv03w8.jpg)
## Tim Edwards
Senior Vice President of Analog and Design at Efabless Corporation
![Srikanth Jadcherla](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Srikanth-Jadcherla-p8s85lg42m85nbtsybtx3w5jszmt3senv26f92cybc.jpg)
## Srikanth Jadcherla
Low Power Electronics Guru, Educator, Entrepreneur
![ashok_kalbaug](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/ashok_kalbaug-nm8mzydqunhlyvl6z3yn5np18kdn5u6t9r2ntu8uk8.jpg)
## Ashok Kalbaug
IITBAA & VIgyan Ashram
![Prof Kamkoti 300x300](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Prof-Kamkoti-300x300-1-r1mftgxzy4nn4tdht6kxjvscgg8sd30kz99l1nb9a0.png)
## Prof. Kamakoti
Director IIT Madras
![Mohamed Kassem](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Mohamed-Kassem-r1ob4j8dp9nbxdqmtkcq5fj08d9ss4es4b3vi6m1fc.jpg)
## Mohamed Kassem
Cofounder and CTO
Efabless Corporation
![Steve-Hoover-300x300](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Steve-Hoover-300x300-1-r1mjj0ugzphaq9dqyetnboj2ybz90w7mca66rzaj7c.jpg)
## Steve Hoover
Founder of Redwood EDA
![Promode Ghosh 300x300](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Promode-Ghosh-300x300-1-r1mggccm8zytn85g92i48404tzibnxtg4gqxg1edvc.jpg)
## Promode Kumar Ghosh
Senior GM Reliance Industries Ltd.
![Tsung](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Tsung-r1mjcpdj1stwomk5uohxk9xj734fa54kt0aon0nt14.jpg)
## Tsung-Wei Huang
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/about-us/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 4. Accelerating the Future of Semiconductor Talent with VSD & IESA {#accelerating-the-future-of-semiconductor-talent-with-vsd-iesa}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsd-iesa/](https://www.vlsisystemdesign.com/vsd-iesa/)
**Word Count:** 199

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/blog-1024x683.jpeg)
# Accelerating the Future of Semiconductor Talent with VSD & IESA
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [LED Brightness Control Program using PWMLED‚Ä¶](https://www.vlsisystemdesign.com/led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Verifying The Functionality of VSD Mini Squadron‚Ä¶](https://www.vlsisystemdesign.com/verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Automatic Light System](https://www.vlsisystemdesign.com/automatic-light-system/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
[PrevPrevious](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsd-iesa/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 5. Advanced Easy to use Burgler Alarm {#advanced-easy-to-use-burgler-alarm}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
**Word Count:** 953

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Advanced-Easy-to-use-Burgler-Alarm-Circuit-Diagram-1024x1024.png)
# Advanced Easy to use Burgler Alarm
## Introduction
In the age of modern IoT devices, CCTV cameras are commonly used for surveillance. However, they are often difficult to install, require internet connectivity, consume significant memory, and can‚Äôt be installed in private rooms where privacy is a concern. Therefore, there is a need for a medium-level security device that can detect trespassing, is easy to install, and operates with minimal power.
## Overview
The Advanced Easy to Use Burglar Alarm uses an ultrasonic radar sensor to detect any object passing through its field of view. It is equipped with a passive buzzer that alerts the user whenever an intrusion is detected. While similar functionality can be achieved with a laser detection system, where a laser is pointed at a Light Dependent Resistor (LDR) and detects trespassing when its line of sight is blocked, such systems require extensive setup and wiring and are not foolproof.
In contrast, the Advanced Easy to Use Burglar Alarm is designed for easy installation. It only needs to be placed perpendicular to a solid surface. One of the key features of this device is its adaptability through the auto-adjust feature. When placed within 0.1 ‚Äì 4 meters from a solid surface and turned on, the device‚Äôs LED lights up, during which it measures the distance to the solid surface and sets its threshold. After the LED turns off, the device is ready to detect any object passing through its field of view and alerts the user with its buzzer, and just requires 5V DC power which can be provided with a 5V DC adapter or a battery bank.
## Key Features
- Easy Installation: Requires minimal setup; simply place it perpendicular to a solid surface, with 5v DC connection.
- Auto-Adjust Feature: Automatically calibrates the detection threshold within 10 seconds of being turned on.
- Adaptable Range: Can be placed between 0.1- 4 meters from the detection surface.
- Low Power Consumption: Designed to operate efficiently with just 5V DC power which can be provided from a 5V adapter or a Battery bank.
- Privacy-Friendly: Suitable for use in private rooms without violating privacy.
## Components Required
- VSD Squadron Mini developement board
- Male USB C Cable
- HC-SR04 Ultrasonic Sensor
- Bread Board
- Male to Male; Male to Female jumper cable
- Red LED
- Passive Buzzer
- 220 Ohm Resistor
- Toggle Switch
## Circuit Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Advanced-Easy-to-use-Burgler-Alarm-Circuit-Diagram-1024x1024.png)
## Table for Pin Connection
| HC-SR04 Ultrasonic Sensor | VSD Squadron Mini |
| --- | --- |
| VCC | 5V |
| Trig | PD3 |
| Echo | PD2 |
| Gnd | Gnd |
| LED | Resistor | VSD Squadron Mini |
| --- | --- | --- |
| + |  | PD4 |
| ‚Äì | 220Œ© | Gnd |
| Buzzer | VSD Squadron Mini |
| --- | --- |
| Pin 1 | PC7 |
| Pin 2 | Gnd |
| Button Switch | VSD Squadron Mini |
| --- | --- |
| Pin 1 | 5V |
| Pin 2 | PC3 |
#include "debug.h"
uint16_t distance;
uint16_t press;
void Input_Capture_Init(uint16_t arr, uint32_t psc)
    GPIO_InitTypeDef        GPIO_InitStructure = {0};
    TIM_ICInitTypeDef       TIM_ICInitStructure = {0};
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure = {0};
    NVIC_InitTypeDef        NVIC_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOC | RCC_APB2Periph_TIM1, ENABLE);
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    GPIO_ResetBits(GPIOD, GPIO_Pin_2);
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    TIM_TimeBaseInitStructure.TIM_Period = arr;
    TIM_TimeBaseInitStructure.TIM_Prescaler = psc;
    TIM_TimeBaseInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
    TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
    TIM_TimeBaseInitStructure.TIM_RepetitionCounter = 0x00;
    TIM_TimeBaseInit(TIM1, &TIM_TimeBaseInitStructure);
    TIM_ICInitStructure.TIM_Channel = TIM_Channel_1;
    TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1;
    TIM_ICInitStructure.TIM_ICFilter = 0x00;
    TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Rising;
    TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
    TIM_PWMIConfig(TIM1, &TIM_ICInitStructure);
    NVIC_InitStructure.NVIC_IRQChannel = TIM1_CC_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
    TIM_ITConfig(TIM1, TIM_IT_CC1 | TIM_IT_CC2, ENABLE);
    TIM_SelectInputTrigger(TIM1, TIM_TS_TI1FP1);
    TIM_SelectSlaveMode(TIM1, TIM_SlaveMode_Reset);
    TIM_SelectMasterSlaveMode(TIM1, TIM_MasterSlaveMode_Enable);
    TIM_Cmd(TIM1, ENABLE);
uint16_t pressed(void){
    if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_3)==1){
        Delay_Ms(500);
        GPIO_WriteBit(GPIOC,GPIO_Pin_7,SET);
        Delay_Ms(100);
        GPIO_WriteBit(GPIOC,GPIO_Pin_7,RESET);
        Delay_Ms(1000);
        press=!press;
    return press;
int main(void)
    SystemCoreClockUpdate();
    Delay_Init();
    USART_Printf_Init(115200);
    Input_Capture_Init(0xFFFF, 48 - 1);
    uint32_t count=0;
    uint32_t value=0;
    uint16_t avg=0;
    while (pressed())
        GPIO_WriteBit(GPIOD, GPIO_Pin_3, SET);
        Delay_Us(10);
        GPIO_WriteBit(GPIOD, GPIO_Pin_3, RESET);
        if(count<=4000){
            count+=1;
            GPIO_WriteBit(GPIOD,GPIO_Pin_4,SET);
            value+=distance;
            Delay_Ms(1);
        }else if(count==4001){
            avg = value/count;
            GPIO_WriteBit(GPIOC,GPIO_Pin_7,SET);
            Delay_Ms(100);
            GPIO_WriteBit(GPIOC,GPIO_Pin_7,RESET);
            Delay_Ms(100);
            GPIO_WriteBit(GPIOC,GPIO_Pin_7,SET);
            Delay_Ms(100);
            GPIO_WriteBit(GPIOC,GPIO_Pin_7,RESET);
            Delay_Ms(100);
            count+=1;
        }else if(count>4001 && count<4050){
            count+=1;
            Delay_Ms(1);
        }else{
            GPIO_WriteBit(GPIOD,GPIO_Pin_4,RESET);
            if(distance<avg-10 || distance>avg+10){
                count=0;
                while(pressed()){
                    GPIO_WriteBit(GPIOC,GPIO_Pin_7,SET);
                    GPIO_WriteBit(GPIOD,GPIO_Pin_4,SET);
                    Delay_Ms(500);
                    GPIO_WriteBit(GPIOC,GPIO_Pin_7,RESET);
                    GPIO_WriteBit(GPIOD,GPIO_Pin_4,RESET);
                    Delay_Ms(500);
void TIM1_CC_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void TIM1_CC_IRQHandler(void)
    if (TIM_GetITStatus(TIM1, TIM_IT_CC1) != RESET)
        TIM_SetCounter(TIM1,0);
    if (TIM_GetITStatus(TIM1, TIM_IT_CC2) != RESET)
        uint32_t duration = TIM_GetCapture1(TIM1);
        distance = duration*0.034/2;
        printf("%d\n",distance);
    TIM_ClearITPendingBit(TIM1, TIM_IT_CC1 | TIM_IT_CC2);
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Advanced-Easy-to-use-Burgler-Alarm-Video-1024x768.jpeg)
[https://github.com/Nahusha-Karnam/Entenders](https://github.com/Nahusha-Karnam/Entenders)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
[PrevPrevious](https://www.vlsisystemdesign.com/colorimeter/)
[NextNext](https://www.vlsisystemdesign.com/home-safety-system/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 6. Automatic Light System {#automatic-light-system}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/automatic-light-system/](https://www.vlsisystemdesign.com/automatic-light-system/)
**Word Count:** 892

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Automatic-light-system.jpg)
# Automatic Light System
An automatic light system is a setup designed to automatically control the lighting based on the presence or absence of individuals within its detection range. This system will also give the indication of motion detected by blinking the led 3 times.
### Components Required
- VSDSquadron Mini Board
- IR Sensor
- LEDs
- Bread Board
- USB Cable
- Jumper Wires
## Pin Diagram
| IR SENSOR, LED | VSD SQUADRON BOARD |
| --- | --- |
| VCC OF IR | 3.2V |
| GND OF IR | GND |
| OUT OF IR | PIN 4 |
| LED | PIN 6 |
**Working**
- The IR sensor is strategically placed in a location where it can detect the movement of individuals within its sensing range.
- The IR sensor continuously monitors its surroundings for any changes in infrared radiation caused by the movement of individuals.
- When someone enters the detection range of the IR sensor, it detects the change in radiation and triggers an output signal.
- When the IR sensor detects motion, it sends a signal to the microcontroller which then activates the LED lighting system. The LED lights up, providing illumination and the led will blink 3 times in the area where motion is detected which gives indication of motion detected.
## **C CODE**
//These include the necessary header files (ch32v00x.h and debug.h) for the CH32V microcontroller and debugging purposes.
#include <ch32v00x.h>
#include <debug.h>
//pin configuration
void GPIO_Config(void)
GPIO_InitTypeDef GPIO_InitStructure = {0}; //structure variable GPIO_InitStructure of type GPIO_InitTypeDef which is used for GPIO configuration.
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE); // to Enable the clock for Port D
//pin 4 OUT PIN FOR IR SENSOR
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 ; // Defines which Pin to configure
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // Defines Output Type
GPIO_Init(GPIOD, &GPIO_InitStructure);
//pin 6 IS LED PIN
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 ; //
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Defines Output Type
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; // Defines speed
GPIO_Init(GPIOD, &GPIO_InitStructure);
//main function
int main(void)
uint8_t IR = 0;
uint8_t set=1;
uint8_t reset=0;
uint8_t a=0;
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);// Configuring NVIC priority group
SystemCoreClockUpdate();// Update System Core Clock
Delay_Init();//Initialize Delay
GPIO_Config();//Call GPIO configuration function
while(1)
IR = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_4);
if (IR==1)//Read state of Pin 4 (IR sensor)
{ // for blinking of led three times upon motion detection
	for(a=0;a<3;a++){
GPIO_WriteBit(GPIOD, GPIO_Pin_6, set);
Delay_Ms(200);
GPIO_WriteBit(GPIOD, GPIO_Pin_6,reset);
Delay_Ms(100);}
## Applications
- **Security Lighting** : These systems can be used for security lighting in outdoor spaces, such as gardens, driveways, and pathways, to deter intruders and provide visibility at night.
- **Home Automation** : Automatic light systems can be installed in homes, particularly in areas such as hallways, staircases, and bathrooms, where lights need to be turned on/off based on occupancy.
- **Energy Efficiency** : Automatic light systems contribute to energy conservation by ensuring that lights are not left on unnecessarily when the area is unoccupied.
- **Accessibility** : These systems can improve accessibility for individuals with disabilities by providing automatic illumination in response to their movement.
## Conclusion
During the VSD Squadron mini Internship, I embarked on a journey exploring various aspects of VLSI system design on the RISC-V architecture, alongside open-source EDA tools.
**Installation and Setup :**¬†I began by setting up the development environment, including installing VirtualBox for running Ubuntu and configuring the RISC-V toolchain, Yosys, Icarus Verilog, and GTKWave.
**Understanding RISC-V Architecture :** I delved into the fundamentals of the RISC-V architecture, learning about its open, versatile instruction set, instruction formats, operand types, and various instruction types and their opcodes.
**Lab-Based Tasks :**¬†Engaging in lab-based tasks, I wrote and compiled C programs, simulated them using RISC-V GCC compiler and Spike, and analyzed the assembly code. You also performed functional simulation experiments using Verilog netlists and testbenches, utilizing Icarus Verilog and GTKWave.
**Spike and Proxy Kernel :** I explored the Spike simulator and Proxy Kernel, understanding their roles in simulating RISC-V programs and debugging them effectively.
**Mini Project :**¬†Automatic Light System: As part of my project work, I implemented an automatic light system using the VSD Squadron mini board,
IR sensor, and LEDs, wrote C code to control the system, detecting motion with the IR sensor and indicating it through LED illumination.
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
[PrevPrevious](https://www.vlsisystemdesign.com/verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter/)
[NextNext](https://www.vlsisystemdesign.com/implementation-of-2-bit-comparator-using-vsdsquadron-mini-board/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/automatic-light-system/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 7. Binary to Gray Code Converter using VSDSquadron Mini {#binary-to-gray-code-converter-using-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/binary-to-gray-code-converter-using-vsdsquadron-mini/](https://www.vlsisystemdesign.com/binary-to-gray-code-converter-using-vsdsquadron-mini/)
**Word Count:** 626

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Project-3.png)
# Binary to Gray Code Converter using VSDSquadron Mini
## **Overview**
This project demonstrates the implementation of a binary to Gray code converter using the VSDSquadron Mini. The goal is to take a 3-bit binary input from the user and convert it into a 3-bit Gray code output. This conversion is crucial in digital systems for minimizing errors in signal processing and data transmission. The project utilizes the VSDSquadron Mini‚Äôs GPIO capabilities and programming flexibility, showcasing an application of RISC-V processors in digital logic design.
## **Components Required to Build Binary to Gray Code converter**
- VSDSquadron Mini
- LEDs (for output indication)
- Buttons (for binary input)
- Breadboard
- Jumper Wires
- PlatformIO
- VS Code for software development
## **Circuit Connection for Binary to Gray Code converter**
## 1\. LED‚Äôs Connection
- LED1 (Gray Code Bit 2) connected to GPIO Pin\_0
- LED2 (Gray Code Bit 1) connected to GPIO Pin\_2
- LED3 (Gray Code Bit 0) connected to GPIO Pin\_3
## 2\. Buttons Connection
- Button1 (Binary Input Bit 2) connected to GPIO Pin\_4
- Button2 (Binary Input Bit 1) connected to GPIO Pin\_5
- Button3 (Binary Input Bit 0) connected to GPIO Pin\_6
## **How to Program**
1\. Start by including the necessary header files for the CH32V003 RISC-V processor
#include <ch32v00x.h>
#include <debug.h>
2\. Implement the XOR function to perform bit-wise XOR operation needed for Gray code conversion.
int xor(int bit1, int bit2)
 return bit1 ^ bit2;
3\. Configure the GPIO pins for reading the binary input and setting the Gray code output.
void GPIO_Config(void)
 // Configuration code for input and output GPIO pins
4\. In the main function, continuously read the binary input from the buttons, convert it to Gray code using the XOR function, and display the result on the LEDs.
int main(void)
 // Main loop for binary to Gray code conversion and output display
## **Working**
The converter operates by reading a 3-bit binary input through buttons, applying the binary to Gray code conversion formula, and displaying the resulting Gray code on LEDs. The conversion process involves exclusive OR operations to calculate each bit of the Gray code based on the input binary bits. This project provides a practical example of digital logic design using a RISC-V based development board.
## **Code**
The code includes functions for GPIO configuration, the XOR logic for binary to Gray conversion, and the main loop for continuous operation. The project demonstrates handling input from GPIO pins, processing the data according to digital logic principles, and outputting the result through GPIO pins.
## **Detailed Project Report**
[https://drive.google.com/file/d/12cUG2bix1QhM1PYhgAilZgHISEdt\_eQs/view](https://drive.google.com/file/d/12cUG2bix1QhM1PYhgAilZgHISEdt_eQs/view)
## **Github Repo**
[https://github.com/kushaanbhat/somaiya-riscv](https://github.com/kushaanbhat/somaiya-riscv)
## **Application Video**
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
[PrevPrevious](https://www.vlsisystemdesign.com/implementing-moisture-sensor-using-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/implementing-2-bit-array-multiplier-using-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/binary-to-gray-code-converter-using-vsdsquadron-mini/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 8. Blogs {#blogs}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/blogs/](https://www.vlsisystemdesign.com/blogs/)
**Word Count:** 273

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/blog-300x200.jpeg)](https://www.vlsisystemdesign.com/vsd-iesa/)
Concepts
### [Accelerating the Future of Semiconductor Talent with VSD & IESA](https://www.vlsisystemdesign.com/vsd-iesa/)
[Read More ¬ª](https://www.vlsisystemdesign.com/vsd-iesa/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/08/ojaswi-300x225.jpeg)](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
Concepts
### [The Future of Chip Design: The Next Generation is Already Ahead](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
[Read More ¬ª](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/circuitdiagram-300x212.png)](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
Squadronmini Projects
### [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
[Read More ¬ª](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/game-console-1-300x300.jpg)](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
Squadronmini Projects
### [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
[Read More ¬ª](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/RISC-V-Mini-Game-Console-My-Circuit-300x183.png)](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
Squadronmini Projects
### [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
[Read More ¬ª](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Secure-Saiyan-Circuit-Connection-Diagram-300x148.png)](https://www.vlsisystemdesign.com/secure-saiyan/)
Squadronmini Projects
### [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
[Read More ¬ª](https://www.vlsisystemdesign.com/secure-saiyan/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Smart-Plant-Care-using-the-VSD_Squadron-MINI-BOARD-Circuit-Connection-Diagram-300x233.png)](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
Squadronmini Projects
### [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
[Read More ¬ª](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Water-level-monitoring-and-control-in-water-tank-Circuit-Connection-Diagram-300x182.png)](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
Squadronmini Projects
### [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
[Read More ¬ª](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Home-safety-system-Circuit-connection-diagram-300x136.png)](https://www.vlsisystemdesign.com/home-safety-system/)
Squadronmini Projects
### [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
[Read More ¬ª](https://www.vlsisystemdesign.com/home-safety-system/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Advanced-Easy-to-use-Burgler-Alarm-Circuit-Diagram-300x300.png)](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
Squadronmini Projects
### [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
[Read More ¬ª](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/COLORIMETER-300x158.png)](https://www.vlsisystemdesign.com/colorimeter/)
Squadronmini Projects
### [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
[Read More ¬ª](https://www.vlsisystemdesign.com/colorimeter/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/PARKinSENSE-Circuit-Connection-Diagram-300x200.png)](https://www.vlsisystemdesign.com/parkinsense/)
Squadronmini Projects
### [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
[Read More ¬ª](https://www.vlsisystemdesign.com/parkinsense/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![eSim_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/eSim_Logo-274x300.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/eSim_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/blogs/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 9. Bluetooth automated smart access {#bluetooth-automated-smart-access}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
**Word Count:** 3,352

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Pinout-Diagram.png)
# Bluetooth automated smart access
## Introduction
In an age where technology seamlessly integrates with our daily lives, the concept of a _smart home_ has evolved from a futuristic vision to a tangible reality. Central to this transformation is the ‚ÄúBluetooth Automated Smart Access‚Äù system, which embodies the blend of convenience, security, and innovation. Leveraging the capabilities of a VSD Squadron Mini board, a Bluetooth module, and a servo motor, this project offers practical solutions to everyday challenges, enhancing the way we interact with our living spaces.
Traditional methods of manual operation can be cumbersome, tiresome and inefficient. This technology eliminates such challenges by allowing users to manage various applications through their smartphones, reducing the need for physical interaction. Bluetooth automated smart access can be utilized in a wide range of applications, from controlling water taps to managing lighting and appliances, smart door and security applications and for enhancing efficiency and simplifying everyday tasks across diverse environments.
## Overview
The project showcased here introduces an innovative solution utilising a servo motor, Bluetooth module, push-button, and onboard LED to control and monitor door access. Its functionality lies in its ability to initiate open-close mechanism upon delivering a bluetooth instruction message. When the bluetooth module receives an input, it triggers the VSD Squadron Mini to activate the Servo Motor, thereby initiating this mechanism. This technology-driven approach offers a hands-free and user-friendly solution for creating a secure and convenient tool access solution.
- **Servo Motor (Pin PC6)**: Acts as the locking mechanism, controlled by the microcontroller.
- **Bluetooth Module (Pins PD6, PD7, PC7, GND, 3.3V)**: Enables wireless communication between the system and a user‚Äôs smartphone for remote control and Bluetooth module‚Äôs State pin indicates connection status.
- **Onboard LED (LED\_BUILTIN)**: Displays the system status, indicating locked/unlocked states.
Users can control the device via their smartphone using Bluetooth. The onboard LED provides visual feedback, making the system user-friendly and reliable. This project exemplifies the practical application of IoT technology in home security and automation.
## Components required with Bill of Materials
| Item | Quantity | Description | Links to Products |
| --- | --- | --- | --- |
| VSD Squadron Mini | 1 | Microcontroller board | [VSD Squadron Mini](https://pages.razorpay.com/vsdsqmnMAY24) |
| Servo Motor | 1 | Standard servo motor (e.g., SG90) | [SG90 Servo Motor](https://amzn.in/d/bPAGDrt) |
| Bluetooth HC-05 Module | 1 | Bluetooth module for serial communication | [Bluetooth HC-05](https://amzn.in/d/8OtBQpe) |
| Jumper Wires | 1 set | Male-to-male and female-to-male jumper wires | [Jumper Wires](https://amzn.in/d/abTh8bo) |
| Micro USB Cable | 1 | For programming and power supply | [Micro USB Cable](https://amzn.in/d/9b3ttSo) |
## Table for Pin Connections
| Component | VSD Squadron Mini Pin | Description |
| --- | --- | --- |
| Servo Signal | PC6 | Servo motor‚Äôs control signal pin |
| Servo VCC | 5V | Servo motor‚Äôs power supply |
| Servo GND | GND | Servo motor‚Äôs ground |
| Bluetooth RXD | PD6 | Bluetooth module‚Äôs RXD pin (connect directly to 3.3V logic) |
| Bluetooth TXD | PD7 | Bluetooth module‚Äôs TXD pin (connect directly to 5V logic) |
| Bluetooth GND | GND | Bluetooth module‚Äôs ground pin |
| Bluetooth VCC | 3.3V | Bluetooth module‚Äôs 3.3V pin (connect to microcontroller‚Äôs 3.3V output pin) |
| Bluetooth State | PC7 | Bluetooth module‚Äôs State pin (indicates connection status) |
| Onboard LED | LED\_BUILTIN | Onboard LED for status indication |
## Pinout Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Pinout-Diagram.png)
## Working Code
// Define the pins using port names
#define MOTOR_PIN PC6 // Pin to which the servo motor is connected
#define BLUETOOTH_STATE_PIN PC7
#define LED_PIN LED_BUILTIN
#define BLUETOOTH_RX_PIN PD6  // Onboard RX pin
#define BLUETOOTH_TX_PIN PD7  // Onboard TX pin
bool doorLocked = true; // Flag to track the door lock state
// Function prototypes
void checkBluetooth();
void openDoor(int openDelay = 5000);
void closeDoor();
void lockDoor();
void setServoAngle(int angle);
void setup() {
  Serial.begin(9600);
  while (!Serial) {
    ; // Wait for serial port to connect. Needed for native USB port only
  Serial.println("Smart Door System Initialized");
  pinMode(LED_PIN, OUTPUT);
  pinMode(BLUETOOTH_STATE_PIN, INPUT);
  pinMode(MOTOR_PIN, OUTPUT); // Set the motor pin as an output
  lockDoor(); // Lock the door initially
void loop() {
  // Check Bluetooth connection status
  if (digitalRead(BLUETOOTH_STATE_PIN) == HIGH) {
    checkBluetooth();
  } else {
    Serial.println("Bluetooth not connected");
    // Handle Bluetooth disconnection here (e.g., close the door)
    if (!doorLocked) {
      closeDoor();
void checkBluetooth() {
  if (Serial.available()) {
    char command = Serial.read();
    if (command == 'O') {  // Command to open the door
      openDoor();
    } else if (command == 'C') {  // Command to close the door
      closeDoor();
void openDoor(int openDelay) {
  Serial.println("Access Granted");
  digitalWrite(LED_PIN, HIGH);
  // Set PWM signal to open the door
  setServoAngle(90); // Assuming 90 degrees to open the door
  delay(openDelay); // Keep door open for the specified delay
  closeDoor();
void closeDoor() {
  Serial.println("Door Closing");
  digitalWrite(LED_PIN, LOW);
  // Set PWM signal to close the door
  setServoAngle(0); // Assuming 0 degrees to close the door
  doorLocked = true; // Update door lock state
void lockDoor() {
  doorLocked = true; // Update door lock state
  setServoAngle(0); // Initially lock the door by setting servo to 0 degrees
// Function to set the servo angle
void setServoAngle(int angle) {
  // Constants for the servo control
  const int minPulseWidth = 544;  // Minimum pulse width in microseconds
  const int maxPulseWidth = 2400; // Maximum pulse width in microseconds
  const int refreshInterval = 20000; // Refresh interval in microseconds (20 ms)
  // Map the angle to the pulse width
  int pulseWidth = map(angle, 0, 180, minPulseWidth, maxPulseWidth);
  // Generate the PWM signal on PC6
  digitalWrite(MOTOR_PIN, HIGH);
  delayMicroseconds(pulseWidth);
  digitalWrite(MOTOR_PIN, LOW);
  // Wait for the remainder of the refresh interval
  delayMicroseconds(refreshInterval - pulseWidth);
## Demo Video
## Application Video ‚Äì Aqua Control System
## Application Video ‚Äì Railway Gate Modulator
# Fault Injection
Fault injection is a testing technique used to evaluate the robustness and error-handling capabilities of a system by deliberately introducing faults or errors into it. The goal is to observe how the system behaves under fault conditions and to ensure that it can handle these situations gracefully. This technique is commonly used in software, hardware, and system testing to identify and fix potential weaknesses or vulnerabilities.
## Objectives
- **Identify Weaknesses:** Detect vulnerabilities and weak points in the system that could lead to failures.
- **Improve Robustness:** Enhance the system‚Äôs ability to handle faults gracefully without crashing or producing incorrect results.
- **Validate Error Handling:** Ensure that error handling mechanisms and failover processes work correctly under fault conditions.
## Challenges
## Software Fault Injections
### Simulate faultCondition
- ‚ÄúfaultCondition‚Äù is a boolean flag initialized to false. It‚Äôs used to simulate a fault state in the system.
- The fault condition is triggered by a Bluetooth command within the checkBluetooth() function.
- Any single character command between ‚ÄòA‚Äô and ‚ÄòZ‚Äô (excluding ‚ÄòO‚Äô and ‚ÄòC‚Äô) will set the faultCondition flag to true.
- This fault locks the door and skips the rest of the loop when detected, deeming any further inputs null and void.
## Simulate rebootSystem
- ‚ÄúrebootSystem()‚Äù is a function that simulates a system reboot by resetting specific variables and calling setup() to reinitialize the system.
- The reboot is randomly triggered based on a timer within the loop() function.
- Every second (rebootCheckInterval), the system checks if a random event should trigger a reboot with a 10% chance.
## Code for Software Fault Injection
// Define the pins using port names
#define MOTOR_PIN PC6 // Pin to which the servo motor is connected
#define BLUETOOTH_STATE_PIN PC7
#define LED_PIN LED_BUILTIN
#define BLUETOOTH_RX_PIN PD6  // Onboard RX pin
#define BLUETOOTH_TX_PIN PD7  // Onboard TX pin
bool doorLocked = true; // Flag to track the door lock state
bool faultCondition = false; // Flag to simulate a fault condition
unsigned long lastRebootCheck = 0; // Time of the last reboot check
const unsigned long rebootCheckInterval = 1000; // Check for reboot every 1 second
// Function prototypes
void checkBluetooth();
void openDoor(int openDelay = 1000);
void closeDoor();
void lockDoor();
void setServoAngle(int angle);
void rebootSystem();
void setup() {
  Serial.begin(9600);
  delay(100); // delay to ensure serial connection is established
  while (!Serial) {
    ; // Wait for serial port to connect. Needed for native USB port only
  Serial.println("System Initialized");
  pinMode(LED_PIN, OUTPUT);
  pinMode(BLUETOOTH_STATE_PIN, INPUT);
  pinMode(MOTOR_PIN, OUTPUT); // Set the motor pin as an output
  randomSeed(analogRead(0)); // Initialize random seed
  lockDoor(); // Lock the door initially
void loop() {
  // Check for fault condition
  if (faultCondition) {
    Serial.println("Fault Detected! System is locking the door.");
    lockDoor(); // Lock the door immediately
    return; // Skip the rest of the loop
  // Check Bluetooth connection status
  if (digitalRead(BLUETOOTH_STATE_PIN) == HIGH) {
    checkBluetooth();
  } else {
    Serial.println("Bluetooth not connected");
    // Handle Bluetooth disconnection here (e.g., close the door)
    if (!doorLocked) {
      closeDoor();
  // Check if it's time to randomly reboot
  if (millis() - lastRebootCheck > rebootCheckInterval) {
    lastRebootCheck = millis();
    if (random(0, 100) < 10) { // 10% chance to reboot
      Serial.println("Random reboot triggered!");
      rebootSystem();
void checkBluetooth() {
  if (Serial.available()) {
    char command = Serial.read();
    if (command == 'O') {  // Command to open the door
      openDoor();
    } else if (command == 'C') {  // Command to close the door
      closeDoor();
    } else if ((command >= 'A' && command <= 'Z') && command != 'O' && command != 'C') {  // Command to simulate a fault
      faultCondition = true;
      Serial.println("Fault simulation command received");
void openDoor(int openDelay) {
  Serial.println("Access Granted");
  digitalWrite(LED_PIN, HIGH);
  // Set PWM signal to open the door
  setServoAngle(90); // Assuming 90 degrees to open the door
  delay(openDelay); // Keep door open for the specified delay
void closeDoor() {
  Serial.println("Door Closing");
  digitalWrite(LED_PIN, LOW);
  // Set PWM signal to close the door
  setServoAngle(0); // Assuming 0 degrees to close the door
  doorLocked = true; // Update door lock state
void lockDoor() {
  doorLocked = true; // Update door lock state
  setServoAngle(0); // Initially lock the door by setting servo to 0 degrees
// Function to set the servo angle
void setServoAngle(int angle) {
  // Constants for the servo control
  const int minPulseWidth = 544;  // Minimum pulse width in microseconds
  const int maxPulseWidth = 2400; // Maximum pulse width in microseconds
  const int refreshInterval = 20000; // Refresh interval in microseconds (20 ms)
  // Map the angle to the pulse width
  int pulseWidth = map(angle, 0, 180, minPulseWidth, maxPulseWidth);
  // Generate the PWM signal on PC6
  digitalWrite(MOTOR_PIN, HIGH);
  delayMicroseconds(pulseWidth);
  digitalWrite(MOTOR_PIN, LOW);
  // Wait for the remainder of the refresh interval
  delayMicroseconds(refreshInterval - pulseWidth);
void rebootSystem() {
  // Simulate a system reboot by resetting variables and re-initializing
  Serial.println("Rebooting system...");
  doorLocked = true;
  faultCondition = false;
  lastRebootCheck = millis();
  setup(); // Call setup to re-initialize the system
## Software Fault Protection
1. **_Authorization:_** Added a verifyAuthorization function that prompts the user to enter an authorization code before critical commands are processed.
2. **_Debounce Protection:_** Added a debounceProtection function to ensure commands aren‚Äôt processed too frequently.
3. **_Scheduled Reboots:_** Reboots the system at regular intervals to prevent long-term instability.
4. **_Reboot System:_** Resets critical variables and simulates a system reboot at predetermined intervals based on the loopCounter.
These protections ensure that only authorized users can issue critical commands, and that these commands can‚Äôt be spammed to disrupt the system.
## Code for Software Fault Protection
// Define the pins using port names
#define MOTOR_PIN PC6 // Pin to which the servo motor is connected
#define BLUETOOTH_STATE_PIN PC7
#define LED_PIN LED_BUILTIN
#define BLUETOOTH_RX_PIN PD6  // Onboard RX pin
#define BLUETOOTH_TX_PIN PD7  // Onboard TX pin
bool doorLocked = true; // Flag to track the door lock state
bool faultCondition = false; // Flag to simulate a fault condition
unsigned long lastRebootTime = 0; // Time of the last reboot
const unsigned long rebootInterval = 60000; // Reboot every 60 seconds
// Counter for controlling reboots
unsigned long loopCounter = 0;
const unsigned long rebootThreshold = 6000; // Reboot after 6000 loops
const String authorizedCode = "OK"; // Example authorization code
bool authorized = false; // Flag to indicate if the user is authorized
unsigned long lastCommandTime = 0; // Time of the last received command
const unsigned long commandInterval = 5000; // Minimum interval between commands in milliseconds
// Function prototypes
void checkBluetooth();
void openDoor(int openDelay = 1000);
void closeDoor();
void lockDoor();
void setServoAngle(int angle);
void rebootSystem();
bool verifyAuthorization(String command);
bool debounceProtection();
void setup() {
  Serial.begin(9600);
  delay(100); // delay to ensure serial connection is established
  while (!Serial) {
    ; // Wait for serial port to connect. Needed for native USB port only
  Serial.println("System Initialized");
  pinMode(LED_PIN, OUTPUT);
  pinMode(BLUETOOTH_STATE_PIN, INPUT);
  pinMode(MOTOR_PIN, OUTPUT); // Set the motor pin as an output
  randomSeed(analogRead(0)); // Initialize random seed
  // Initialize the last reboot time
  lastRebootTime = millis();
  lockDoor(); // Lock the door initially
void loop() {
  // Increment loop counter
  loopCounter++;
  // Check for fault condition
  if (faultCondition) {
    Serial.println("Fault Detected! System is locking the door.");
    lockDoor(); // Lock the door immediately
    return; // Skip the rest of the loop
  // Check Bluetooth connection status
  if (digitalRead(BLUETOOTH_STATE_PIN) == HIGH) {
    checkBluetooth();
  } else {
    Serial.println("Bluetooth not connected");
    // Handle Bluetooth disconnection here (e.g., close the door)
    if (!doorLocked) {
      closeDoor();
  // Check if it's time to reboot based on loop counter
  if (loopCounter >= rebootThreshold) {
    Serial.println("Rebooting system...");
    rebootSystem();
void checkBluetooth() {
  if (Serial.available()) {
    String command = Serial.readString();
    command.trim(); // Remove any leading/trailing whitespace
    if (!authorized) {
      if (verifyAuthorization(command)) {
        authorized = true;
        Serial.println("Authorization successful.");
      } else {
        Serial.println("Unauthorized command attempt.");
    } else {
      if ((command == "O" || command == "C" || (command >= "A" && command <= "Z")) && debounceProtection()) {
        if (command == "O") {  // Command to open the door
          openDoor();
        } else if (command == "C") {  // Command to close the door
          closeDoor();
        } else {  // Command to simulate a fault
          faultCondition = true;
          Serial.println("Fault simulation command received");
        authorized = false; // Reset authorization after a command is executed
void openDoor(int openDelay) {
  Serial.println("Access Granted");
  digitalWrite(LED_PIN, HIGH);
  // Set PWM signal to open the door
  setServoAngle(90); // Assuming 90 degrees to open the door
void closeDoor() {
  Serial.println("Door Closing");
  digitalWrite(LED_PIN, LOW);
  // Set PWM signal to close the door
  setServoAngle(0); // Assuming 0 degrees to close the door
  doorLocked = true; // Update door lock state
void lockDoor() {
  doorLocked = true; // Update door lock state
  setServoAngle(0); // Initially lock the door by setting servo to 0 degrees
// Function to set the servo angle
void setServoAngle(int angle) {
  // Constants for the servo control
  const int minPulseWidth = 544;  // Minimum pulse width in microseconds
  const int maxPulseWidth = 2400; // Maximum pulse width in microseconds
  const int refreshInterval = 20000; // Refresh interval in microseconds (20 ms)
  // Map the angle to the pulse width
  int pulseWidth = map(angle, 0, 180, minPulseWidth, maxPulseWidth);
  // Generate the PWM signal on PC6
  digitalWrite(MOTOR_PIN, HIGH);
  delayMicroseconds(pulseWidth);
  digitalWrite(MOTOR_PIN, LOW);
  // Wait for the remainder of the refresh interval
  delayMicroseconds(refreshInterval - pulseWidth);
void rebootSystem() {
  // Perform actions to save critical state before rebooting
  doorLocked = true;
  faultCondition = false;
  loopCounter = 0;
  lastRebootTime = millis(); // Update last reboot time
  // Code to reset the microcontroller or perform software reset
// Function to verify authorization
bool verifyAuthorization(String command) {
  return command == authorizedCode;
// Function for debounce protection
bool debounceProtection() {
  unsigned long currentTime = millis();
  if (currentTime - lastCommandTime > commandInterval) {
    lastCommandTime = currentTime;
    return true;
  } else {
    Serial.println("Command ignored due to debounce protection.");
    return false;
## Hardware Fault Injections
## 1\. Disrupting Servo Motor using external Arduino 5V Power Source
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Disrupting-Servo-Motor-using-external-Arduino-5V-Power-Source-1024x598.png)
Arduino board here is given as an external power supply (additional 5V) to the control of the servo motor. Since this is outside the working power range for the SG90 motor, the circuitry is either damaged or the device shuts itself down to protect its internal wiring, hence simulating a fault in the system.
## Fault Video
### Protection against Fault
This fault can be protected by ensuring a safe enclosure where access is denied to manipulate the input voltage levels to the servo motor.
## 2\. Inducing fault in HC-05 using potentiometer to corrupt receiver signal (RX)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Inducing-fault-in-HC-05-using-potentiometer-to-corrupt-receiver-signal-RX-1024x744.png)
Another method is to inject noise into the signal lines of the HC-05 module. This can be done by connecting the potentiometer to the RX or TX lines. Connect the middle pin of the potentiometer to the RX pin of the HC-05 module, one of the outer pins of the potentiometer to a stable 5V power source and the other outer pin to GND. Adjust the potentiometer to vary the voltage on the RX pin, simulating noise or signal degradation to observe how the HC-05 module handles the noisy signal and it affects communication with the microcontroller.
### Fault Video
### Protection against Fault
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/protect_fault_pot-1024x719.png)
The capacitors added in this circuit act as a low pass filter which smoothen out any irregularities in the voltage fluctuations caused by varying the voltages levels in the potentiometer. The functioning of the circuit is hence optimised and the noise injected is managed efficiently.
### Protection against Fault Video
## 3\. Disrupting Bluetooth Signal using EM Waves
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Disrupting-Bluetooth-Signal-using-EM-Waves-1024x690.png)
Bluetooth operates in the 2.4 GHz ISM band, which is shared with various other devices like Wi-Fi routers, microwaves, and cordless phones. This makes Bluetooth susceptible to electromagnetic interference (EMI).
EMI can cause disruptions in the Bluetooth signal, leading to data corruption, intermittent connections, or complete communication failure. The noise introduced by EMI can lead to an increase in the error rate of the transmitted and received data. The HC-05 module might behave erratically due to EMI, causing unexpected resets, incorrect data processing, or failure to connect to paired devices.
### Protection against Fault
A Faraday cage can be employed to shield sensitive components of a Bluetooth device from external electromagnetic interference. By enclosing the components in a conductive material, the cage blocks external static and non-static electric fields. The cage should be made from materials with high electrical conductivity such as copper, aluminum, or conductive polymers and must be properly grounded to ensure that any absorbed EMI is safely conducted away from the device.
The mesh size of the cage needs to be smaller than the wavelength of the frequencies to be blocked (in the case of Bluetooth, smaller than 12.5 cm for effective shielding at 2.4 GHz). The mesh size of the cage needs to be smaller than the wavelength of the frequencies to be blocked (in the case of Bluetooth, smaller than 12.5 cm for effective shielding at 2.4 GHz). Thorough testing in environments with known EMI sources ensures the effectiveness of the Faraday cage and other shielding measures.
## Result
The system successfully demonstrated resilience to simulated faults, maintaining security and stability. It locked the door upon detecting unauthorized commands and rebooted as expected under controlled conditions.
## Conclusions
The implementation of robust fault injection and protection techniques significantly improved system reliability and security. These measures effectively mitigated risks associated with random reboots and unauthorized access, ensuring the system‚Äôs robustness in real-world scenarios.
## Presentation
[bluetooth\_automated\_smart\_access\_system](https://github.com/user-attachments/files/15857803/presentation.pdf)
[https://github.com/rmahathi/NoRisk](https://github.com/rmahathi/NoRisk)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
[PrevPrevious](https://www.vlsisystemdesign.com/lifi-lock/)
[NextNext](https://www.vlsisystemdesign.com/parkinsense/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 10. COLORIMETER {#colorimeter}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/colorimeter/](https://www.vlsisystemdesign.com/colorimeter/)
**Word Count:** 1,449

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/COLORIMETER-1024x540.png)
# COLORIMETER
## Introduction
Colorimeters, if accessible to households, could be used for practical applications like food quality control, water testing, and gardening. For instance, they could help ensure the freshness of fruits based on their color, test the purity of tap water, or analyze soil nutrients for home gardening. These applications could contribute to health, food safety, and environmental conservation efforts at a personal level.
## Overview of the Project
We are developing a colorimeter using an RGB LED to produce a spectrum of wavelengths by adjusting the intensity of the red, green, and blue LEDs individually. The emitted light passes through a solution sample in a cuvette positioned between the LED and a light-dependent resistor (LDR). LDR is a special resistor which creates variying voltage drop across it based on the intensity of incident light. The solution absorbs specific wavelengths based on the solute‚Äôs concentration and nature of the solute. Unabsorbed light is incident on the LDR , where voltage variations are recorded to calculate the corresponding intensity of a particular wavelength and hence the intesity across the spectrum. The analysis is performed in a closed black box to eliminate the external light sources from disturbing the analysis. A Zero Analysis is performed with only the pure solvent (e.g., distilled water), prior to performing actual analysis by placing the sample of the solute. Then the difference between the actual analysis and zero analysis is taken. This significantly reduces the the external noise from other light sources and defects in the RGB leds which do not produce the exact wavelength.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/COLORIMETER-Polychromatic-Light-Monochromatic-Light.png)
The wavelength and light intensity of the light are then displayed on a 4-bit 7-segment display. To efficiently transfer data to the display unit and minimize the number of pins required, we are using a Serial-In-Parallel-Out (SIPO) shift register.
## Components Required
| Component | Quantity |
| --- | --- |
| VSD Squadron Mini Board | 1 |
| RGB LED (Common Cathode) | 1 |
| 1.1 KŒ© Resistor | 5 |
| 11 KŒ© Resistor | 1 |
| Light Dependent Resistor | 1 |
| 4 Bit Seven Segment Display | 1 |
| 74HC595 IC | 1 |
| Push Button | 1 |
## Circuit Connection Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/COLORIMETER-1024x540.png)
## Tables for Pin connection
| VSD Squadron Mini | 74HC595 |
| --- | --- |
| 3.3 V | Pin 16 (Vcc) and Pin 10 (~Master Reset) |
| GND | Pin 8 (GND) and Pin 13 (~Output Enable) |
| PC0 | Pin 11 (Clock) |
| PC1 | Pin 12 (Latch Pin) |
| PC2 | Pin 14 (Serial Data In) |
| VSD Squadron Mini | 4 Bit Seven Segment Display |
| --- | --- |
| PC3 | D1 |
| PC4 | D2 |
| PC5 | D3 |
| PC6 | D4 |
| VSD Squadron Mini | RGB LED |
| --- | --- |
| PD1 | Red |
| PD3 | Green |
| PD2 | Blue |
| GND | Common Cathode |
| VSD Squadron Mini | Others |
| --- | --- |
| PD0 | Push Button (Signal) |
| PA1 | LDR (Signal) |
| GND | Push Button (GND) and LDR (GND) |
## Working Video
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/COLORIMETER-Working-Video-1024x577.jpg)
## Code
#include <ch32v00x.h>
#include <debug.h>
#define LED_RED GPIO_Pin_4
#define LED_GREEN GPIO_Pin_2
#define LED_BLUE GPIO_Pin_3
#define GPIO_PORT GPIOC
#define CLOCKPIN GPIO_Pin_0     //Pin 11 CLOCK
#define LATCHPIN GPIO_Pin_1		//Pin 12 latch
#define DATAPIN GPIO_Pin_2		//Pin 14 DataPin
#define DATA_1 GPIO_Pin_3		//D1
#define DATA_2 GPIO_Pin_4		//D2
#define DATA_3 GPIO_Pin_5		//D3
#define DATA_4 GPIO_Pin_6		//D4
#define CLOCK_ENABLE RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE)
#define ANALOG1_PIN     GPIO_Pin_1
#define ANALOG1_PORT    GPIOA
uint16_t adcReading;
int adcFlag, adc_int_val;
unsigned  char table[]={0x02,0x9E,0x24,0x0C,0x98,0x48,0x40,0x1E,0x00,0x08,0x77,0x7c,0x39,0x5e,0x79};
int  count = 2;
const int nbrDigits= 4;
void DisplayDigit(unsigned char num, int  digit);
void DisplayNumber(int number);
unsigned int reference_solution[6], solution[6], diff[6];
int absorbed_color_coeff, absorbed_color;
unsigned int wavelength[]={380, 450, 530, 570, 601, 670};
void shiftout(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder, uint8_t val)
	uint8_t i;
	for (i = 0; i < 8; i++)
		if (bitOrder == 0)
				GPIO_WriteBit(GPIO_PORT, dataPin, !!(val & (1 << i)));
		else
				GPIO_WriteBit(GPIO_PORT, dataPin, !!(val & (1 << (7 - i))));
		GPIO_WriteBit(GPIO_PORT, CLOCKPIN, 1);
		GPIO_WriteBit(GPIO_PORT, CLOCKPIN, 0);
void DisplayNumber(int number)
	if(number == 0)
		DisplayDigit( 0, nbrDigits-1) ; // display 0 in the rightmost digit
	else
		for( int digit = nbrDigits-1; digit  >= 0; digit--)
			if(number > 0)
				DisplayDigit(number % 10, digit) ;
				number = number / 10;
void DisplayDigit(unsigned char num, int  digit)
	GPIO_WriteBit(GPIO_PORT, LATCHPIN, 0);
	shiftout(DATAPIN, CLOCKPIN, 1, table[num]);
	GPIO_WriteBit(GPIO_PORT, LATCHPIN, 1);
    if(digit == 0)
		GPIO_WriteBit(GPIO_PORT, DATA_1, 1);
		Delay_Ms(4);
		GPIO_WriteBit(GPIO_PORT, DATA_1, 0);
    else if(digit == 1)
		GPIO_WriteBit(GPIO_PORT, DATA_2, 1);
		Delay_Ms(4);
		GPIO_WriteBit(GPIO_PORT, DATA_2, 0);
    else if(digit == 2)
		GPIO_WriteBit(GPIO_PORT, DATA_3, 1);
		Delay_Ms(4);
		GPIO_WriteBit(GPIO_PORT, DATA_3, 0);
    else if(digit == 3)
		GPIO_WriteBit(GPIO_PORT, DATA_4, 1);
		Delay_Ms(4);
		GPIO_WriteBit(GPIO_PORT, DATA_4, 0);
void ADCConfig(void)
    ADC_InitTypeDef ADC_InitStructure = {0};
    GPIO_InitTypeDef GPIO_InitStructureADC = {0};
    NVIC_InitTypeDef NVIC_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
    RCC_ADCCLKConfig(RCC_PCLK2_Div8);
    GPIO_InitStructureADC.GPIO_Pin = ANALOG1_PIN;
    GPIO_InitStructureADC.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(ANALOG1_PORT, &GPIO_InitStructureADC);
    ADC_DeInit(ADC1);
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigInjecConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 1;
    ADC_Init(ADC1, &ADC_InitStructure);
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
    ADC_InjectedChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_241Cycles);
    ADC_ExternalTrigInjectedConvCmd(ADC1, DISABLE);
    NVIC_InitStructure.NVIC_IRQChannel = ADC_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
    ADC_Calibration_Vol(ADC1, ADC_CALVOL_50PERCENT);
    ADC_ITConfig(ADC1, ADC_IT_JEOC, ENABLE);
    ADC_Cmd(ADC1, ENABLE);
    ADC_ResetCalibration(ADC1);
    while (ADC_GetResetCalibrationStatus(ADC1))
    ADC_StartCalibration(ADC1);
    while (ADC_GetCalibrationStatus(ADC1))
int ADCVal(void)
	ADC_SoftwareStartInjectedConvCmd(ADC1, ENABLE);
    if(adcFlag ==1)
		adcReading = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
		adcFlag = 0;
    adc_int_val=adcReading;
	return adc_int_val;
void ADC1_IRQHandler() __attribute__((interrupt("WCH-Interrupt-fast")));
void NMI_Handler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void HardFault_Handler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void Delay_Init(void);
void Delay_Ms(uint32_t n);
int main(void)
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
    SystemCoreClockUpdate();
    Delay_Init();
    GPIO_InitTypeDef GPIO_InitStructure;
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    GPIO_InitStructure.GPIO_Pin = LED_RED | LED_GREEN | LED_BLUE ;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    GPIO_InitTypeDef GPIO_InitStructurePB;
    GPIO_InitStructurePB.GPIO_Pin = GPIO_Pin_0;
    GPIO_InitStructurePB.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_InitStructurePB.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructurePB);
    GPIO_InitTypeDef GPIO_InitStructure0 = {0};
    CLOCK_ENABLE;
    GPIO_InitStructure0.GPIO_Pin = CLOCKPIN;
    GPIO_InitStructure0.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure0.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIO_PORT, &GPIO_InitStructure0);
    GPIO_InitTypeDef GPIO_InitStructure1 = {0};
    CLOCK_ENABLE;
    GPIO_InitStructure1.GPIO_Pin = DATAPIN;
    GPIO_InitStructure1.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure1.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIO_PORT, &GPIO_InitStructure1);
    GPIO_InitTypeDef GPIO_InitStructure3 = {0};
    CLOCK_ENABLE;
    GPIO_InitStructure3.GPIO_Pin = LATCHPIN;
    GPIO_InitStructure3.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure3.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIO_PORT, &GPIO_InitStructure3);
    GPIO_InitTypeDef GPIO_InitStructure4 = {0};
    CLOCK_ENABLE;
    GPIO_InitStructure4.GPIO_Pin = DATA_1;
    GPIO_InitStructure4.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure4.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIO_PORT, &GPIO_InitStructure4);
    GPIO_InitTypeDef GPIO_InitStructure5 = {0};
    CLOCK_ENABLE;
    GPIO_InitStructure5.GPIO_Pin = DATA_2;
    GPIO_InitStructure5.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure5.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIO_PORT, &GPIO_InitStructure5);
    GPIO_InitTypeDef GPIO_InitStructure6 = {0};
    CLOCK_ENABLE;
    GPIO_InitStructure6.GPIO_Pin = DATA_3;
    GPIO_InitStructure6.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure6.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIO_PORT, &GPIO_InitStructure6);
    GPIO_InitTypeDef GPIO_InitStructure7 = {0};
    CLOCK_ENABLE;
    GPIO_InitStructure7.GPIO_Pin = DATA_4;
    GPIO_InitStructure7.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure7.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIO_PORT, &GPIO_InitStructure7);
    ADCConfig();
    GPIO_WriteBit(GPIOD, LED_RED|LED_BLUE, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_GREEN, Bit_RESET);
    Delay_Ms(500);
    reference_solution[0]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(reference_solution[0]);
    GPIO_WriteBit(GPIOD, LED_BLUE, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_RED|LED_GREEN, Bit_RESET);
    Delay_Ms(500);
    reference_solution[1]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(reference_solution[1]);
    GPIO_WriteBit(GPIOD, LED_BLUE|LED_GREEN, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_RED, Bit_RESET);
    Delay_Ms(500);
    reference_solution[2]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(reference_solution[2]);
    GPIO_WriteBit(GPIOD, LED_GREEN, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_BLUE|LED_RED, Bit_RESET);
    Delay_Ms(500);
    reference_solution[3]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(reference_solution[3]);
    GPIO_WriteBit(GPIOD, LED_RED|LED_GREEN, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_BLUE, Bit_RESET);
    Delay_Ms(500);
    reference_solution[4]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(reference_solution[4]);
    GPIO_WriteBit(GPIOD, LED_RED, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_GREEN|LED_BLUE, Bit_RESET);
    Delay_Ms(500);
    reference_solution[5]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(reference_solution[5]);
    while(GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_0)!=0)
      Delay_Ms(50);
    GPIO_WriteBit(GPIOD, LED_RED|LED_BLUE, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_GREEN, Bit_RESET);
    Delay_Ms(500);
    solution[0]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(solution[0]);
    GPIO_WriteBit(GPIOD, LED_BLUE, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_RED|LED_GREEN, Bit_RESET);
    Delay_Ms(500);
    solution[1]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(solution[1]);
    GPIO_WriteBit(GPIOD, LED_BLUE|LED_GREEN, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_RED, Bit_RESET);
    Delay_Ms(500);
    solution[2]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(solution[2]);
    GPIO_WriteBit(GPIOD, LED_GREEN, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_BLUE|LED_RED, Bit_RESET);
    Delay_Ms(500);
    solution[3]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(solution[3]);
    GPIO_WriteBit(GPIOD, LED_RED|LED_GREEN, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_BLUE, Bit_RESET);
    Delay_Ms(500);
    solution[4]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(solution[4]);
    GPIO_WriteBit(GPIOD, LED_RED, Bit_SET);
    GPIO_WriteBit(GPIOD, LED_GREEN|LED_BLUE, Bit_RESET);
    Delay_Ms(500);
    solution[5]=ADCVal();
    for(int i=0; i<150; i++)
      DisplayNumber(solution[5]);
    absorbed_color_coeff=0;
    for(int i=0; i<6; i++)
      diff[i]=solution[i]-reference_solution[i];
      if(diff[i]>diff[absorbed_color_coeff])
        absorbed_color_coeff=i;
    absorbed_color=wavelength[absorbed_color_coeff];
    for(int i=0;i<250;i++)
      DisplayNumber(absorbed_color);
void ADC1_IRQHandler()
    if (ADC_GetITStatus(ADC1, ADC_IT_JEOC) == SET)
        adcFlag = 1;
        ADC_ClearITPendingBit(ADC1, ADC_IT_JEOC);
void NMI_Handler(void)
void HardFault_Handler(void)
	while (1)
[https://github.com/lightningbolt0827/ShreyasM-TusharM\_RISC\_hai\_tho\_ISHK\_hai](https://github.com/lightningbolt0827/ShreyasM-TusharM_RISC_hai_tho_ISHK_hai)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
[PrevPrevious](https://www.vlsisystemdesign.com/parkinsense/)
[NextNext](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/colorimeter/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 11. Courses {#courses}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/basic_courses/](https://www.vlsisystemdesign.com/basic_courses/)
**Word Count:** 5,385

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## Courses taught by VSD Instructor
- [SoC planning and Design](https://www.vlsisystemdesign.com/basic_courses/#Content-b2b467768ab6a0dc9f29)
- [Sign-off analysis](https://www.vlsisystemdesign.com/basic_courses/#Content-faea41468ab6a0dc9f29)
- [Analog IP design using SKY130](https://www.vlsisystemdesign.com/basic_courses/#Content-5d205f168ab6a0dc9f29)
- [CAD/EDA Automation and Basic UNIX/IT](https://www.vlsisystemdesign.com/basic_courses/#Content-941204d68ab6a0dc9f29)
- [RISC-V, Machine Intelligence in EDA/CAD](https://www.vlsisystemdesign.com/basic_courses/#Content-4e0c90068ab6a0dc9f29)
- [Circuit Design and Layout fundamentals](https://www.vlsisystemdesign.com/basic_courses/#Content-895529f68ab6a0dc9f29)
- [RTL design, Synthesis, FPGA and Verification](https://www.vlsisystemdesign.com/basic_courses/#Content-27bdb5f68ab6a0dc9f29)
- [VLSI Interview related Course and blogs](https://www.vlsisystemdesign.com/basic_courses/#Content-3098b0168ab6a0dc9f29)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta1.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì I
VLSI ‚Äì Essential timing checks
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta2.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì II
VLSI ‚Äì Analyse your chip timing for free
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/library_char_1.jpg)
## VSD ‚Äì Library characterization and modelling ‚Äì Part 1
VLSI ‚Äì The heart of STA, PNR, CTS and Crosstalk
[Know More](https://www.udemy.com/course/vlsi-academy-library-characterization-part-1/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta_webinar.jpg)
## VSD ‚Äì Static Timing Analysis (STA) Webinar
Characterize your design performance LIVE with me, just the way the industry works
[Know More](https://www.udemy.com/course/vsd-static-timing-analysis-sta-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/signalintegrity.jpg)
## VSD ‚Äì Signal Integrity
LSI ‚Äì Real and practical steps to build chip with minimum Signal Integrity issues!!
[Know More](https://www.udemy.com/course/vlsi-academy-crosstalk/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/timing_ECO_webinar.jpg)
## VSD ‚Äì Timing ECO (engineering change order) webinar
Let's design better chips
[Know More](https://www.udemy.com/course/vsd-timing-eco-engineering-change-order-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/distributed-timing-analysis.jpg)
## VSD ‚Äì Distributed timing analysis within 100 lines of code
Distribute, divide and rule
[Know More](https://www.udemy.com/course/vsd-distributed-timing-analysis-within-100-lines-code/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta1.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì I
VLSI ‚Äì Essential timing checks
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta2.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì II
VLSI ‚Äì Analyse your chip timing for free
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/library_char_1.jpg)
## VSD ‚Äì Library characterization and modelling ‚Äì Part 1
VLSI ‚Äì The heart of STA, PNR, CTS and Crosstalk
[Know More](https://www.udemy.com/course/vlsi-academy-library-characterization-part-1/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta_webinar.jpg)
## VSD ‚Äì Static Timing Analysis (STA) Webinar
Characterize your design performance LIVE with me, just the way the industry works
[Know More](https://www.udemy.com/course/vsd-static-timing-analysis-sta-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/signalintegrity.jpg)
## VSD ‚Äì Signal Integrity
LSI ‚Äì Real and practical steps to build chip with minimum Signal Integrity issues!!
[Know More](https://www.udemy.com/course/vlsi-academy-crosstalk/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/timing_ECO_webinar.jpg)
## VSD ‚Äì Timing ECO (engineering change order) webinar
Let's design better chips
[Know More](https://www.udemy.com/course/vsd-timing-eco-engineering-change-order-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/distributed-timing-analysis.jpg)
## VSD ‚Äì Distributed timing analysis within 100 lines of code
Distribute, divide and rule
[Know More](https://www.udemy.com/course/vsd-distributed-timing-analysis-within-100-lines-code/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta1.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì I
VLSI ‚Äì Essential timing checks
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta2.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì II
VLSI ‚Äì Analyse your chip timing for free
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/library_char_1.jpg)
## VSD ‚Äì Library characterization and modelling ‚Äì Part 1
VLSI ‚Äì The heart of STA, PNR, CTS and Crosstalk
[Know More](https://www.udemy.com/course/vlsi-academy-library-characterization-part-1/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta_webinar.jpg)
## VSD ‚Äì Static Timing Analysis (STA) Webinar
Characterize your design performance LIVE with me, just the way the industry works
[Know More](https://www.udemy.com/course/vsd-static-timing-analysis-sta-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/signalintegrity.jpg)
## VSD ‚Äì Signal Integrity
LSI ‚Äì Real and practical steps to build chip with minimum Signal Integrity issues!!
[Know More](https://www.udemy.com/course/vlsi-academy-crosstalk/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/timing_ECO_webinar.jpg)
## VSD ‚Äì Timing ECO (engineering change order) webinar
Let's design better chips
[Know More](https://www.udemy.com/course/vsd-timing-eco-engineering-change-order-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/distributed-timing-analysis.jpg)
## VSD ‚Äì Distributed timing analysis within 100 lines of code
Distribute, divide and rule
[Know More](https://www.udemy.com/course/vsd-distributed-timing-analysis-within-100-lines-code/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/10/Advanced-Physical-Design-using-OpenLANE_Sky130_1.png)
## VSD Intern ‚Äì OpenRAM configuration for 4kB SRAM using Sky130Ôªø
How to configure ope-source compiler OpenRAM for 130nm technology node
[Know More](https://www.udemy.com/course/vsd-intern-openram-configuration-for-4kb-sram-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Bandgap Reference design using Sky130
LIVE labs BGR Circuit design and layout using Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-bandgap-reference-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Comparator Design using Sky130
Comparator Circuit design and layout using Sky130 foundry PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-comparator-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 1 (specifications design)
Overview of DAC Theory, Circuit and project flow
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-1/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP Design using Sky130 PDKs ‚Äì Part 2 (circuit design)Ôªø
10-bit DAC full circuit design using Xschem and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 3 (layout design)Ôªø
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì 10-bit DAC design using eSim and Sky130
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/10/Advanced-Physical-Design-using-OpenLANE_Sky130_1.png)
## VSD Intern ‚Äì OpenRAM configuration for 4kB SRAM using Sky130Ôªø
How to configure ope-source compiler OpenRAM for 130nm technology node
[Know More](https://www.udemy.com/course/vsd-intern-openram-configuration-for-4kb-sram-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Bandgap Reference design using Sky130
LIVE labs BGR Circuit design and layout using Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-bandgap-reference-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Comparator Design using Sky130
Comparator Circuit design and layout using Sky130 foundry PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-comparator-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 1 (specifications design)
Overview of DAC Theory, Circuit and project flow
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-1/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP Design using Sky130 PDKs ‚Äì Part 2 (circuit design)Ôªø
10-bit DAC full circuit design using Xschem and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 3 (layout design)Ôªø
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì 10-bit DAC design using eSim and Sky130
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/10/Advanced-Physical-Design-using-OpenLANE_Sky130_1.png)
## VSD Intern ‚Äì OpenRAM configuration for 4kB SRAM using Sky130Ôªø
How to configure ope-source compiler OpenRAM for 130nm technology node
[Know More](https://www.udemy.com/course/vsd-intern-openram-configuration-for-4kb-sram-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Bandgap Reference design using Sky130
LIVE labs BGR Circuit design and layout using Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-bandgap-reference-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Comparator Design using Sky130
Comparator Circuit design and layout using Sky130 foundry PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-comparator-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 1 (specifications design)
Overview of DAC Theory, Circuit and project flow
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-1/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP Design using Sky130 PDKs ‚Äì Part 2 (circuit design)Ôªø
10-bit DAC full circuit design using Xschem and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 3 (layout design)Ôªø
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì 10-bit DAC design using eSim and Sky130
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install open-source EDA tools
A step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-open-source-eda-tools/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install Openlane and Sky130nm PDK
Another step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-openlane-and-sky130nm-pdk/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_1.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 1
The Expert In Anything Was Once A Beginner
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_2.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 2
The Conclusion
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install open-source EDA tools
A step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-open-source-eda-tools/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install Openlane and Sky130nm PDK
Another step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-openlane-and-sky130nm-pdk/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_1.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 1
The Expert In Anything Was Once A Beginner
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_2.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 2
The Conclusion
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install open-source EDA tools
A step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-open-source-eda-tools/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install Openlane and Sky130nm PDK
Another step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-openlane-and-sky130nm-pdk/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_1.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 1
The Expert In Anything Was Once A Beginner
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_2.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 2
The Conclusion
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part1.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1a
Let's talk to computers
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1a/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part2.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1b
Computers are famous for being able to do complicated things starting from simple programs ‚Äì Let's find out HOW?
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1b/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Raven_SoC-webinar.jpg)
## VSD ‚Äì Making the Raven chip: How to design a RISC-V SoC
Building a chip is like building a city‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part1.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1a
Let's talk to computers
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1a/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part2.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1b
Computers are famous for being able to do complicated things starting from simple programs ‚Äì Let's find out HOW?
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1b/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Raven_SoC-webinar.jpg)
## VSD ‚Äì Making the Raven chip: How to design a RISC-V SoC
Building a chip is like building a city‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part1.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1a
Let's talk to computers
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1a/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part2.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1b
Computers are famous for being able to do complicated things starting from simple programs ‚Äì Let's find out HOW?
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1b/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Raven_SoC-webinar.jpg)
## VSD ‚Äì Making the Raven chip: How to design a RISC-V SoC
Building a chip is like building a city‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 1
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice_2.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 2
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design-part2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Customlayout.jpg)
## VSD ‚Äì Custom Layout
VLSI ‚Äì This is where design meets fabrication
[Know More](https://www.udemy.com/course/vlsi-academy-custom-layout/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 1
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice_2.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 2
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design-part2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Customlayout.jpg)
## VSD ‚Äì Custom Layout
VLSI ‚Äì This is where design meets fabrication
[Know More](https://www.udemy.com/course/vlsi-academy-custom-layout/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 1
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice_2.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 2
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design-part2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Customlayout.jpg)
## VSD ‚Äì Custom Layout
VLSI ‚Äì This is where design meets fabrication
[Know More](https://www.udemy.com/course/vlsi-academy-custom-layout/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/RTL-Synthesis-QA-Webinar.jpg)
## VSD ‚Äì RTL Synthesis Q&A Webinar
Here are the answers, you were looking for‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-rtl-synthesis-qa-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar-1.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-mixed-signal-risc-v-based-soc-on-fpga/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/embedded-uvm.jpg)
## VSD ‚Äì Embedded-UVM
Opensource Verification and Emulation
[Know More](https://www.udemy.com/course/vsd-embedded-uvm/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/RTL-Synthesis-QA-Webinar.jpg)
## VSD ‚Äì RTL Synthesis Q&A Webinar
Here are the answers, you were looking for‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-rtl-synthesis-qa-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar-1.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-mixed-signal-risc-v-based-soc-on-fpga/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/embedded-uvm.jpg)
## VSD ‚Äì Embedded-UVM
Opensource Verification and Emulation
[Know More](https://www.udemy.com/course/vsd-embedded-uvm/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/RTL-Synthesis-QA-Webinar.jpg)
## VSD ‚Äì RTL Synthesis Q&A Webinar
Here are the answers, you were looking for‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-rtl-synthesis-qa-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar-1.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-mixed-signal-risc-v-based-soc-on-fpga/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/embedded-uvm.jpg)
## VSD ‚Äì Embedded-UVM
Opensource Verification and Emulation
[Know More](https://www.udemy.com/course/vsd-embedded-uvm/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/interviewfaq1.jpg)
## VLSI ‚Äì Essential concepts and detailed interview guideÔªø
[Know More](https://www.vlsisystemdesign.com/vlsi-essential-concepts-and-detailed-interview-guide/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/40-questions.jpg)
## 40 Basic Questions to Prepare in Combinational CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/40-basic-questions-to-prepare-in-combinational-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/50-basic-questions.jpg)
## 50 Basic Questions to Prepare in Sequential CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/50-basic-questions-to-prepare-in-sequential-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/interviewfaq1.jpg)
## VLSI ‚Äì Essential concepts and detailed interview guideÔªø
[Know More](https://www.vlsisystemdesign.com/vlsi-essential-concepts-and-detailed-interview-guide/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/40-questions.jpg)
## 40 Basic Questions to Prepare in Combinational CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/40-basic-questions-to-prepare-in-combinational-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/50-basic-questions.jpg)
## 50 Basic Questions to Prepare in Sequential CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/50-basic-questions-to-prepare-in-sequential-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/interviewfaq1.jpg)
## VLSI ‚Äì Essential concepts and detailed interview guideÔªø
[Know More](https://www.vlsisystemdesign.com/vlsi-essential-concepts-and-detailed-interview-guide/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/40-questions.jpg)
## 40 Basic Questions to Prepare in Combinational CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/40-basic-questions-to-prepare-in-combinational-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/50-basic-questions.jpg)
## 50 Basic Questions to Prepare in Sequential CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/50-basic-questions-to-prepare-in-sequential-circuits/)
- [SoC planning and Design](https://www.vlsisystemdesign.com/basic_courses/#Content-b2b467768ab6a0dddac2)
- [Sign-off analysis](https://www.vlsisystemdesign.com/basic_courses/#Content-faea41468ab6a0dddac2)
- [Analog IP design using SKY130](https://www.vlsisystemdesign.com/basic_courses/#Content-5d205f168ab6a0dddac2)
- [CAD/EDA Automation and Basic UNIX/IT](https://www.vlsisystemdesign.com/basic_courses/#Content-941204d68ab6a0dddac2)
- [RISC-V, Machine Intelligence in EDA/CAD](https://www.vlsisystemdesign.com/basic_courses/#Content-4e0c90068ab6a0dddac2)
- [Circuit Design and Layout fundamentals](https://www.vlsisystemdesign.com/basic_courses/#Content-895529f68ab6a0dddac2)
- [RTL design, Synthesis, FPGA and Verification](https://www.vlsisystemdesign.com/basic_courses/#Content-27bdb5f68ab6a0dddac2)
- [VLSI Interview related Course and blogs](https://www.vlsisystemdesign.com/basic_courses/#Content-3098b0168ab6a0dddac2)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta1.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì I
VLSI ‚Äì Essential timing checks
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta2.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì II
VLSI ‚Äì Analyse your chip timing for free
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/library_char_1.jpg)
## VSD ‚Äì Library characterization and modelling ‚Äì Part 1
VLSI ‚Äì The heart of STA, PNR, CTS and Crosstalk
[Know More](https://www.udemy.com/course/vlsi-academy-library-characterization-part-1/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta_webinar.jpg)
## VSD ‚Äì Static Timing Analysis (STA) Webinar
Characterize your design performance LIVE with me, just the way the industry works
[Know More](https://www.udemy.com/course/vsd-static-timing-analysis-sta-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/signalintegrity.jpg)
## VSD ‚Äì Signal Integrity
LSI ‚Äì Real and practical steps to build chip with minimum Signal Integrity issues!!
[Know More](https://www.udemy.com/course/vlsi-academy-crosstalk/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/timing_ECO_webinar.jpg)
## VSD ‚Äì Timing ECO (engineering change order) webinar
Let's design better chips
[Know More](https://www.udemy.com/course/vsd-timing-eco-engineering-change-order-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/distributed-timing-analysis.jpg)
## VSD ‚Äì Distributed timing analysis within 100 lines of code
Distribute, divide and rule
[Know More](https://www.udemy.com/course/vsd-distributed-timing-analysis-within-100-lines-code/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta1.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì I
VLSI ‚Äì Essential timing checks
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta2.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì II
VLSI ‚Äì Analyse your chip timing for free
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/library_char_1.jpg)
## VSD ‚Äì Library characterization and modelling ‚Äì Part 1
VLSI ‚Äì The heart of STA, PNR, CTS and Crosstalk
[Know More](https://www.udemy.com/course/vlsi-academy-library-characterization-part-1/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta_webinar.jpg)
## VSD ‚Äì Static Timing Analysis (STA) Webinar
Characterize your design performance LIVE with me, just the way the industry works
[Know More](https://www.udemy.com/course/vsd-static-timing-analysis-sta-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/signalintegrity.jpg)
## VSD ‚Äì Signal Integrity
LSI ‚Äì Real and practical steps to build chip with minimum Signal Integrity issues!!
[Know More](https://www.udemy.com/course/vlsi-academy-crosstalk/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/timing_ECO_webinar.jpg)
## VSD ‚Äì Timing ECO (engineering change order) webinar
Let's design better chips
[Know More](https://www.udemy.com/course/vsd-timing-eco-engineering-change-order-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/distributed-timing-analysis.jpg)
## VSD ‚Äì Distributed timing analysis within 100 lines of code
Distribute, divide and rule
[Know More](https://www.udemy.com/course/vsd-distributed-timing-analysis-within-100-lines-code/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta1.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì I
VLSI ‚Äì Essential timing checks
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta2.jpg)
## VSD ‚Äì Static Timing Analysis ‚Äì II
VLSI ‚Äì Analyse your chip timing for free
[Know More](https://www.udemy.com/course/vlsi-academy-sta-checks-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/library_char_1.jpg)
## VSD ‚Äì Library characterization and modelling ‚Äì Part 1
VLSI ‚Äì The heart of STA, PNR, CTS and Crosstalk
[Know More](https://www.udemy.com/course/vlsi-academy-library-characterization-part-1/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/sta_webinar.jpg)
## VSD ‚Äì Static Timing Analysis (STA) Webinar
Characterize your design performance LIVE with me, just the way the industry works
[Know More](https://www.udemy.com/course/vsd-static-timing-analysis-sta-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/signalintegrity.jpg)
## VSD ‚Äì Signal Integrity
LSI ‚Äì Real and practical steps to build chip with minimum Signal Integrity issues!!
[Know More](https://www.udemy.com/course/vlsi-academy-crosstalk/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/timing_ECO_webinar.jpg)
## VSD ‚Äì Timing ECO (engineering change order) webinar
Let's design better chips
[Know More](https://www.udemy.com/course/vsd-timing-eco-engineering-change-order-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/distributed-timing-analysis.jpg)
## VSD ‚Äì Distributed timing analysis within 100 lines of code
Distribute, divide and rule
[Know More](https://www.udemy.com/course/vsd-distributed-timing-analysis-within-100-lines-code/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/10/Advanced-Physical-Design-using-OpenLANE_Sky130_1.png)
## VSD Intern ‚Äì OpenRAM configuration for 4kB SRAM using Sky130Ôªø
How to configure ope-source compiler OpenRAM for 130nm technology node
[Know More](https://www.udemy.com/course/vsd-intern-openram-configuration-for-4kb-sram-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Bandgap Reference design using Sky130
LIVE labs BGR Circuit design and layout using Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-bandgap-reference-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Comparator Design using Sky130
Comparator Circuit design and layout using Sky130 foundry PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-comparator-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 1 (specifications design)
Overview of DAC Theory, Circuit and project flow
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-1/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP Design using Sky130 PDKs ‚Äì Part 2 (circuit design)Ôªø
10-bit DAC full circuit design using Xschem and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 3 (layout design)Ôªø
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì 10-bit DAC design using eSim and Sky130
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/10/Advanced-Physical-Design-using-OpenLANE_Sky130_1.png)
## VSD Intern ‚Äì OpenRAM configuration for 4kB SRAM using Sky130Ôªø
How to configure ope-source compiler OpenRAM for 130nm technology node
[Know More](https://www.udemy.com/course/vsd-intern-openram-configuration-for-4kb-sram-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Bandgap Reference design using Sky130
LIVE labs BGR Circuit design and layout using Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-bandgap-reference-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Comparator Design using Sky130
Comparator Circuit design and layout using Sky130 foundry PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-comparator-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 1 (specifications design)
Overview of DAC Theory, Circuit and project flow
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-1/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP Design using Sky130 PDKs ‚Äì Part 2 (circuit design)Ôªø
10-bit DAC full circuit design using Xschem and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 3 (layout design)Ôªø
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì 10-bit DAC design using eSim and Sky130
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/10/Advanced-Physical-Design-using-OpenLANE_Sky130_1.png)
## VSD Intern ‚Äì OpenRAM configuration for 4kB SRAM using Sky130Ôªø
How to configure ope-source compiler OpenRAM for 130nm technology node
[Know More](https://www.udemy.com/course/vsd-intern-openram-configuration-for-4kb-sram-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Bandgap Reference design using Sky130
LIVE labs BGR Circuit design and layout using Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-bandgap-reference-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì Analog Comparator Design using Sky130
Comparator Circuit design and layout using Sky130 foundry PDKs
[Know More](https://www.udemy.com/course/vsd-intern-analog-comparator-design-using-sky130/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 1 (specifications design)
Overview of DAC Theory, Circuit and project flow
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-1/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP Design using Sky130 PDKs ‚Äì Part 2 (circuit design)Ôªø
10-bit DAC full circuit design using Xschem and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì DAC IP design using Sky130 PDKs ‚Äì Part 3 (layout design)Ôªø
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/09/VSD-A-complete-guide-to-install-Openlane-and-Sky130nm-PDK.png)
## VSD Intern ‚Äì 10-bit DAC design using eSim and Sky130
10-bit DAC full layout design using Magic and Sky130 PDKs
[Know More](https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install open-source EDA tools
A step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-open-source-eda-tools/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install Openlane and Sky130nm PDK
Another step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-openlane-and-sky130nm-pdk/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_1.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 1
The Expert In Anything Was Once A Beginner
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_2.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 2
The Conclusion
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install open-source EDA tools
A step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-open-source-eda-tools/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install Openlane and Sky130nm PDK
Another step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-openlane-and-sky130nm-pdk/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_1.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 1
The Expert In Anything Was Once A Beginner
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_2.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 2
The Conclusion
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install open-source EDA tools
A step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-open-source-eda-tools/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/EDA_OPHW_course.jpg)
## VSD ‚Äì A complete guide to install Openlane and Sky130nm PDK
Another step towards freedom in IC design!!
[Know More](https://www.udemy.com/course/vsd-a-complete-guide-to-install-openlane-and-sky130nm-pdk/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_1.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 1
The Expert In Anything Was Once A Beginner
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/tcl_2.jpg)
## VSD ‚Äì TCL programming ‚Äì From novice to expert ‚Äì Part 2
The Conclusion
[Know More](https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert-part-2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part1.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1a
Let's talk to computers
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1a/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part2.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1b
Computers are famous for being able to do complicated things starting from simple programs ‚Äì Let's find out HOW?
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1b/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Raven_SoC-webinar.jpg)
## VSD ‚Äì Making the Raven chip: How to design a RISC-V SoC
Building a chip is like building a city‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part1.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1a
Let's talk to computers
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1a/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part2.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1b
Computers are famous for being able to do complicated things starting from simple programs ‚Äì Let's find out HOW?
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1b/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Raven_SoC-webinar.jpg)
## VSD ‚Äì Making the Raven chip: How to design a RISC-V SoC
Building a chip is like building a city‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part1.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1a
Let's talk to computers
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1a/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/RISC-V%20Part2.webp)
## VSD ‚Äì RISCV : Instruction Set Architecture (ISA) ‚Äì Part 1b
Computers are famous for being able to do complicated things starting from simple programs ‚Äì Let's find out HOW?
[Know More](https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1b/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Raven_SoC-webinar.jpg)
## VSD ‚Äì Making the Raven chip: How to design a RISC-V SoC
Building a chip is like building a city‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 1
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice_2.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 2
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design-part2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Customlayout.jpg)
## VSD ‚Äì Custom Layout
VLSI ‚Äì This is where design meets fabrication
[Know More](https://www.udemy.com/course/vlsi-academy-custom-layout/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 1
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice_2.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 2
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design-part2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Customlayout.jpg)
## VSD ‚Äì Custom Layout
VLSI ‚Äì This is where design meets fabrication
[Know More](https://www.udemy.com/course/vlsi-academy-custom-layout/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 1
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/circuitdesign_spice_2.jpg)
## VSD ‚Äì Circuit Design & SPICE Simulations ‚Äì Part 2
Learn how things got started in VLSI
[Know More](https://www.udemy.com/course/vlsi-academy-circuit-design-part2/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Customlayout.jpg)
## VSD ‚Äì Custom Layout
VLSI ‚Äì This is where design meets fabrication
[Know More](https://www.udemy.com/course/vlsi-academy-custom-layout/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/RTL-Synthesis-QA-Webinar.jpg)
## VSD ‚Äì RTL Synthesis Q&A Webinar
Here are the answers, you were looking for‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-rtl-synthesis-qa-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar-1.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-mixed-signal-risc-v-based-soc-on-fpga/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/embedded-uvm.jpg)
## VSD ‚Äì Embedded-UVM
Opensource Verification and Emulation
[Know More](https://www.udemy.com/course/vsd-embedded-uvm/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/RTL-Synthesis-QA-Webinar.jpg)
## VSD ‚Äì RTL Synthesis Q&A Webinar
Here are the answers, you were looking for‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-rtl-synthesis-qa-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar-1.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-mixed-signal-risc-v-based-soc-on-fpga/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/embedded-uvm.jpg)
## VSD ‚Äì Embedded-UVM
Opensource Verification and Emulation
[Know More](https://www.udemy.com/course/vsd-embedded-uvm/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/RTL-Synthesis-QA-Webinar.jpg)
## VSD ‚Äì RTL Synthesis Q&A Webinar
Here are the answers, you were looking for‚Ä¶.
[Know More](https://www.udemy.com/course/vsd-rtl-synthesis-qa-webinar/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/pipelining_riscv_webinar-1.jpg)
## VSD ‚Äì Pipelining RISC-V with Transaction-Level Verilog
Front end VLSI design can‚Äôt get easier than this
[Know More](https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Mixed%20signal%20SoC.jpeg)
## VSD ‚Äì Mixed-signal RISC-V based SoC on FPGA
FPGA flow for Mixed Signal SoC with RISC-V based core and PLL IP
[Know More](https://www.udemy.com/course/vsd-mixed-signal-risc-v-based-soc-on-fpga/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/embedded-uvm.jpg)
## VSD ‚Äì Embedded-UVM
Opensource Verification and Emulation
[Know More](https://www.udemy.com/course/vsd-embedded-uvm/?couponCode=ST20MT50724)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/interviewfaq1.jpg)
## VLSI ‚Äì Essential concepts and detailed interview guideÔªø
[Know More](https://www.vlsisystemdesign.com/vlsi-essential-concepts-and-detailed-interview-guide/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/40-questions.jpg)
## 40 Basic Questions to Prepare in Combinational CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/40-basic-questions-to-prepare-in-combinational-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/50-basic-questions.jpg)
## 50 Basic Questions to Prepare in Sequential CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/50-basic-questions-to-prepare-in-sequential-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/interviewfaq1.jpg)
## VLSI ‚Äì Essential concepts and detailed interview guideÔªø
[Know More](https://www.vlsisystemdesign.com/vlsi-essential-concepts-and-detailed-interview-guide/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/40-questions.jpg)
## 40 Basic Questions to Prepare in Combinational CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/40-basic-questions-to-prepare-in-combinational-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/50-basic-questions.jpg)
## 50 Basic Questions to Prepare in Sequential CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/50-basic-questions-to-prepare-in-sequential-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/interviewfaq1.jpg)
## VLSI ‚Äì Essential concepts and detailed interview guideÔªø
[Know More](https://www.vlsisystemdesign.com/vlsi-essential-concepts-and-detailed-interview-guide/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/40-questions.jpg)
## 40 Basic Questions to Prepare in Combinational CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/40-basic-questions-to-prepare-in-combinational-circuits/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/50-basic-questions.jpg)
## 50 Basic Questions to Prepare in Sequential CircuitsÔªø
[Know More](https://www.vlsisystemdesign.com/50-basic-questions-to-prepare-in-sequential-circuits/)
SoC planning and Design
Sign-off analysis
Analog IP design using SKY130
CAD/EDA Automation and Basic UNIX/IT
RISC-V, Machine Intelligence in EDA/CAD
Circuit Design and Layout fundamentals
RTL design, Synthesis, FPGA and Verification
VLSI Interview related Course and blogs
SoC planning and Design
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/pd.jpg)
## VSD ‚Äì Physical Design Flow
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/cts1.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 1
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=ENDOFDECEMBER)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD ‚Äì Clock Tree Synthesis ‚Äì Part 2
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SoC-Design-of-the-PicoRV32-RISCV-micro-processor.jpg)
## VSD ‚Äì SoC Design of the PicoRV32 RISCV micro-processor
VLSI ‚Äì Building a chip is like building a city!!
[Know More](https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=NVDPRODIN35)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/CTS2.jpg)
## VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130
Mixed signal Physical Design labs using OpenLANE/Sky130
[Know More](https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=NVDPRODIN35)
Sign-off analysis
Analog IP design using SKY130
CAD/EDA Automation and Basic UNIX/IT
RISC-V, Machine Intelligence in EDA/CAD
Circuit Design and Layout fundamentals
RTL design, Synthesis, FPGA and Verification
VLSI Interview related Course and blogs
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/basic_courses/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 12. Digital VLSI SoC design¬†and¬†planning {#digital-vlsi-soc-design-and-planning}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/digital-vlsi-soc-design-and-planning/](https://www.vlsisystemdesign.com/digital-vlsi-soc-design-and-planning/)
**Word Count:** 2,159

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/logo-nasscom-1024x228.png)
## Digital VLSI SoC
## Design and Planning
## (Duration - 2 Weeks)
Welcome to the fascinating universe of Physical Design or PnR (Place and Route), where the pulse of every IC design cycle beats. Imagine transforming a bare RTL netlist into a masterpiece of engineering, the final tape-out. Each stage in the PnR process is a new chapter filled with unique challenges and revelations.
## Overview
Welcome to the fascinating universe of Physical Design or PnR (Place and Route), where the pulse of every IC design cycle beats. Imagine transforming a bare RTL netlist into a masterpiece of engineering, the final tape-out. Each stage in the PnR process is a new chapter filled with unique challenges and revelations.
Do you find yourself asking, ‚Äú **What are these obstacles?**‚Äù ‚Äú **How does this intricate process work?**‚Äù ‚Äú **Could I actually create my own chip?**‚Äù If these questions ignite your curiosity and you‚Äôre passionate about delving into the ASIC design flow, your adventure starts here!
Coupled with the inception of Openlane flow, a fully automated RTL2GDSII process, we‚Äôre closer than ever to realizing the dream of ‚Äúan IC for everyone.‚Äù
Get ready for the ultimate workshop on SoC design planning using the revolutionary Google-SkyWater 130nm process node within the OpenLANE flow.
## This workshop is your gateway to:
- Crafting and characterizing standard cells.
- Gaining practical experience in the Physical Design domain.
- Generating a complete GDSII from an RTL netlist.
- Diving into and enriching the open-source EDA landscape.
## Seize this unparalleled opportunity to transform your passion into expertise!
## Testimonials
Successfully completed a tape-out as part of the MPW3 shuttle, sponsored by Google and SkyWater Technology Foundry, after participating in the eSim marathon 2021 organized by FOSSEE and VLSI System Design. Utilized open-source software like eSim and MAGIC for schematic design, simulation, and layout, with the project being part of a larger movement to encourage youth in chip fabrication and design. [**Read More**](https://www.linkedin.com/posts/sumanto-kar-0424391a9_mpw3-shuttle-esim-activity-7083368153233113088-9oPL?utm_source=share&utm_medium=member_desktop)
![Sumanto Kar](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Sumanto-Kar.jpeg)
Sumanto KarSr. Project Technical Assistant \| M. Tech. Student IEOR, IIT Bombay
![Partha Singha Roy](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Partha-Singha-Roy.jpeg)
Partha Singha RoyElectronics Hobbyist
VSD-HDP program, starting from discovering Kunal Ghosh's VLSI courses to successfully completing a design for tape-out. This program, marked by mentorship from industry experts, rigorous learning, and a focus on self-guided study, culminated in a successful project submission.the value of program is $1000, emphasize in professional growth, networking, and skill development in ASIC design. [**Read More**](https://www.linkedin.com/pulse/how-my-first-vsd-hdp-mohammad-amin-nili/?trackingId=3o4h6JWDT1S9iryELcyzxQ%3D%3D)
![Mohammad A Nili](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Mohammad-Amin-Nili.jpeg)
Mohammad A NiliR&D Manager, Tehran Branch
Syed ImaduddinStudent
Excitedly announces being one of the 40 selected designs for the Google sponsored MPW shuttle by Efabless Corporation and SkyWater Technology Foundry, receiving fabricated chips and test equipment. Credits the achievement to the mentorship of Kunal Ghosh and the opportunities provided by VSD platforms. [**Read More**](https://www.linkedin.com/posts/dr-skandha-deepsita-s-027433ba_thankyou-gratitude-team-activity-7022554073438593024-ui9t?utm_source=share&utm_medium=member_desktop)
Dr. Skandha Deepsita SSenior Physical Design Engineer Lemurian Labs
Successfully completed a tape-out as part of the MPW3 shuttle, sponsored by Google and SkyWater Technology Foundry, after participating in the eSim marathon 2021 organized by FOSSEE and VLSI System Design. Utilized open-source software like eSim and MAGIC for schematic design, simulation, and layout, with the project being part of a larger movement to encourage youth in chip fabrication and design. [**Read More**](https://www.linkedin.com/posts/sumanto-kar-0424391a9_mpw3-shuttle-esim-activity-7083368153233113088-9oPL?utm_source=share&utm_medium=member_desktop)
![Sumanto Kar](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Sumanto-Kar.jpeg)
Sumanto KarSr. Project Technical Assistant \| M. Tech. Student IEOR, IIT Bombay
![Partha Singha Roy](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Partha-Singha-Roy.jpeg)
Partha Singha RoyElectronics Hobbyist
## **5** compelling reasons to join this workshop
- VSD Product-Based Skilling Advantage
- RISC-V chips and VSDSquadron board built by VSD Student community
- Get access to 60+ VSD inhouse IPs built by VSD Student community
- Chip Tapeout-Oriented Approach using VSD RTL2GDS Flow
- VSDemphasizes chip tapeout
- Focus on real-life scenarios that culminate in tapeout
- Offer more practical experience.
- Zero Fees for Tools
- EDA toolchain is open source
- Lifetime access with unlimited licenses
- Continue learning and designing even after the program concludes
- Career Opportunities
- Industry recognition for participants who have experience in chip tapeout
- Understand how Time-to-market is crucial in this field
- Opportunity to work directly on advanced analog, mixed-signal and RISC-V projects
- Cloud-Based Flexibility
- Self-paced learning
- Simple login to week's lectures and labs
- 24/7 Slack channel with over 150 teaching assistants
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Certificate.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Certificate.png)
## Curriculum
- Introduction to open-source EDA tools and 130nm PDKs
- Floorplanning and Standard cell design
- Designing and Characterizing a Library Cell
- Pre-Layout Timing Analysis and Clock Tree Synthesis
- The Final Leap: From RTL2GDS
## Join us for this transformative journey and turn your fascination into tangible skills in the ever-evolving world of IC design!
[![VSD-IAT_IPDesign_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/VSD-IAT_IPDesign_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/VSD-IAT_IPDesign_800x500.png)
[![VSD-IAT_Learning-Pattern_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/VSD-IAT_Learning-Pattern_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/VSD-IAT_Learning-Pattern_800x500.png)
## Tools
Here‚Äôs a sneak peek at the powerful open-source tools you‚Äôll be mastering, each a key player in the transformative journey of IC design:
- Yosys Synthesis Suite
- OpenLANE RTL2GDS digital design suite
- NGSpice for Characterization
- Magic for Layout and Floor planning
- OpenSTA for Static timing analysis
## Lab Exercises
- RISC-V core synthesis
- ASIC design flow
- CMOS transient analysis
- Static timing analysis
- Layout and characterization
## Projects
- RISC-V based core Picorv32 implementation and characterization
[![Expert-Suggestions_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Expert-Suggestions_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Expert-Suggestions_800x500.png)
[![Silicon-Prooven-Training_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Silicon-Prooven-Training_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Silicon-Prooven-Training_800x500.png)
[![Final_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Final_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Final_800x500.png)
[![NasscomVSDIAT_Workshop-Flow_343x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/NasscomVSDIAT_Workshop-Flow_343x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/NasscomVSDIAT_Workshop-Flow_343x500.png)
[![Expert-Suggestions_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Expert-Suggestions_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Expert-Suggestions_800x500.png)
[![Silicon-Prooven-Training_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Silicon-Prooven-Training_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Silicon-Prooven-Training_800x500.png)
[![Final_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Final_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Final_800x500.png)
[![NasscomVSDIAT_Workshop-Flow_343x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/NasscomVSDIAT_Workshop-Flow_343x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/NasscomVSDIAT_Workshop-Flow_343x500.png)
## VSD Participants Profile
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)
## Delivery Mode
We‚Äôve tailored every aspect of the workshop to ensure an effective and enjoyable learning journey:
- Easy-to-access labs, available through a virtual box image
- Insightful Lectures on an Innovative VSD-IAT LMS Platform
- Round-the-Clock Q&A Support on Slack
- Daily Check-in Calls for Direct Interaction
## Eligibility
Fresher or recently graduated or experienced professionals looking to brush fundamentals.
Atleast BE/BTech/ME/MTech or equivalent.
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Instructor Profile
Meet Your Guides to the World of VLSI Design
Kunal Ghosh
Timothy Edwards
Mohammed Shalan
Kunal Ghosh
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/Kunal-512x512-1-300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of **VLSI System Design (VSD) Corp. Pvt. Ltd**., stands at the forefront of online **open-source EDA** and hardware design education, particularly in the realm of RISC-V.
With a portfolio of 50 top-tier VLSI online courses, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality **open-source Analog/Digital IPs**, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he specialized in VLSI & Nano-electronics, with a focus on **sub-100nm Electron Beam Lithography** Optimization techniques.
Timothy Edwards
Mohammed Shalan
## FAQ
### What's the cost to register?
### Can I participate according to my schedule?
Absolutely! The workshop is hosted on the VSD-IAT cloud platform, offering flexibility to log in at your convenience. The platform is accessible 24 hours a day during the two weeks duration of the workshop.
### I'm a second-year engineering student. Is this workshop suitable for me?
Definitely! We welcome learners of all ages and backgrounds. Our previous RISC-V workshop included students as young as those in 8th grade. This workshop, while advanced in title, starts with the basics to ensure a solid foundational understanding.
### Can experienced system designers join to refresh their knowledge?
This workshop is primarily designed for newcomers to the field of VLSI. However, experienced professionals interested in sharing their expertise with students are more than welcome to join.
### Will I have access to the workshop content after it ends?
Yes, you will receive lifetime access to all lab files. However, access to the videos and the VSD-IAT platform will end with the workshop.
### Do I need to install any software for the labs?
No, all labs will be conducted on the VSD-IAT cloud platform using a Linux Terminal with all necessary tools pre-installed. Post-workshop, we will provide scripts for you to install these tools on your own computer for further practice and revision.
### How are the labs distributed for this workshop?
Labs will be shared via a virtual box image. You'll receive detailed instructions on accessing and using this image a day before the workshop starts.
### What platform is used for the lectures?
Lectures will be delivered through the VSD-IAT LMS platform. This platform allows you to access course materials and interact with the content at your own pace.
### Is there support available during the workshop?
Yes, our instructors and Teaching Assistants are available 24/7 on Slack throughout the 14-day workshop to answer questions, provide clarifications, and help.
### Is there a specific time for addressing urgent issues?
Indeed, there's a daily one-hour sync-up call during the workshop. This is a valuable time for discussing any immediate issues, challenges, and for receiving direct guidance from instructors and TAs.
### Is the workshop flexible for asynchronous participation?
Yes, the workshop is hosted on a cloud-based platform, allowing you to access materials and complete tasks at your convenience, ensuring flexibility in your learning schedule.
## Boards
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD_Squadron1-TBG.png)](https://www.vlsisystemdesign.com/vsdsquadron/)
### [VSDSquadron RISC-V and VLSI Chip Design Educational Board](https://www.vlsisystemdesign.com/vsdsquadron/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD_mini-TBG-e1707895327660.png)](https://www.vlsisystemdesign.com/vsdsquadronmini/)
### [VSDSquadron Mini RISC-V Development kit](https://www.vlsisystemdesign.com/vsdsquadronmini/)
## Registration Fee
Digital VLSI SoC
[‚Çπ999](https://rzp.io/rzp/vsdiatnasscom25)
[$15](https://rzp.io/rzp/vsdiatnasscom25usd)
- 30 Jul - 12 Aug 2025
- Duration: 2 Weeks
Welcome to the fascinating universe of Physical Design or PnR (Place and Route), where the pulse of every IC design cycle beats.
**Next Cohort will start in**
00Days
00Hours
00Minutes
00Seconds
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/digital-vlsi-soc-design-and-planning/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/digital-vlsi-soc-design-and-planning/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/digital-vlsi-soc-design-and-planning/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/digital-vlsi-soc-design-and-planning/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Vartha-loka-logo.png.webp)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/digital-vlsi-soc-design-and-planning/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 13. Hackathon {#hackathon}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/hackathon/](https://www.vlsisystemdesign.com/hackathon/)
**Word Count:** 678

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSD Hackathon Series
Jun 2025
Jan 2025
Dec 2024
Nov 2024
Jul 2024
Jun 2024
Oct 2023
Mar 2023
Sep 2022
Jul 2022
Mar 2022
Feb 2022
Jun 2021
Apr 2020
Jun 2025
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Sense2Scale%20Website%20Flyer-724x1024.png.webp)](https://elciatechsummit.in/hackathon-2025/)
ELCIA Sense2Scale Hackathon
Build TRL-8 Sensor Hackathon for India
Jan 2025
Dec 2024
Nov 2024
Jul 2024
Jun 2024
Oct 2023
Mar 2023
Sep 2022
Jul 2022
Mar 2022
Feb 2022
Jun 2021
Apr 2020
## Upcoming Events
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/DIR-V%202025Flyer.jpeg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/DIR-V%202025Flyer.jpeg)
[Know More](https://dirv.iitm.ac.in/)
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/hackathon/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/hackathon/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/hackathon/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/hackathon/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/hackathon/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 14. Home Automation Using Arduino IOT Cloud {#home-automation-using-arduino-iot-cloud}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/home-automation-using-arduino-iot-cloud/](https://www.vlsisystemdesign.com/home-automation-using-arduino-iot-cloud/)
**Word Count:** 1,951

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/home-automation-1.jpeg)
# Home Automation Using Arduino IOT Cloud
## **Overview**
In this project, we build a system that utilizes CH32V003 RISC-V processor and the Arduino IOT cloud to convert traditional home appliances into IoT-enabled devices. The system incorporates the ESP32 for its built-in Wi-Fi and Bluetooth capabilities. When the user sends an ON/OFF command through the Arduino IOT cloud app/web application, the signal is transmitted to the ESP32 via Wi-Fi, which then activates a GPIO port in the VSDsquardron mini. This signal controls a servo motor connected to the VSDsquadron mini, allowing for remote operation of the home appliances. By integrating the Arduino IOT cloud with the CH32V003 RISC-V processor and ESP32, users can conveniently manage their appliances from anywhere using a smartphone or tablet. This enhances user convenience, improves energy efficiency by enabling remote power management, and adds a layer of automation to household tasks. Additionally, the use of IoT technology increases the versatility and functionality of conventional home appliances, aligning them with modern smart home standards.
## **Components Required**
- CH32V003X
- ESP32
- Servo Motors (SG90)
- Jumper Wires
The CH32V003 RISC-V processor, employed in this project, operates at voltages between 1.8V to 3.6V, featuring GPIO pins for interfacing with external devices and supporting communication protocols like SPI, I2C, and UART. The ESP32 utilized in the system typically operates at 3.3V or 5V, acting as interface to connect to the cloud making use of its built in WIFI capabilities. The servo motor (SG90), integral to the project, operates within a voltage range of 4.8V to 6V and responds to PWM signals for position control, drawing current proportional to load and torque requirements. These electrical properties ensure compatibility and effective integration of components, facilitating the automated operation of home appliances.
## **Circuit Connection:**
The servo motor is connected to the CH32V003 processor as follows: The control pin (usually marked as PWM) of the servo motor, which receives PWM signals to control its position, is connected to the PD2 pin of the CH32V003 processor. Additionally, the VCC pin of the servo motor is connected to the appropriate voltage supply pin (VCC) on the processor, while the GND pin of the motor is connected to the ground pin (GND) of the processor. This setup allows the CH32V003 processor to send PWM signals to the servo motor via the PD4 pin, thereby controlling its rotation and enabling the automated ON/OFF action required.
The ESP32 is connected to PD2 pin of VSDsquadron mini from pin D4. ESP32 receives the command over Wi-Fi which in turn tells us to turn on/off the devices. This command is passed as a Boolean signal from ESP to VSDsquadron mini over this connection. This signal in turn acts as input for the servo motor indicating either to switch ON/OFF.
## **Pinout Diagram for Smart Door:**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Pinout-Diagram-for-Smart-Door.png)
## **Table for Pin connection:**
| **Servo Motor (SG90)** | C **CH32V003x** |
| --- | --- |
| VCC (Red Wire) | VIN |
| PWM (Blue Wire) | PD4 |
| GND (Black Wire) | GND |
| **ESP32** | **CH32V000x** |
| --- | --- |
| D4 | PD2 |
## How to Program:
We program the VSDsquadron mini using Arduino IDE as we also use Arduino IDE for programming ESP32. It should be noted that simpler programs achieved through Arduino IDE consumes more memory. For the purpose for streamline, we use Arduino IDE here. The necessary libraries and packages should be installed for running the code. You can refer to this [GitHub repo](https://github.com/openwch/ch32v003) for installing necessary packages for CH32V0003. Similarly install the necessary packages for ESP32 in the Arduino IDE.
The below code block configures the pins of VSDsquardon mini. Pin PD4 is servo pin connected to control pin of servo motor.¬† PD2 is the configured as input pin.
#defineSERVO_PIN PD4
#defineINPUT_PIN PD2
voidsetup()
  pinMode(SERVO_PIN, OUTPUT);
  pinMode(INPUT_PIN, INPUT);
  digitalWrite(SERVO_PIN, LOW); // Set the initial position of the servo to 90 degrees
This function initializes the PWM output to control the servo motor. The loop function is constantly looking for change in pin PD2(input pin). If the we receive high on the input pin, the enter a loop which controls the PWM to make the servo rotate from its initial position of 90 deg to 150 deg and back to its initial position of 90 degrees. If the previous state was high and the input pin changes to low, the servo enters a loop which uses PWM to make it rotate from 90 deg to 10 deg and back to its initial position of 90 degrees.
voidloop()
  staticboolprevInputState = LOW; // Variable to store the previous state of the input pin
  // Read the current state of the input pin
  boolcurrentInputState = digitalRead(INPUT_PIN);
  // Check if the input pin transitioned from LOW to HIGH
  if(currentInputState == HIGH &&prevInputState == LOW){
    // Sweep the servo from 90 to 150 degrees
    for(int angle = 90; angle <= 150; angle++){
      intpulseWidth = map(angle, 0, 180, 500, 2500); // Map the angle to the PWM pulse width
      digitalWrite(SERVO_PIN, HIGH);
      delayMicroseconds(pulseWidth);
      digitalWrite(SERVO_PIN, LOW);
      delay(15);
    // Return the servo to the initial position (90 degrees)
    digitalWrite(SERVO_PIN, HIGH);
    delayMicroseconds(1500); // Set the pulse width for 90 degrees
    digitalWrite(SERVO_PIN, LOW);
    delay(15);
  // Check if the input pin transitioned from HIGH to LOW
  if(currentInputState == LOW &&prevInputState == HIGH){
    // Sweep the servo from 90 to 30 degrees
    for(int angle = 90; angle >= 10; angle--){
      intpulseWidth = map(angle, 0, 180, 500, 2500); // Map the angle to the PWM pulse width
      digitalWrite(SERVO_PIN, HIGH);
      delayMicroseconds(pulseWidth);
      digitalWrite(SERVO_PIN, LOW);
      delay(15);
    // Return the servo to the initial position (90 degrees)
    digitalWrite(SERVO_PIN, HIGH);
    delayMicroseconds(1500); // Set the pulse width for 90 degrees
    digitalWrite(SERVO_PIN, LOW);
    delay(15);
The below code is for setting up the ESP32 for it to work via wifi. This code block is for setting up the required header files for creating the necessary parameters to setup the Arduino ‚Äúthing‚Äù.
#include<ArduinoIoTCloud.h>
#include<Arduino_ConnectionHandler.h>
constchar DEVICE_LOGIN_NAME[]  = ;
constcharSSID[]               = ;    // Network SSID (name)
constcharPASS[]               = ;    // Network password (use for WPA, or use as key for WEP)
constchar DEVICE_KEY[]  = ;    // Secret device password
voidonButtonChange();
bool button;
voidinitProperties(){
  ArduinoCloud.setBoardId(DEVICE_LOGIN_NAME);
  ArduinoCloud.setSecretDeviceKey(DEVICE_KEY);
  ArduinoCloud.addProperty(button, READWRITE, ON_CHANGE, onButtonChange);
WiFiConnectionHandlerArduinoIoTPreferredConnection(SSID, PASS);
The ‚ÄúthingProperties‚Äù contains all the necessary parameters to setup the system to work via cloud like the device name, SSID for the network you are using to connect through Wi-Fi, the network password and the secret key that is created when setting up the Arduino ‚ÄúThing‚Äù. The setup function configures the pin 4 as output which will be connected to the VSDsquadron mini. The baud rate is set to 9600. The onButtonChange function looks for the state of the button variable which is virtual pin created using Arduino ‚ÄúTHING‚Äù. If we get high on, it sets the output pin 4 as high.
#include"thingProperties.h"
voidsetup(){
  // Initialize serial and wait for port to open:
  Serial.begin(9600);
  pinMode(4,OUTPUT);
  // This delay gives the chance to wait for a Serial Monitor without blocking if none is found
  delay(1500);
  // Defined in thingProperties.h
  initProperties();
  // Connect to Arduino IoT Cloud
  ArduinoCloud.begin(ArduinoIoTPreferredConnection);
     The following function allows you to obtain more information
     related to the state of network and IoT Cloud connection and errors
     the higher number the more granular information you‚Äôll get.
     The default is 0 (only errors).
     Maximum is 4
  setDebugMessageLevel(2);
  ArduinoCloud.printDebugInfo();
voidloop(){
  ArduinoCloud.update();
  // Your code here
  Since Button is READ_WRITE variable, onButtonChange() is
  executed every time a new value is received from IoT Cloud.
voidonButtonChange()  {
  // Add your code here to act upon Button change
  if(button == 1){
    digitalWrite(4,HIGH);
  else{
    digitalWrite(4,LOW);
## **System setup ‚Äì Working**
In our home automation project utilizing the CHV320003 system, servo motors play a pivotal role in enabling precise and automated control over various household devices. When we receive a high signal on input pin PD2 on VSDsquadron mini, it acts as control signal to indicate the servo motor to turn ON the home appliance switch where, the servo motor goes from its initial position of 90 degrees to 150 degrees and back to its initial position of 90 degrees.When we encounter a low signal on the input pin given that the pin was in high state before, the servo goes from its initial position of 90 degrees to 10 degrees and back to 90 degrees. This completes the switch OFF action in traditional home appliances. Both the high and low signals to the input pin in VSDsquadron comes from ESP32 which is connected to the cloud using the built in Wi-Fi functionality. The ON/OFF is performed either with the Arduino IOT web application or the mobile application. This whole system coverts your traditional home appliances into IOT enabled home appliances.
## **VSDsquadron mini ‚Äì Code**
#defineSERVO_PIN PD4
#defineINPUT_PIN PD2
voidsetup(){
  pinMode(SERVO_PIN, OUTPUT);
  pinMode(INPUT_PIN, INPUT);
  digitalWrite(SERVO_PIN, LOW); // Set the initial position of the servo to 90 degrees
voidloop(){
  staticboolprevInputState = LOW; // Variable to store the previous state of the input pin
  // Read the current state of the input pin
  boolcurrentInputState = digitalRead(INPUT_PIN);
  // Check if the input pin transitioned from LOW to HIGH
  if(currentInputState == HIGH &&prevInputState == LOW){
    // Sweep the servo from 90 to 150 degrees
    for(int angle = 90; angle <= 150; angle++){
      intpulseWidth = map(angle, 0, 180, 500, 2500); // Map the angle to the PWM pulse width
      digitalWrite(SERVO_PIN, HIGH);
      delayMicroseconds(pulseWidth);
      digitalWrite(SERVO_PIN, LOW);
      delay(15);
    // Return the servo to the initial position (90 degrees)
    digitalWrite(SERVO_PIN, HIGH);
    delayMicroseconds(1500); // Set the pulse width for 90 degrees
    digitalWrite(SERVO_PIN, LOW);
    delay(15);
  // Check if the input pin transitioned from HIGH to LOW
  if(currentInputState == LOW &&prevInputState == HIGH){
    // Sweep the servo from 90 to 30 degrees
    for(int angle = 90; angle >= 10; angle--){
      intpulseWidth = map(angle, 0, 180, 500, 2500); // Map the angle to the PWM pulse width
      digitalWrite(SERVO_PIN, HIGH);
      delayMicroseconds(pulseWidth);
      digitalWrite(SERVO_PIN, LOW);
      delay(15);
    // Return the servo to the initial position (90 degrees)
    digitalWrite(SERVO_PIN, HIGH);
    delayMicroseconds(1500); // Set the pulse width for 90 degrees
    digitalWrite(SERVO_PIN, LOW);
    delay(15);
   // Update the previous input state
  prevInputState = currentInputState;
## **ESP32 Code**
#include"thingProperties.h"
voidsetup(){
  // Initialize serial and wait for port to open:
  Serial.begin(9600);
  pinMode(4,OUTPUT);
  // This delay gives the chance to wait for a Serial Monitor without blocking if none is found
  delay(1500);
  // Defined in thingProperties.h
  initProperties();
  // Connect to Arduino IoT Cloud
  ArduinoCloud.begin(ArduinoIoTPreferredConnection);
  setDebugMessageLevel(2);
  ArduinoCloud.printDebugInfo();
voidloop(){
  ArduinoCloud.update();
  // Your code here
  Since Button is READ_WRITE variable, onButtonChange() is
  executed every time a new value is received from IoT Cloud.
voidonButtonChange()  {
  // Add your code here to act upon Button change
  if(button == 1){
    digitalWrite(4,HIGH);
  else{
    digitalWrite(4,LOW);
## **Application video:**
Here is the demonstration of the application
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
[PrevPrevious](https://www.vlsisystemdesign.com/the-power-of-an-intense-vlsi-program-by-sfal-vsd/)
[NextNext](https://www.vlsisystemdesign.com/over-the-airota-programmer-for-vsdsquadron-mini-board-using-nodemcu-1-0-esp-12e/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/home-automation-using-arduino-iot-cloud/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 15. Home safety system {#home-safety-system}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/home-safety-system/](https://www.vlsisystemdesign.com/home-safety-system/)
**Word Count:** 1,070

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Home-safety-system-Circuit-connection-diagram-1024x463.png)
# Home safety system
## Introduction
Our home safety system integrates a smart lock and a burglar detection mechanism to enhance your home‚Äôs security. The smart lock operates with a password entry system, allowing only authorized individuals to unlock the door. In addition, the burglar detector monitors the premises when the house is locked. If an intruder is detected, the system triggers an alarm to alert you immediately. This dual-layered approach ensures robust protection against unauthorized access and potential break-ins.
## Overview
The home safety system showcased here introduces an innovative solution utilizing a VSD Squadron Mini Developement Board, an IR sensor, a piezo buzzer and a Servo Motor. It essentially comprises of a smart door lock using a keypad and a servo motor, and a burglar detection system using an IR sensor and piezo buzzer.
- If the password entered by the user on the keypad is correct, the servo motor opens the door to allow entry into the house.
- If the password entered is incorrect, the user is denied entry into the house and the door remains closed.
- If the door is closed and movement is detected in the house using the IR sensor, the piezo buzzer alarms the home owner that there is a potential burglar who has brached into the house.
- If the password is entered correctly and the door is open, the IR sensor is switched off to avoid wrong detection.
## Components Required:
- VSD Squadron Mini developement board with CH32V003F4U6 chip with 32-bit RISC-V core based on RV32EC instruction set
- IR sensor
- Keypad
- Servo motor
- Piezo buzzer
- Breadboard
- Jumper Wires
## Circuit connection diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Home-safety-system-Circuit-connection-diagram-1024x463.png)
## Table for pin connection
| IR sensor | VSD Squadron Mini |
| --- | --- |
| VCC | 5V |
| GND | GND |
| OUT | PD4 |
| Servo motor | VSD Squadron Mini |
| --- | --- |
| PWM | PD0 |
| 5V | 5V |
| GND | GND |
| Piezo buzzer | VSD Squadron Mini |
| --- | --- |
| Positive | PD5 |
| GND | GND |
| Keypad | VSD Squadron Mini |
| --- | --- |
| R1 | PD7 |
| R2 | PD6 |
| R3 | PD5 |
| R4 | None |
| C1 | PD3 |
| C2 | PD2 |
| C3 | PD1 |
## Code
#include <ch32v00x.h>
#include <debug.h>
#define BUZZ_GPIO_PORT GPIOD
#define BUZZ_GPIO_PIN GPIO_Pin_5
#define BUZZ_CLOCK_ENABLE RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE)
#define IR_GPIO_PORT GPIOD
#define IR_GPIO_PIN GPIO_Pin_4
#define IR_CLOCK_ENABLE RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE)
#define B1_GPIO_PORT GPIOD
#define B1_GPIO_PIN GPIO_Pin_1
#define B1_CLOCK_ENABLE RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE)
#define B2_GPIO_PORT GPIOD
#define B2_GPIO_PIN GPIO_Pin_6
#define B2_CLOCK_ENABLE RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE)
#define B3_GPIO_PORT GPIOD
#define B3_GPIO_PIN GPIO_Pin_3
#define B3_CLOCK_ENABLE RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE)
void NMI_Handler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void HardFault_Handler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void Delay_Init(void);
void Delay_Ms(uint32_t n);
#define PWM_MODE1   0
#define PWM_MODE2   1
/* PWM Output Mode Selection */
//#define PWM_MODE PWM_MODE1
#define PWM_MODE PWM_MODE2
void TIM1_PWMOut_Init(u16 arr, u16 psc, u16 ccp)
    GPIO_InitTypeDef GPIO_InitStructure={0};
    TIM_OCInitTypeDef TIM_OCInitStructure={0};
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure={0};
    RCC_APB2PeriphClockCmd( RCC_APB2Periph_GPIOD | RCC_APB2Periph_TIM1, ENABLE );
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
    GPIO_Init( GPIOD, &GPIO_InitStructure );
    TIM_TimeBaseInitStructure.TIM_Period = arr;
    TIM_TimeBaseInitStructure.TIM_Prescaler = psc;
    TIM_TimeBaseInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
    TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
    TIM_TimeBaseInit( TIM1, &TIM_TimeBaseInitStructure);
#if (PWM_MODE == PWM_MODE1)
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
#elif (PWM_MODE == PWM_MODE2)
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
#endif
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
    TIM_OCInitStructure.TIM_Pulse = ccp;
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
    TIM_OC1Init( TIM1, &TIM_OCInitStructure );
    TIM_CtrlPWMOutputs(TIM1, ENABLE );
    TIM_OC1PreloadConfig( TIM1, TIM_OCPreload_Disable );
    TIM_ARRPreloadConfig( TIM1, ENABLE );
    TIM_Cmd( TIM1, ENABLE );
int main(void)
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
	SystemCoreClockUpdate();
	Delay_Init();
	GPIO_InitTypeDef GPIO_InitStructure = {0};
	BUZZ_CLOCK_ENABLE;
	GPIO_InitStructure.GPIO_Pin = BUZZ_GPIO_PIN;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(BUZZ_GPIO_PORT, &GPIO_InitStructure);
	IR_CLOCK_ENABLE;
	GPIO_InitStructure.GPIO_Pin = IR_GPIO_PIN;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(IR_GPIO_PORT, &GPIO_InitStructure);
	B1_CLOCK_ENABLE;
	GPIO_InitStructure.GPIO_Pin = B1_GPIO_PIN;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(B1_GPIO_PORT, &GPIO_InitStructure);
	B2_CLOCK_ENABLE;
	GPIO_InitStructure.GPIO_Pin = B2_GPIO_PIN;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(B2_GPIO_PORT, &GPIO_InitStructure);
	B3_CLOCK_ENABLE;
	GPIO_InitStructure.GPIO_Pin = B3_GPIO_PIN;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(B3_GPIO_PORT, &GPIO_InitStructure);
	uint8_t b1=0, b2=0, b3=0,state=0;
	uint8_t var;
	while (1)
		b1 = GPIO_ReadInputDataBit(B1_GPIO_PORT, B1_GPIO_PIN);
		if(state!=0){
			b2 = GPIO_ReadInputDataBit(B2_GPIO_PORT, B2_GPIO_PIN);
			b3 = GPIO_ReadInputDataBit(B3_GPIO_PORT, B3_GPIO_PIN);
		if(state==0)
			if(b1==0)state=1;
		else if(state==1){
			if(b1==0) continue;
			if(b1==1 && b2==1 && b3==0) state=2;
			else if(b1==0||b2==0) state=0;
		else if(state==2){
			if(b3==0) continue;
			if(b1==1 && b2==0 && b3==1) state=3;
			else if(b1==0 || b3==0) state=0;
		if(state==3){
			state=0;
			GPIO_WriteBit(BUZZ_GPIO_PORT, BUZZ_GPIO_PIN, 1u);
			Delay_Ms(2000);
			GPIO_WriteBit(BUZZ_GPIO_PORT, BUZZ_GPIO_PIN,0u);
			TIM1_PWMOut_Init( 100, 480-1, 10 );
		if(state!=3){
			var = GPIO_ReadInputDataBit(IR_GPIO_PORT, IR_GPIO_PIN);
			if(var == 0){
				GPIO_WriteBit(BUZZ_GPIO_PORT, BUZZ_GPIO_PIN, 1u);
			else{
				GPIO_WriteBit(BUZZ_GPIO_PORT, BUZZ_GPIO_PIN, 0u);
void NMI_Handler(void) {}
void HardFault_Handler(void)
	while (1)
### Video Demonstration
### FAULT INJECTION
This part of the project demonstrates how to use an Arduino to perform a brute force attack on a digital lock by trying all possible password combinations. COMPONENTS
- Arduino Uno board
- Connecting wires
### SECURING THE FAULT
The security mechanism implemented in this project was inspired by CAPTCHA technology. CAPTCHAs differentiate between humans and bots by analyzing cursor movements. A human typically moves the cursor in a haphazard manner, whereas a bot makes sharp, linear movements.
[![Setup Diagram](https://camo.githubusercontent.com/088cccc10770ff9745e26ca1847aee3a1bbbeb206c8a1f0afe6cc4573f832609/68747470733a2f2f692e696d6775722e636f6d2f6b6f72587735382e706e67)](https://camo.githubusercontent.com/088cccc10770ff9745e26ca1847aee3a1bbbeb206c8a1f0afe6cc4573f832609/68747470733a2f2f692e696d6775722e636f6d2f6b6f72587735382e706e67)
Similarly, to detect brute force attempts on the digital lock, we analyze the time elapsed between consecutive button presses using a timer. If the time intervals are almost equal, it is likely that the attempts are being made by a bot, and the lock remains closed even if the correct password is entered.
[https://github.com/CKgoesBallistic/takeRISC](https://github.com/CKgoesBallistic/takeRISC)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
[PrevPrevious](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
[NextNext](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/home-safety-system/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 16. IP by Interns {#ip-by-interns}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/ip/](https://www.vlsisystemdesign.com/ip/)
**Word Count:** 918

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
### Open-source Semiconductor IP's
designed by VSD Community
### IP Catalogue (yet to be Silicon proven)
### Specs released under APACHE LICENSE 2.0
Find all repository at
[https://github.com/vsdip](https://github.com/vsdip)
[https://github.com/kunalg123](https://github.com/kunalg123)
## Upcoming Events
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CDHS_Samsung_IIIT%20Bangalore_VSD-1024x576.png)](https://www.vlsisystemdesign.com/highschoolchips/)
[Know More](https://www.vlsisystemdesign.com/highschoolchips/)
**VSD IPs designed using SCL 180nm**
by MS Students of **IIIT Bangalore**
**VSD 7nm Internship**
**Circuit Design & Simulation Hackathon**
NIT Jamshedpur
Oct 2024
**VSD@ SEMICON India Conference**
**New Delhi - 2024**
****ELCIA Next-Gen Innovative Tech Hackathon****
****ETHICAL RISC-V IoT Workshop using VSDSquadron Mini****
**IIIT Bangalore and VSD**
****VSDOpen 2023 RISC-V Product Development Hackathon**, Final Winner**
****RISC-V based Product developed****
**by IIIT Bangalore**
****MPW8 Selected Tapeout****
**by IIIT Bangalore 2nd Cohort**
**at SKY130nm Tech node**
****Tapeout by IIIT Bangalore Cohort****
**at SKY130nm Tech node**
****VSD Hardware Design Program Cohort****
**by FOSSE IIT Bombay eSim Circuit Design Marathon Participants**
****OpenLANE based projects****
****VSD IPs designed using SCL 180nm****
**by MS Students of **IIIT Bangalore****
****SRAM****
**Yashwant Moses**
**[GitHub](https://github.com/YASHWANT98/msvsdsram)**
****Comparator IP****
**Banda Anusha**
**[GitHub](https://github.com/Bandaanusha/msvsdcmp)**
****Mixed Signal 10-Bit C2C Digital to Analog Converter****
**Kavya Agarwal**
**[GitHub](https://github.com/agarwal-kavya/msvsdc2cdac)**
****PLL Clock Multiplier IP****
**Gogoreddy Ravi Kiran Reddy**
**[GitHub](https://github.com/Gogireddyravikiran/msvsdpll)**
****Crack Sensing Circuit****
**Ritesh Lalwani**
**[GitHub](https://github.com/Riteshlalwani/msvsdcsc)**
****Mixed signal 2 STEP flash ADC****
**Aditya Singh**
**[GitHub](https://github.com/adityasingh6256/msvsdfadc)**
****Mixed signal 2 STEP flash ADC****
**Sanampudi Gopala Krishna Reddy**
**[GitHub](https://github.com/sanampudig/msvsddac)**
****Band Gap Reference Circuit (BGR)****
**Gandi Ajay Kumar**
**[GitHub](https://github.com/AjayKumar-Gandi/msvsdbgr)**
****VSD 7nm Internship****
****Circuit Design & Simulation Hackathon****
**NIT Jamshedpur**
**Oct 2024**
****VSD@ SEMICON India Conference****
****New Delhi - 2024****
******ELCIA Next-Gen Innovative Tech Hackathon******
******ETHICAL RISC-V IoT Workshop using VSDSquadron Mini******
****IIIT Bangalore and VSD****
******VSDOpen 2023 RISC-V Product Development Hackathon**, Final Winner****
******RISC-V based Product developed******
****by IIIT Bangalore****
******MPW8 Selected Tapeout******
****by IIIT Bangalore 2nd Cohort****
****at SKY130nm Tech node****
******Tapeout by IIIT Bangalore Cohort******
****at SKY130nm Tech node****
******VSD Hardware Design Program Cohort******
****by FOSSE IIT Bombay eSim Circuit Design Marathon Participants****
******OpenLANE based projects******
**[Visit our VSD-HDP page for details](https://www.vlsisystemdesign.com/hdp/)**
**## About VSD**
**VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.**
**Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.**
**At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.**
**We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.**
**## Media Coverage**
**VSD Team interview taken by DD News at SEMICON India 2024 - YouTube**
**[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)**
**VLSI System Design**
**[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)**
**VLSI System Design**
**Watch later**
**Share**
**Copy link**
**Info**
**Shopping**
**Tap to unmute**
**If playback doesn't begin shortly, try restarting your device.**
**More videos**
**## More videos**
**You're signed out**
**Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.**
**CancelConfirm**
**Share**
**Include playlist**
**An error occurred while retrieving sharing information. Please try again later.**
**[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)**
**0:00**
**0:00 / 1:03**
**‚Ä¢Live**
**‚Ä¢**
**## VSD Team interview taken by DD News at SEMICON India 2024**
**## RISC-V Roadshow on SHAKTI Ideology**
**![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)**
**![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)**
**VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/ip/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**### [Innovation & Education Unite](https://www.vlsisystemdesign.com/ip/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)**
**### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)**
**Job Roles, Convergence With Embedded Systems, and Startups**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)**
**### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)**
**VSD showcased at Semicon India 2023**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/ip/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/ip/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**VSDSquadron Educational board on Tamil News channel**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)**
**### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)**
**5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)**
**### [Sahyadri College](https://varthaloka.com/22859%20)**
**Karnataka VLSI roadshow at Sahyadri College, Mangalore**
**## VSD Statistics**
**0**
**### Online Beginner Course**
**0**
**### RTL GDSII VSD-IAT Workshop**
**0**
**### VSD Community Based Silicon Tape Out**
**0**
**### Analog & Mixed Signal IPs**
**0**
**### VSDOpen Online Conference**
**0**
**### Unique Global students**
**0**
**### VSD Hackathon Participants**
**0**
**### VSDSquadron Educational and Dev Kit**
**## VSD - Supporters**
**[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)**
**[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)**
**[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)**
**[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)**
**[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)**
**[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)**
**[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)**
**[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)**
**[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)**
**[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)**
**[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)**
**[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)**
**[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)**
**[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)**
**[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)**
**[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)**
**[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)**
**[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)**
**[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)**
**[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)**
**[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)**
**[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)**
**[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)**
**[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)**
**[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)**
**[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)**
**[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)**
**[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)**
**[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)**
**[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)**
**[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)**
**#### Quick Link**
**- [Home](https://www.vlsisystemdesign.com/)**
**- [Products](https://www.vlsisystemdesign.com/vsd_products/)**
**- [Blogs](https://www.vlsisystemdesign.com/blogs/)**
**- [About Us](https://www.vlsisystemdesign.com/about-us/)**
**HTML**
**Stay Tuned to VSD Updates**
**![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)**
**- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)**
**- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)**
**- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)**
**[Back To Top](https://www.vlsisystemdesign.com/ip/# "Back To Top")**
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 17. Implementation of¬†2-bit Comparator¬†using VSDSquadron Mini Board {#implementation-of-2-bit-comparator-using-vsdsquadron-mini-board}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/implementation-of-2-bit-comparator-using-vsdsquadron-mini-board/](https://www.vlsisystemdesign.com/implementation-of-2-bit-comparator-using-vsdsquadron-mini-board/)
**Word Count:** 1,003

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/2-bit-Comparator-1024x877.png)
# Implementation of¬†2-bit Comparator¬†using VSDSquadron Mini Board
### Overview
This project aims to design and implement a 2-bit comparator using the VSDSquadron Mini board. A 2-bit comparator is a digital circuit that compares two 2-bit binary numbers and indicates whether one number is greater than, less than, or equal to the other. The project involves designing the comparator logic using C programming in Visual Studio Code, setting up the hardware connections on a breadboard, and verifying the functionality through LEDs connected to the output.
### Project Objective
The objective of this project is to:
> 1. Design a 2-bit comparator using C programming.
> 2. Implement the designed comparator on the VSDSquadron Mini board.
> 3. Verify the correct functionality of the comparator by using LEDs to display the comparison results.
> 4. Gain hands-on experience in digital circuit design, C programming, and hardware implementation.
### Key Components
> 1. **VSDSquadron Mini Board** : The main microcontroller board used for processing and logic implementation.
> 2. **Breadboard and Jumper Wires** : For building and testing the circuit.
> 3. **LEDs** : To display the comparison results.This project requires 3 LEDs.
> 4. **Resistors** : To limit the current to the LEDs.220Ohm resistors are used in this project.
## Pin Configuration
|     |     |
| --- | --- |
| LED | VSD SQUADRON BOARD |
| LED1 | PIN4 (PD4) |
| LED2 | PIN5 (PD5) |
| LED3 | PIN6 (PD6) |
## Circuit Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/2-bit-Comparator-300x257.png)
### Functional Description
> - A > B: LED1 (Yellow color) lights up when a is greater than b.
> - A < B: LED2 (Red color) lights up when a is less than b.
> - A = B: LED3 (Green color) lights up when both numbers are equal.
## Truth Table of 2-bit comparator
| A1 | A0 | B1 | B0 | A>B | A=B | A<B |
| --- | --- | --- | --- | --- | --- | --- |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 |
## Code for implementation of 2-bit comparator using VSDSquadron Mini Board(.C Code)
#include <ch32v00x.h>
#include <debug.h>
#include<stdio.h>
#define LED1_PIN GPIO_Pin_4 //yellow LED
#define LED2_PIN GPIO_Pin_5 //red LED
#define LED3_PIN GPIO_Pin_6 //green LED
#define LED_PORT GPIOD
void GPIO_Config(void) {
    // Enable the clock for GPIOD
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    // Configure PD4, PD5, and PD6 as outputs
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_InitStructure.GPIO_Pin = LED1_PIN | LED2_PIN | LED3_PIN ;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Push-pull output
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(LED_PORT, &GPIO_InitStructure);
void compare_2bit(uint8_t a, uint8_t b) {
    // Clear all LEDs
    GPIO_ResetBits(LED_PORT, LED1_PIN | LED2_PIN | LED3_PIN);
    if (a > b) {
      // Light up LED1 if a > b
        GPIO_SetBits(LED_PORT, LED1_PIN);
    } else if (a == b) {
        // Light up LED2 if a == b
        GPIO_SetBits(LED_PORT, LED2_PIN);
    } else {
        // Light up LED3 if a < b
        GPIO_SetBits(LED_PORT, LED3_PIN);
int main(void) {
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
    SystemCoreClockUpdate();
    Delay_Init();
    // Initialize the GPIO for the LEDs
    GPIO_Config();
    // Main loop to iterate over all possible 2-bit numbers
     for (uint8_t a = 0; a <= 3; a++) {
        for (uint8_t b = 0; b <= 3; b++) {
            compare_2bit(a, b);
            Delay_Ms(5000); // Delay for visualization
    return 0;
## Project Demonstration
### Conclusion
This implementation demonstrates the use of the VSDSquadron Mini board to design a basic digital circuit. The 2-bit comparator effectively compares two binary numbers and outputs the comparison results through LEDs. This project reinforces the fundamental concepts of digital design.Overall, this project was a valuable learning experience.
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
[PrevPrevious](https://www.vlsisystemdesign.com/automatic-light-system/)
[NextNext](https://www.vlsisystemdesign.com/led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/implementation-of-2-bit-comparator-using-vsdsquadron-mini-board/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 18. Implementing 2-bit Array Multiplier Using VSDSquadron Mini {#implementing-2-bit-array-multiplier-using-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/implementing-2-bit-array-multiplier-using-vsdsquadron-mini/](https://www.vlsisystemdesign.com/implementing-2-bit-array-multiplier-using-vsdsquadron-mini/)
**Word Count:** 882

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Project-4.png)
# Implementing 2-bit Array Multiplier Using VSDSquadron Mini
## **Overview**
This project involves implementing a 2-bit array multiplier using the VSDSquadron Mini, a RISC-V based SoC development kit. An array multiplier is a crucial digital circuit in digital electronics, widely used for multiplying two binary numbers. The 2-bit array multiplier specifically multiplies two 2-bit numbers to produce a 4-bit result. This project demonstrates the practical application of digital logic and RISC-V architecture in executing arithmetic operations, highlighting the process of reading binary inputs, executing multiplication through digital logic gates simulated by programming, and displaying the output.
## **Components Required**
- VSDSquadron Mini
- Input Buttons for binary numbers
- LEDs for displaying output
- Breadboard
- Jumper Wires
- PlatformIO
- VS Code for software development
## **Hardware Connections**
- **Inputs** : Two sets of 2-bit inputs are connected to the GPIO pins of the VSDSquadron Mini for the binary numbers to be multiplied.
- **Outputs** : Four LEDs connected to different GPIO pins display the 4-bit multiplication result.
- The specific GPIO pins used for inputs and outputs should be configured according to the project code, ensuring correct data flow and output display.
## **How to Program**
1\. **Include Header Files** : Start by including the necessary header files that provide access to the VSDSquadron Mini‚Äôs functionalities.
#include <ch32v00x.h>
#include <debug.h>
2\. **Define Logic Gate Functions** : Implement functions to simulate digital logic gates. For a 2-bit array multiplier, functions for AND and XOR gates are crucial as they simulate the generation of partial products and their addition.
int and_gate(int bit1, int bit2) {
return bit1 & bit2;
int xor_gate(int bit1, int bit2) {
return bit1 ^ bit2;
3\. **Configure GPIO Pins** : Set up GPIO pins for reading inputs from buttons and displaying the output on LEDs. This involves configuring the pins as input or output, setting the pull-up/pull-down resistors for input pins, and specifying the speed for output pins.
void GPIO_Config(void) {
// Example configuration for an input pin
GPIO_InitTypeDef GPIO_InitStructure;
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3; // Input pin
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // Pull-up input
GPIO_Init(GPIOD, &GPIO_InitStructure);
// Example configuration for an output pin
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2; // Output pin
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Push-pull output
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init(GPIOD, &GPIO_InitStructure);
4\. **Main Function** : The main logic where inputs are read, the multiplication is performed, and results are displayed. This part involves reading the state of input pins, computing the multiplication using AND and XOR operations, and setting the output pins accordingly to display the result.
int main(void) {
SystemCoreClockUpdate(); // Update system clock
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2); // Configure NVIC
Delay_Init(); // Initialize delay functions
GPIO_Config(); // Configure GPIO
while (1) {
// Assume GPIO_ReadInputDataBit and GPIO_WriteBit are utility functions
// to read input states and write output states, respectively.
// Reading input bits
uint8_t a0 = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_3);
uint8_t a1 = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_4);
uint8_t b0 = GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_3);
uint8_t b1 = GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_4);
// Computing partial products
uint8_t p0 = and_gate(a0, b0);
uint8_t p1 = xor_gate(and_gate(a0, b1), and_gate(a1, b0));
// Additional operations for p2, p3 as per the 2-bit multiplication logic
// Displaying results on LEDs
GPIO_WriteBit(GPIOD, GPIO_Pin_2, p0 ? SET : RESET);
// Additional GPIO_WriteBit calls to display p1, p2, p3
This structured approach gives a clear overview of setting up the project, including initializing the system, configuring GPIO pins, defining logic operations, and implementing the core functionality to simulate a 2-bit array multiplier using the VSDSquadron Mini.
## **Working**
The 2-bit array multiplier works by reading two 2-bit binary numbers from the input buttons, calculating the partial products, shifting, and adding them as per the binary multiplication algorithm. The final 4-bit product is displayed using LEDs. This involves bitwise AND operations for generating partial products, bitwise XOR for addition, and logical shifts to align the bits corr
## **Code**
The code is structured to include initialization, GPIO configuration for inputs and outputs, logic gate function definitions, and a loop where the multiplication process is continuously executed. Inputs are read from GPIO pins, processed to calculate the multiplication result, and the result is displayed on LEDs.
## **Detailed Project Report**
[https://drive.google.com/file/d/1FeMuWhDoe-iyqMA1rNgYxU5zoSzB0ILD/view?usp=drivesdk](https://drive.google.com/file/d/1FeMuWhDoe-iyqMA1rNgYxU5zoSzB0ILD/view?usp=drivesdk)
## **GitHub Repository**
[https://github.com/Vivekchoudhary2/somaiya-riscv](https://github.com/Vivekchoudhary2/somaiya-riscv)
## **Application Video**
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
[PrevPrevious](https://www.vlsisystemdesign.com/binary-to-gray-code-converter-using-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/object-detector-using-ultrasonic-sensor/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/implementing-2-bit-array-multiplier-using-vsdsquadron-mini/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 19. Implementing Full Adder using VSDSquadron Mini {#implementing-full-adder-using-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/implementing-full-adder-using-vsdsquadron-mini/](https://www.vlsisystemdesign.com/implementing-full-adder-using-vsdsquadron-mini/)
**Word Count:** 779

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/full-adder-image-post-9-1024x649.png)
# Implementing Full Adder using VSDSquadron Mini
## **Overview**
This project involves the implementation of Full Adder combinational circuit using VSDSquadron Mini, a RISCV based SoC development kit. Full Adder is a very important circuit in digital electronics, widely used in creating the design of n-bits Adder circuit. A full adder circuit is a digital circuit that adds two binary digits and a carry-in digit to produce a sum and carry-out digit. It‚Äôs a central component of most digital circuits that perform addition or subtraction. This project demonstrates the practical application of digital logic and RISC-V architecture in executing arithmetic operation, reflecting the process of reading and writing of binary data through GPIO pins, implementing the operation of full adder through digital logic gates which is simulated using PlatformIO IDE and thus displaying the outputs using LEDs.
## **Components Required**
- VSDSquadron Mini
- Push Buttons for Input of binary data
- 2 LEDs for displaying the Output
- Breadboard
- Jumper Wires
- VS Code for Software Development
- PlatformIO multi framework professional IDE
## **Hardware Connections**
- **Input:**¬†Three input of single bit are connected to the GPIO pins of VSDSquadron Mini via push buttons mounted on the breadboard.
- **Outputs:**¬†Two LEDs are connected to display the result of Full Adder
- The GPIO pins are configured according to the Reference Mannual, ensuring the correct flow of signals between the components
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/full-adder-image-post-9-1024x649.png)
## **Truth Table to Verify the Full Adder**
| A | B | Cin | Sum | Carry |
| --- | --- | --- | --- | --- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |
## How to Program?
// Full Adder Implementation
// Included the requried header files
#include<stdio.h>
#include<debug.h>
#include<ch32v00x.h>
// Defining the Logic Gate Function
int and(int bit1, int bit2)
    int out = bit1 & bit2;
    return out;
int or(int bit1, int bit2)
    int out = bit1 | bit2;
    return out;
int xor(int bit1, int bit2)
    int out = bit1 ^ bit2;
    return out;
// Configuring GPIO Pins
void GPIO_Config(void)
    GPIO_InitTypeDef GPIO_InitStructure = {0}; // structure variable used for GPIO configuration
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE); // to enable the clock for port D
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE); // to enable the clock for port C
    // Input Pins Configuration
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // Defined as Input Type
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    //Output Pins Configuration
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Defined Output Type
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; // Defined Speed
    GPIO_Init(GPIOC, &GPIO_InitStructure);
// The MAIN function responsible for the execution of program
int main()
    uint8_t A, B, Cin, Sum, Carry; // Declared the required variables
    uint8_t p, q, r, s, t;
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
    SystemCoreClockUpdate();
    Delay_Init();
    GPIO_Config();
    while(1)
        A = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_1);
        B = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_2);
        Cin = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_3);
        s = xor(A, B);
        Sum = xor(Cin, s);
        p = and(A, B);
        q = and(B, Cin);
        r = and(Cin, A);
        t = or(p, q);
        Carry = or(r, t);
        /* SUM */
        if(Sum == 0)
            GPIO_WriteBit(GPIOC, GPIO_Pin_4, SET);
        else
            GPIO_WriteBit(GPIOC, GPIO_Pin_4, RESET);
        /* CARRY */
        if(Carry == 0)
            GPIO_WriteBit(GPIOC, GPIO_Pin_5, SET);
        else
            GPIO_WriteBit(GPIOC, GPIO_Pin_5, RESET);
## Application Video
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
[PrevPrevious](https://www.vlsisystemdesign.com/smart-dustbin-using-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/implementing-full-subtractor-using-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/implementing-full-adder-using-vsdsquadron-mini/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 20. Implementing Full Subtractor using VSDSquadron Mini {#implementing-full-subtractor-using-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/implementing-full-subtractor-using-vsdsquadron-mini/](https://www.vlsisystemdesign.com/implementing-full-subtractor-using-vsdsquadron-mini/)
**Word Count:** 864

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Full-Subtractor.jpg)
# Implementing Full Subtractor using VSDSquadron Mini
## **Overview**
This project involves the implementation of a Full Subtractor combinational circuit using VSDSquadron Mini, a RISCV based SoC development kit. Full Subtractor is an essential component in digital electronics, commonly employed in designing n-bit Subtracter circuits. A full subtractor circuit is a digital circuit that subtracts two binary digits and a borrow-in digit to produce a difference and borrow-out digit. It serves as a crucial element in digital circuits performing subtraction operations. This project showcases the practical application of digital logic and RISC-V architecture in executing arithmetic operations. It demonstrates the process of reading and writing binary data through GPIO pins, implementing the operation of full subtractor through digital logic gates simulated using PlatformIO IDE, and displaying the outputs using LEDs.
## **Components Required**
- VSDSquadron Mini board
- Push Buttons
- 2 LEDs
- Breadboard
- Jumper Wires
- VS Code , Platformio
## **Logical Diagram and Expressions**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/logical-diagrams-and-expressions.jpg)
* * *
## D = (A XOR B) XOR Bin
= A‚ÄôB‚ÄôBin + A‚ÄôBBin‚Äô + AB‚ÄôBin‚Äô + ABBin
= Bin(A‚ÄôB‚Äô + AB)  + Bin‚Äô(AB‚Äô + A‚ÄôB)
= Bin( A XNOR B) + Bin‚Äô(A XOR B)
= Bin (A XOR B)‚Äô  +  Bin‚Äô(A XOR B)
= Bin XOR (A XOR B)
= (A XOR B) XOR Bin
* * *
## Bout= A‚ÄôBin + A‚ÄôB + BBin
 = A‚ÄôB‚ÄôBin + A‚ÄôBBin‚Äô + A‚ÄôBBin + ABBin
 = A‚ÄôB‚ÄôBin +A‚ÄôBBin‚Äô + A‚ÄôBBin + A‚ÄôBBin + A‚ÄôBBin + ABBin
 = A‚ÄôBin(B + B‚Äô) + A‚ÄôB(Bin + Bin‚Äô) + BBin(A + A‚Äô)
 = A‚ÄôBin + A‚ÄôB + BBin
* * *
## **Hardware Connections**
| VSDSquadron Mini Board | **Hardware Connections** |
| --- | --- |
| GND | LED1 anode, LED2 anode, Switch(1,2,3) anode |
| PD1 | Switch 1 cathode (A) |
| PD2 | Switch 2 cathode (B) |
| PD3 | Switch 3 cathode (Bin) |
| PC4 | Red LED (Borrow) |
| PC5 | Green LED (Difference) |
## **Truth Table to Verify the Full Subtractor**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Truth-table-Full-Subtractor.jpg)
## Program
// Full Subtractor Implementation
// Included the required header files
#include <stdio.h>
#include <debug.h>
#include <ch32v00x.h>
// Defining the Logic Gate Functions
int and(int bit1, int bit2)
    int out = bit1 & bit2;
    return out;
int or(int bit1, int bit2)
    int out = bit1 | bit2;
    return out;
int xor(int bit1, int bit2)
    int out = bit1 ^ bit2;
    return out;
int not(int bit)
    int out = ~bit & 1; // Ensuring only the least significant bit is considered
    return out;
// Configuring GPIO Pins
void GPIO_Config(void)
    GPIO_InitTypeDef GPIO_InitStructure = {0}; // structure variable used for GPIO configuration
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE); // to enable the clock for port D
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE); // to enable the clock for port C
    // Input Pins Configuration
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // Defined as Input Type with pull-up
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    // Output Pins Configuration
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Defined Output Type
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; // Defined Speed
    GPIO_Init(GPIOC, &GPIO_InitStructure);
// The MAIN function responsible for the execution of the program
int main()
    uint8_t A, B, Bin, Diff, Bout; // Declared the required variables
    uint8_t p, q, r;
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
    SystemCoreClockUpdate();
    Delay_Init();
    GPIO_Config();
    while(1)
        A = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_1);
        B = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_2);
        Bin = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_3);
        // Full Subtractor Logic
        Diff = xor(xor(A, B), Bin); // Difference = A ‚äï B ‚äï Bin
        p = and(not(A), B); // p = A' B
        q = and(B, Bin); // q = B Bin
        r = and(not(A), Bin); // r = A' Bin
        Bout = or(or(p, q), r); // Borrow out = A' B + B Bin + A' Bin
        // Write the Difference output
        if(Diff == 1)
            GPIO_WriteBit(GPIOC, GPIO_Pin_4, RESET); // LED on for Difference = 1
        else
            GPIO_WriteBit(GPIOC, GPIO_Pin_4, SET); // LED off for Difference = 0
        // Write the Borrow output
        if(Bout == 1)
            GPIO_WriteBit(GPIOC, GPIO_Pin_5, RESET); // LED on for Borrow out = 1
        else
            GPIO_WriteBit(GPIOC, GPIO_Pin_5, SET); // LED off for Borrow out = 0
## Application Video
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
[PrevPrevious](https://www.vlsisystemdesign.com/implementing-full-adder-using-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/motion-detection-system-using-pir-sensor-and-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/implementing-full-subtractor-using-vsdsquadron-mini/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 21. Implementing Moisture Sensor using VSDSquadron Mini {#implementing-moisture-sensor-using-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/implementing-moisture-sensor-using-vsdsquadron-mini/](https://www.vlsisystemdesign.com/implementing-moisture-sensor-using-vsdsquadron-mini/)
**Word Count:** 583

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Project-2.png)
# Implementing Moisture Sensor using VSDSquadron Mini
## **Overview**
The project demonstrates the implementation of a moisture sensor using the VSDSquadron Mini, a RISC-V based development kit. The core concept revolves around detecting moisture presence using a sensor. When moisture is detected, an LED indicator is activated to signal the presence of moisture, and vice versa, it remains off in the absence of moisture. This project leverages the capabilities of the VSDSquadron Mini, including its GPIO ports and on-board programming features, to create an efficient and compact moisture detection system.
## **Components Required to Build Moisture Sensor**
- VSDSquadron Mini
- LED
- Moisture Sensor
- Breadboard
- Jumper Wires
- PlatformIO
- VS Code for software development
## **Circuit Connection for Moisture Sensor**
## 1\. LED Connection
- Positive end (Anode) connected to GPIO Pin 6 of VSDSquadron Mini.
## 2\. Moisture Sensor Connection
- VCC of the moisture sensor to VCC on VSDSquadron Mini.
- Output to GPIO Pin 0 of VSDSquadron Mini.
- GND to ground.
## **How to Program**
## 1\. Environment Setup
- Install PlatformIO and VS Code for software development and project compilation.
## 2\. Include Necessary Libraries
#include <ch32v00x.h>
#include <debug.h>
## 3\. GPIO Configuration
void GPIO_Config(void)
GPIO_InitTypeDef GPIO_InitStructure = {0};
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
// Configure LED pin as output
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init(GPIOD, &GPIO_InitStructure);
// Add more configurations as needed
## 4\. Main Logic
int main(void) {
uint8_t moistureStatus = 0;
// System initialization code here
GPIO_Config();
while(1) {
moistureStatus = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_0);
if(moistureStatus == 0) {
GPIO_WriteBit(GPIOD, GPIO_Pin_6, RESET);
} else {
GPIO_WriteBit(GPIOD, GPIO_Pin_6, SET);
## **Working**
The project operates on a simple yet effective mechanism where the moisture sensor continuously monitors the soil or a surface for moisture. Upon detecting moisture, the sensor‚Äôs output pin goes high, and the connected GPIO pin on the VSDSquadron Mini reads this change. Depending on the moisture status, the system either activates or deactivates an LED, providing a visual indication of the moisture level detected.
## **Code**
The provided code snippets in the ‚ÄúHow to Program‚Äù section form the basis of the project‚Äôs firmware. These snippets include initialization of the development board‚Äôs peripherals, configuration of the GPIO pins, and the main operational loop that continually checks the moisture sensor‚Äôs output and controls the LED accordingly.
## **Detailed Project Report**
[https://drive.google.com/file/d/1gwNAvKH-pGbndcom8Ff31Zt1fW6il\_u4/view](https://drive.google.com/file/d/1gwNAvKH-pGbndcom8Ff31Zt1fW6il_u4/view)
## **Github Repo**
[https://github.com/madhavasawa/somaiya-riscv/blob/main/README.md](https://github.com/madhavasawa/somaiya-riscv/blob/main/README.md)
## **Application Video**
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
[PrevPrevious](https://www.vlsisystemdesign.com/smart-door-using-ir-sensor-and-servo-motor/)
[NextNext](https://www.vlsisystemdesign.com/binary-to-gray-code-converter-using-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/implementing-moisture-sensor-using-vsdsquadron-mini/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 22. LED Brightness Control Program using PWMLED Brightness Control Program using PWM {#led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm/](https://www.vlsisystemdesign.com/led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm/)
**Word Count:** 544

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![LED Brightness Control Program using PWMLED Brightness Control Program using PWM](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/LED-Brightness-Control-Program-using-PWMLED-Brightness-Control-Program-using-PWM.png)
# LED Brightness Control Program using PWMLED Brightness Control Program using PWM
### Description
This program demonstrates controlling the brightness of LEDs using PWM (Pulse Width Modulation). It initializes GPIO pins for LED control and sets the brightness levels of each LED using PWM. Each instruction is commented for better understanding of the working of the code .
## Code
#include "debug.h"
#define LED_COUNT 5
// Define the GPIO pins connected to each LED
#define LED1_PIN GPIO_Pin_0  // Brightest LED
#define LED2_PIN GPIO_Pin_1
#define LED3_PIN GPIO_Pin_2
#define LED4_PIN GPIO_Pin_3
#define LED5_PIN GPIO_Pin_4  // Least bright LED
// Initialize GPIO pins for LED control
void LED_Init(void)
    GPIO_InitTypeDef GPIO_InitStructure;
    // Enable GPIO clock
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
    // Configure GPIO pins for LEDs as output
    GPIO_InitStructure.GPIO_Pin = LED1_PIN | LED2_PIN | LED3_PIN | LED4_PIN | LED5_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
// Control the brightness of LEDs using PWM
void LED_Brightness_Control(void)
    uint16_t brightness[] = {100, 60, 30, 15, 5}; // Duty cycles for each LED
    // Infinite loop for controlling brightness
    while (1)
        // Set the brightness for each LED
        GPIO_WriteBit(GPIOA, LED1_PIN, (brightness[0] > 0) ? Bit_SET : Bit_RESET);
        GPIO_WriteBit(GPIOA, LED2_PIN, (brightness[1] > 0) ? Bit_SET : Bit_RESET);
        GPIO_WriteBit(GPIOA, LED3_PIN, (brightness[2] > 0) ? Bit_SET : Bit_RESET);
        GPIO_WriteBit(GPIOA, LED4_PIN, (brightness[3] > 0) ? Bit_SET : Bit_RESET);
        GPIO_WriteBit(GPIOA, LED5_PIN, (brightness[4] > 0) ? Bit_SET : Bit_RESET);
        // Delay to control the brightness level
        Delay_Ms(50);
        // Decrease the brightness for next iteration
        for (int i = 0; i < LED_COUNT; i++)
            if (brightness[i] > 0)
                brightness[i]--; // Decrease brightness
int main(void)
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
    SystemCoreClockUpdate();
    Delay_Init();
    // Initialize GPIO pins for LED control
    LED_Init();
    // Control the brightness of LEDs
    LED_Brightness_Control();
    return 0;
## Usage
- Connect the LEDs to GPIO pins on your microcontroller board.
- Ensure proper current-limiting resistors are used for each LED.
- Adjust the duty cycle values in the¬†`brightness[]`¬†array for desired brightness levels.
- Compile and upload the code to your microcontroller board.
- Observe the LEDs to see the varying brightness levels controlled by PWM.
## Project Video
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
[PrevPrevious](https://www.vlsisystemdesign.com/implementation-of-2-bit-comparator-using-vsdsquadron-mini-board/)
[NextNext](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 23. Let Knowledge Win !! {#let-knowledge-win-}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/let-knowledge-win/](https://www.vlsisystemdesign.com/let-knowledge-win/)
**Word Count:** 1,009

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSD - "Knowledge Sharing Hero"
Let Knowledge Win !! ‚Äì by our Knowledge sharing heros, which we consider the unsung heroes of VSD, are helping professionals and students navigate the current COVID-19 crisis that has swept the nation over the last two months, resulting in widespread closures.
For those of you unfamiliar with **Let Knowledge Win !!- Webinar Series**, Let‚Äôs take a closer look.
## VSD Webinar - Performance Optimization Using SKY130
Stream
Play Video
Play
Currently unmuted. Volume set to 100 percent. Click to mute.
SettingsEnable Picture in PictureEnable Fullscreen
## VSD Webinar - The Unorthodox "VLSI" Manager by Dan Clein
## Issues & Challenges in deep sub micron CMOS Technology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/04/Issues-Challenges-727x1024.png)
issues & challenges - Google Slides
## Components in Standard CMOS Process
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/04/componentcmos-727x1024.png)
CMOS desing - Google Slides
Loading‚Ä¶
This could take a few moments
[Google Slides](https://docs.google.com/presentation/?usp=slides_web "Open Google Slides")
Loading‚Ä¶
Parts of this slide didn't load. Try reloading Reload
Erase allShift+A
Some slides didn't load. Refresh
Open speaker notesS
Turn on the laser pointerL
Turn off the laser pointerL
Turn on the penShift+L
Turn off the penShift+L
Enter full screenCtrl+Shift+F
Exit full screenCtrl+Shift+F
Swap displaysD
Exit slideshowEsc
Auto-play‚ñ∫
Captions preferences
More‚ñ∫
Q & AA
Download as ‚Ä™PDF‚Ä¨
Download as ‚Ä™PPTX‚Ä¨
PrintCtrl+P
Open in editor
Keyboard shortcutsCtrl+/
Report a problem
Report abuse
## VLSI: Hardware Board Design Flow
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/04/PCB-1-727x1024.png)
PCb - Google Slides
Loading‚Ä¶
This could take a few moments
[Google Slides](https://docs.google.com/presentation/?usp=slides_web "Open Google Slides")
Loading‚Ä¶
Parts of this slide didn't load. Try reloading Reload
Erase allShift+A
Some slides didn't load. Refresh
Open speaker notesS
Turn on the laser pointerL
Turn off the laser pointerL
Turn on the penShift+L
Turn off the penShift+L
Enter full screenCtrl+Shift+F
Exit full screenCtrl+Shift+F
Swap displaysD
Exit slideshowEsc
Auto-play‚ñ∫
Captions preferences
More‚ñ∫
Q & AA
Download as ‚Ä™PDF‚Ä¨
Download as ‚Ä™PPTX‚Ä¨
PrintCtrl+P
Open in editor
Keyboard shortcutsCtrl+/
Report a problem
Report abuse
## VLSI Systems COVID-19 & Mobile Healthcare: The Future is here
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/04/Covid19Srikant-1-727x1024.png)
health-covid - Google Slides
Loading‚Ä¶
This could take a few moments
[Google Slides](https://docs.google.com/presentation/?usp=slides_web "Open Google Slides")
Loading‚Ä¶
Parts of this slide didn't load. Try reloading Reload
Erase allShift+A
Some slides didn't load. Refresh
Open speaker notesS
Turn on the laser pointerL
Turn off the laser pointerL
Turn on the penShift+L
Turn off the penShift+L
Enter full screenCtrl+Shift+F
Exit full screenCtrl+Shift+F
Swap displaysD
Exit slideshowEsc
Auto-play‚ñ∫
Captions preferences
More‚ñ∫
Q & AA
Download as ‚Ä™PDF‚Ä¨
Download as ‚Ä™PPTX‚Ä¨
PrintCtrl+P
Open in editor
Keyboard shortcutsCtrl+/
Report a problem
Report abuse
## Design Process Linkage
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/04/Design-Linkages-Jatana-1-727x1024.png)
Design process-jatana - Google Slides
Loading‚Ä¶
This could take a few moments
[Google Slides](https://docs.google.com/presentation/?usp=slides_web "Open Google Slides")
Loading‚Ä¶
Parts of this slide didn't load. Try reloading Reload
Erase allShift+A
Some slides didn't load. Refresh
Open speaker notesS
Turn on the laser pointerL
Turn off the laser pointerL
Turn on the penShift+L
Turn off the penShift+L
Enter full screenCtrl+Shift+F
Exit full screenCtrl+Shift+F
Swap displaysD
Exit slideshowEsc
Auto-play‚ñ∫
Captions preferences
More‚ñ∫
Q & AA
Download as ‚Ä™PDF‚Ä¨
Download as ‚Ä™PPTX‚Ä¨
PrintCtrl+P
Open in editor
Keyboard shortcutsCtrl+/
Report a problem
Report abuse
## An Overview & Introduction to HL-HDLS with BLUESPEC
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/03/Bluespec-727x1024.png)
Bluspec Niraj - Google Slides
Loading‚Ä¶
This could take a few moments
[Google Slides](https://docs.google.com/presentation/?usp=slides_web "Open Google Slides")
Loading‚Ä¶
Parts of this slide didn't load. Try reloading Reload
Erase allShift+A
Some slides didn't load. Refresh
Open speaker notesS
Turn on the laser pointerL
Turn off the laser pointerL
Turn on the penShift+L
Turn off the penShift+L
Enter full screenCtrl+Shift+F
Exit full screenCtrl+Shift+F
Swap displaysD
Exit slideshowEsc
Auto-play‚ñ∫
Captions preferences
More‚ñ∫
Q & AA
Download as ‚Ä™PDF‚Ä¨
Download as ‚Ä™PPTX‚Ä¨
PrintCtrl+P
Open in editor
Keyboard shortcutsCtrl+/
Report a problem
Report abuse
## Analog Webinar: Negative Feedback in Analaog IC Design
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/03/Analog-IC-727x1024.png)
Analog\_Dr.Javed - Google Slides
Loading‚Ä¶
This could take a few moments
[Google Slides](https://docs.google.com/presentation/?usp=slides_web "Open Google Slides")
Loading‚Ä¶
Parts of this slide didn't load. Try reloading Reload
Erase allShift+A
Some slides didn't load. Refresh
Open speaker notesS
Turn on the laser pointerL
Turn off the laser pointerL
Turn on the penShift+L
Turn off the penShift+L
Enter full screenCtrl+Shift+F
Exit full screenCtrl+Shift+F
Swap displaysD
Exit slideshowEsc
Auto-play‚ñ∫
Captions preferences
More‚ñ∫
Q & AA
Download as ‚Ä™PDF‚Ä¨
Download as ‚Ä™PPTX‚Ä¨
PrintCtrl+P
Open in editor
Keyboard shortcutsCtrl+/
Report a problem
Report abuse
## Kapees: A high Quality VLSI Placement Engine
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/03/Kapees-726x1024.png)
Kapees - Google Slides
Loading‚Ä¶
This could take a few moments
[Google Slides](https://docs.google.com/presentation/?usp=slides_web "Open Google Slides")
Loading‚Ä¶
Parts of this slide didn't load. Try reloading Reload
Erase allShift+A
Some slides didn't load. Refresh
Open speaker notesS
Turn on the laser pointerL
Turn off the laser pointerL
Turn on the penShift+L
Turn off the penShift+L
Enter full screenCtrl+Shift+F
Exit full screenCtrl+Shift+F
Swap displaysD
Exit slideshowEsc
Auto-play‚ñ∫
Captions preferences
More‚ñ∫
Q & AA
Download as ‚Ä™PDF‚Ä¨
Download as ‚Ä™PPTX‚Ä¨
PrintCtrl+P
Open in editor
Keyboard shortcutsCtrl+/
Report a problem
Report abuse
## Design for Testability (DFT)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2020/05/DFT-1-727x1024.png)
DFT-Micro - Google Slides
Loading‚Ä¶
This could take a few moments
[Google Slides](https://docs.google.com/presentation/?usp=slides_web "Open Google Slides")
Loading‚Ä¶
Parts of this slide didn't load. Try reloading Reload
Erase allShift+A
Some slides didn't load. Refresh
Open speaker notesS
Turn on the laser pointerL
Turn off the laser pointerL
Turn on the penShift+L
Turn off the penShift+L
Enter full screenCtrl+Shift+F
Exit full screenCtrl+Shift+F
Swap displaysD
Exit slideshowEsc
Auto-play‚ñ∫
Captions preferences
More‚ñ∫
Q & AA
Download as ‚Ä™PDF‚Ä¨
Download as ‚Ä™PPTX‚Ä¨
PrintCtrl+P
Open in editor
Keyboard shortcutsCtrl+/
Report a problem
Report abuse
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/let-knowledge-win/# "Back To Top")

---

## 24. LiFi Lock - An authentication system using LiFi technology based on duration of light emission. {#lifi-lock---an-authentication-system-using-lifi-technology-based-on-duration-of-light-emission}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/lifi-lock/](https://www.vlsisystemdesign.com/lifi-lock/)
**Word Count:** 845

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Circuit-Connection-Diagram.png)
# LiFi Lock ‚Äì An authentication system using LiFi technology based on duration of light emission.
Team RISC-y Business
- Swetha Murali
- PVS Sukeerthi
## About
An authentication system using LiFi technology based on duration of light emission.
## Introduction
Most lockers today have a single layer of protection such as a keypad or padlock. This can lead to potential security breaches and theft. We propose a simple multi-step authentication protocol for lockers that can ensure protection without the need for excessive hardware/software equipment. Our idea uses LiFi technology and a simple smartphone app to unlock the locker.
## Overview
When the app is opened, the user is prompted to verify their biometrics and/or enter a security pin. The authentication method and pin can be set by the user while locking the locker. If authentication is successful, the app switches on the flashlight for a secret fixed amount of time. This duration is precise to the millisecond and hence cannot be replicated manually. The sensor detects this light and opens the locker only if the duration matches exactly. This makes the locker secure as well as cost-effective.
## Components Required
1. VSDSquadron Mini board
2. 2 LEDs (for indicating locked/unlocked state)
3. 470 ohm resistor
4. LDR module
5. 12V power source
6. Servomotor
7. Piezo Buzzer
Circuit Connection Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Circuit-Connection-Diagram.png)
## Table of Pin Connections
| LDR Module | VSDSquadron Mini |
| --- | --- |
| D0 | PD1 |
| VCC | 5V |
| GND | GND |
| Servomotor | VSDSquadron Mini |
| --- | --- |
| Signal | PD2 |
| VCC | 5V |
| GND | GND |
| VSDSquadron Mini |  |
| --- | --- |
| PD3 | +ve terminal of green LED |
| PD4 | +ve terminal of red LED |
| PD5 | +ve terminal of piezo buzzer |
## Demo
### Correct Duration
### Incorrect Duration
## Code
#include <ch32v00x.h>
#include <debug.h>
#include <stdio.h>
#include <string.h>
#include "debug.h"
#define PWM_MODE1 0
#define PWM_MODE2 1
#define PWM_MODE PWM_MODE2
#define GPIO_PORT GPIOD
#define BUZZER GPIO_Pin_5
#define RED_LED GPIO_Pin_4
#define GREEN_LED GPIO_Pin_3
#define SERVO_PIN GPIO_Pin_2
#define LDR_PIN GPIO_Pin_1
#define CLOCK_ENABLE RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE)
void NMI_Handler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void HardFault_Handler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void Delay_Init(void);
void Delay_Ms(uint32_t n);
void TIM1_PWMOut_Init(u16 arr, u16 psc, u16 ccp) {
    GPIO_InitTypeDef GPIO_InitStructure={0};
    TIM_OCInitTypeDef TIM_OCInitStructure={0};
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure={0};
    RCC_APB2PeriphClockCmd( RCC_APB2Periph_GPIOD, ENABLE );
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
    GPIO_Init( GPIOD, &GPIO_InitStructure );
    RCC_APB2PeriphClockCmd( RCC_APB2Periph_TIM1, ENABLE );
    TIM_TimeBaseInitStructure.TIM_Period = arr;
    TIM_TimeBaseInitStructure.TIM_Prescaler = psc;
    TIM_TimeBaseInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
    TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
    TIM_TimeBaseInit( TIM1, &TIM_TimeBaseInitStructure);
	#if (PWM_MODE == PWM_MODE1)
		TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	#elif (PWM_MODE == PWM_MODE2)
		TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
	#endif
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
    TIM_OCInitStructure.TIM_Pulse = ccp;
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
    TIM_OC1Init( TIM1, &TIM_OCInitStructure );
    TIM_CtrlPWMOutputs(TIM1, ENABLE );
    TIM_OC1PreloadConfig( TIM1, TIM_OCPreload_Disable );
    TIM_ARRPreloadConfig( TIM1, ENABLE );
    TIM_Cmd( TIM1, ENABLE );
void open_door() {
	TIM1_PWMOut_Init( 100, 2000-1, 50 );
	GPIO_WriteBit(GPIO_PORT, GREEN_LED, 1);
	GPIO_WriteBit(GPIO_PORT, RED_LED, 0);
	Delay_Ms(7000);
	GPIO_WriteBit(GPIO_PORT, GREEN_LED, 0);
	GPIO_WriteBit(GPIO_PORT, RED_LED, 1);
	TIM1_PWMOut_Init( 100, 2000-1, 75 );
	Delay_Ms(2000);
int main(void) {
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
	SystemCoreClockUpdate();
	Delay_Init();
	GPIO_InitTypeDef GPIO_InitStructure = {0};
	CLOCK_ENABLE;
	GPIO_InitStructure.GPIO_Pin = BUZZER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIO_PORT, &GPIO_InitStructure);
    GPIO_InitStructure.GPIO_Pin = RED_LED;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIO_PORT, &GPIO_InitStructure);
    GPIO_InitStructure.GPIO_Pin = GREEN_LED;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIO_PORT, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Pin = LDR_PIN;
	GPIO_InitStructure.GPIO_Mode =  GPIO_Mode_IPU;
	GPIO_Init(GPIO_PORT, &GPIO_InitStructure);
	uint8_t locked = 0;
	char duration[5] = "";
	GPIO_WriteBit(GPIO_PORT, GREEN_LED, ~locked);
    GPIO_WriteBit(GPIO_PORT, RED_LED, locked);
	int val = GPIO_ReadInputDataBit(GPIOD, LDR_PIN);
	while (val == 0) {
		// Reading from the LDR sensor
	    int val2 = GPIO_ReadInputDataBit(GPIOD, LDR_PIN);
	    char val2Str[5];
        sprintf(val2Str, "%d", val2);
        strcat(duration, val2Str);
		printf("%d", val2);
		// Correct duration
	    if (strcmp(duration, "0001") == 0) {
	    	open_door();
			duration[0] = '\0';
			break;
		// Too long
		else if (strcmp(duration, "0000") == 0) {
	    	GPIO_WriteBit(GPIO_PORT, BUZZER, 1);
			Delay_Ms(200);
			GPIO_WriteBit(GPIO_PORT, BUZZER, 0);
			duration[0] = '\0';
			break;
	  	// Too short
	    if (val2 == 1) {
			GPIO_WriteBit(GPIO_PORT, BUZZER, 1);
			Delay_Ms(200);
			GPIO_WriteBit(GPIO_PORT, BUZZER, 0);
	    	duration[0] = '\0';
			break;
	    Delay_Ms(15);
void NMI_Handler(void) {}
void HardFault_Handler(void) {
	while (1) {}
[https://github.com/swetha3456/RISC-y-Business](https://github.com/swetha3456/RISC-y-Business)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
[PrevPrevious](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
[NextNext](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/lifi-lock/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 25. Making a Game Console Using VSDSquadron Mini {#making-a-game-console-using-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
**Word Count:** 4,920

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/game-console-1-1024x1024.jpg)
# Making a Game Console Using VSDSquadron Mini
## Task-1 : Installing the Oracle Virutal Machine and running Basic C Program
For installing the oracle virutal machine go through the folling website¬†[https://www.virtualbox.org/wiki/Downloads](https://www.virtualbox.org/wiki/Downloads)
install the virtual machie
## We are creating the Virtual Hard Disk by including the VDI file
Now we are starting compiling with simple c program
Type the following commands
$ cd
$ gedit sum1ton.c
we will get an interface page to write c program
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-01.png)
save the program and compile it
$ gcc sum1ton.c
$ ./a.out
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-02.png)
we can see the output sum of 6 numbers is 21
## compiling same program with risc-v compiler
$ cat 1ton.c
that display the total program in the terminal
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-03.png)
next converting in to .o file
$ riscv64-unknown-elf-gcc -O1 -mabi=lp64 -march=rv64i -o sum1ton.o sum1ton.c
$ ls -ltr sum1ton.o
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-04.png)
Opening the another tab of terminal to get list of instructions
and type the command \
$ risc-v64-unknown-elf-objdump -d sum1ton.o
we will get the set of instructions
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-05.png)
Now type / main and then type n we will get instructions of main There are 11 number of instructions
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-06.png)
now compling with another command
$ riscv64-unknown-elf-gcc -Ofast -mabi=lp64 -march=rv64i -o sum1ton.o sum1ton.c
here is how it done
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-07.png)
and the output we got 11 number of instructions
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-08.png)
we can observe that in the both outputs we got 11 istructions‚Ä¶‚Ä¶
# \#Task 2
Lets get in to Risc-v chip, and learn about different types of RISC-V Instruction types R,I,S,B,U,J.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/interface-page-09.png)
The above shown the base instructions formates
# RISC-V Instruction Types and Formats
RISC-V defines several instruction formats, including:
## R-type (Register): Used for arithmetic and logical operations.
These Instructions using 3 register inputs ‚Äì add, xor,
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/rv32.png)
Opcode: 7 bits
Rd: 5 bits (destination register)
Funct3: 3 bits
Rs1: 5 bits (source register 1)
Rs2: 5 bits (source register 2)
Funct7: 7 bits
## I-type (Immediate): Used for immediate arithmetic, loads, etc.
The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
This is very similar to the add-immediate operation but used to create address, not to create final result
‚Ä¢ Value loaded from memory is stored in rd
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/risc2.png)
Opcode: 7 bits
Rd: 5 bits (destination register)
Funct3: 3 bits
Rs1: 5 bits (source register)
Imm: 12 bits (immediate value)
## S-type (Store): Used for store instructions.
Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as need immediate offset!
‚Ä¢ Can‚Äôt have both rs2 and immediate in same place as other instructions!
‚Ä¢ Note: stores don‚Äôt write a value to the register file, no rd! ‚Ä¢ RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions ‚Äì keep rs1/rs2 fields in same place
‚Ä¢ register names more critical than immediate bits in hardware design
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/rv32-02.png)
Opcode: 7 bits
Imm\[4:0\]: 5 bits (lower bits of immediate)
Funct3: 3 bits
Rs1: 5 bits (source register)
Rs2: 5 bits (source register 2)
Imm\[11:5\]: 7 bits (upper bits of immediate)
## B-type (Branch): Used for branch instructions.
B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
‚Ä¢ But now immediate represents values -212 to +212-2 in 2-byte increments
‚Ä¢ The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/risc-v.png)
Opcode: 7 bits
Imm\[11\]: 1 bit (most significant bit of immediate)
Imm\[4:1\]: 4 bits (lower bits of immediate)
Funct3: 3 bits
Rs1: 5 bits (source register 1)
Rs2: 5 bits (source register 2)
Imm\[10:5\]: 6 bits (upper bits of immediate)
Imm\[12\]: 1 bit (most significant bit of immediate)
## U-type (Upper immediate): Used for instructions with a 20-bit immediate.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/upper-immediate-1.png)
Has 20-bit immediate in upper 20 bits of 32-bit instruction word
One destination register, rd
Used for two instructions
LUI ‚Äì Load Upper Immediate
AUIPC ‚Äì Add Upper Immediate to PC
Opcode: 7 bits
Rd: 5 bits (destination register)
Imm: 20 bits (immediate value)
## J-type (Jump): Used for jump instructions.
Opcode: 7 bits
Rd: 5 bits (destination register)
Imm\[19:12\]: 8 bits (upper immediate)
Imm\[11\]: 1 bit (immediate bit 11)
Imm\[10:1\]: 10 bits (middle bits of immediate)
Imm\[20\]: 1 bit (most significant bit of immediate)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/machine-language.png)
## Now let‚Äôs go through some examples.
## ADD
This instruction allows add two registers together and save the result in the third one.\ For example: ADD x3, x1, x2. It means add together x1 and x2 and save the result in x3. \\As each instruction consists of 32 bits.
The ADD instruction is an R-type (Register) instruction, which has the following format:
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/31-25.png)
32-bit Instruction Code
Now, let‚Äôs put these fields together:
funct7: 0000000
rs2: 00001
rs1: 00010
funct3: 000
rd: 00110
opcode: 0110011
Putting it all together:
31-25 24-20 19-15 14-12 11-7 6-0
0000000 00001 00010 000 00110 0110011
In binary: 0000000 00001 00010 000 00110 0110011
Convert this to hexadecimal for a more compact representation:
0000000 is 0x00 \ 00001 is 0x01
00010 is 0x02
000 is 0x00
00110 is 0x06
0110011 is 0x33
Thus, the 32-bit binary instruction can be written as: 0x00200633
The 32-bit instruction code for the RISC-V instruction ADD r6, r2, r1 is 0x00200633 in hexadecimal, corresponding to the R-type format as follows:
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/31-25-02.png)
## SUB
The R-type format in RISC-V is structured as follows:
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/funct7.png)
opcode: The opcode for R-type arithmetic instructions is 0110011.
funct7: For the SUB instruction, funct7 is 0100000.
funct3: For the SUB instruction, funct3 is 000. \ rd (destination register): r7 corresponds to 00011 in binary.
rs1 (source register 1): r1 corresponds to 00001 in binary.
rs2 (source register 2): r2 corresponds to 00010 in binary
Now, we combine all these fields into the 32-bit instruction format:
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/funct7-02.png)
Converting each field to its binary representation:
funct7: 0100000 (7 bits)
rs2: 00010 (5 bits) \ rs1: 00001 (5 bits) \ funct3: 000 (3 bits)
rd: 00111 (5 bits)
opcode: 0110011 (7 bits)
Concatenating all these binary fields:
0100000 00010 00001 000 00111 0110011
Finally, converting this binary string to hexadecimal:
Binary: 0100000 00010 00001 000 00111 0110011 Hex: 0x400108B3
The exact 32-bit instruction code for the SUB r7, r1, r2 instruction is: 0x400108B3
This hexadecimal value represents the encoded instruction in RISC-V machine language according to the R-type format.
## AND
The RISC-V instruction set architecture (ISA) includes various instruction types, each defined by its own format. For your specific instruction, ‚ÄúAND r8, r1, r3,‚Äù the format is R-type. Below, I‚Äôll break down the instruction and explain how to encode it in its 32-bit instruction code format.
R-Type Instruction Format
R-type instructions are used for register-register operations and have the following fields:
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/field-name.png)
opcode: The opcode for R-type instructions (for AND) is 0110011.
rd: Destination register, r8 which corresponds to 01000.
funct3: The function code for AND is 111.
rs1: First source register, r1 which corresponds to 00001.
rs2: Second source register, r3 which corresponds to 00011.
funct7: The function code (7 bits) for AND is 0000000.
Encoding ‚ÄúAND r8, r1, r3‚Äù into 32-bit Instruction Code
Let‚Äôs put the fields together:
opcode: 0110011 (bit positions 0-6)
rd: 01000 (bit positions 7-11)
funct3: 111 (bit positions 12-14)
rs1: 00001 (bit positions 15-19)
rs2: 00011 (bit positions 20-24)
funct7: 0000000 (bit positions 25-31)
Concatenating these binary strings together gives us the 32-bit instruction:
0000000 00011 00001 111 01000 0110011
When you concatenate these fields, you get:
0000000 00011 00001 111 01000 0110011
Converting to Hexadecimal
To make it easier to read and use, let‚Äôs convert this binary instruction to hexadecimal.
Split into 4-bit segments: 0000 0000 0011 0000 0111 1010 0001 1001
Convert each segment to hex: 0000 -> 0
0000 -> 0
0011 -> 3
0000 -> 0
0111 -> 7
1010 -> A
0001 -> 1
1001 -> 9
So, the hexadecimal representation of the 32-bit instruction is:0x00307A19.
IN this way we are going to format for below RISC-V instructions
ADD r6, r2, r1
SUB r7, r1, r2
AND r8, r1, r3
OR r9, r2, r5
XOR r10, r1, r4
SLT r11, r2, r4
ADDI r12, r4, 5
SW r3, r1, 2
SRL r16, r14, r2
BNE r0, r1, 20
BEQ r0, r0, 15
LW r13, r1, 2
SLL r15, r1, r2
# \#Task-3
## Simulation of RISC-V Core Verilog netlist
Before going to the work let‚Äôs learn some key words
* IVERILOG : This is a linux based simulator, Verilog is an implementation of the Verilog hardware description language compiler that generates netlists in the desired format and a simulator
* GTKWAVE : GTKWave is a fully featured GTK+ wave viewer for Unix, Win32, and Mac OSX which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing
The above compilers are most important for getting our signal wave forms now we need to install them , we used Icarus Verilog & GTKWave Analyzer V3.3.86 now.
For istalling we need to use these commands
  $ sudo apt update
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/vsd-user-1.png)
$ sudo apt install iverilog gtkwave
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/vsd-user-2.png)
Now we installed the compilers in our pc now we need to clone the github repo
$ git clone https://github.com/vinayrayapati/rv32i
$ cd rv32i
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/vsd-user-3.png)
After cloning the github repo ,now we need to compile the programa and see the output waveforms
we have to create one iiitb\_rv32i.vcd dump file to get the output the command as follows
$ iverilog -o iiitb_rv32i iiitb_rv32i.v iiitb_rv32i_tb.v
$ ./iiitb_rv32i
Now we created the file Lets see the output in the gkt wave vertilog
use this command in the terminal
$ gtkwave iiitb_rv32i.vcd
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/vsd-user-4.png)
Now we get the output in the wave forms
Below we can see the output wave forms‚Ä¶..
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave.png)
# Pipeline Stages and Signals
## Instruction Fetch (IF):
Fetches the instruction from memory.
Relevant signals: IF\_ID\_IR\[31:0\], IF\_ID\_NPC\[31:0\].
## Instruction Decode (ID):
Decodes the fetched instruction and reads operands from the register file.
Relevant signals: ID\_EX\_A\[31:0\], ID\_EX\_B\[31:0\], ID\_EX\_IMMEDIATE\[31:0\], ID\_EX\_NPC\[31:0\].
## Execute (EX):
Performs arithmetic or logical operations.
Relevant signals: EX\_MEM\_ALUOUT\[31:0\], EX\_MEM\_IR\[31:0\], BR\_EN.
## Memory Access (MEM):
Accesses memory for load and store instructions.
Signals passing to this stage: EX\_MEM\_ALUOUT\[31:0\], EX\_MEM\_IR\[31:0\].
## Write Back (WB):
Writes the result back to the register file.
Signals passing from the MEM stage to WB are not shown, but EX\_MEM\_ALUOUT\[31:0\] often becomes a part of this stage.
* * *
## BR\_EN (Branch Enable):
This signal indicates whether a branch instruction is enabled. It‚Äôs used to control the flow of execution based on branch conditions.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave-2.png)
## EX\_MEM\_ALUOUT\[31:0\] (Execute/Memory ALU Output):
This signal holds the output from the Arithmetic Logic Unit (ALU) during the Execute stage and is passed to the Memory stage. It represents the result of an arithmetic or logical operation.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave3.png)
## EX\_MEM\_IR\[31:0\] (Execute/Memory Instruction Register):
This signal contains the instruction being processed in the Execute stage and passed to the Memory stage. It helps keep track of which instruction is being executed.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave4.png)
## ID\_EX\_A\[31:0\] (Instruction Decode/Execute Operand A):
This signal holds the value of the first operand (source register A) being used in the Execute stage. It‚Äôs fetched from the register file during the Instruction Decode stage.
## ID\_EX\_B\[31:0\] (Instruction Decode/Execute Operand B):
Similar to ID\_EX\_A\[31:0\], this signal holds the value of the second operand (source register B) being used in the Execute stage.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave5.png)
## ID\_EX\_IMMEDIATE\[31:0\] (Instruction Decode/Execute Immediate):
This signal contains the immediate value extracted from the instruction during the Decode stage, which is used in the Execute stage for operations requiring an immediate operand.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave6.png)
## ID\_EX\_NPC\[31:0\] (Instruction Decode/Execute Next Program Counter):
This signal holds the next program counter value calculated during the Decode stage and used in the Execute stage for branch and jump instructions.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave7.png)
## IF\_ID\_IR\[31:0\] (Instruction Fetch/Instruction Decode Instruction Register):
This signal contains the instruction fetched from memory during the Instruction Fetch stage and passed to the Instruction Decode stage. It‚Äôs the current instruction being decoded.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave8.png)
## IF\_ID\_NPC\[31:0\] (Instruction Fetch/Instruction Decode Next Program Counter):
This signal holds the next program counter value calculated during the Instruction Fetch stage and passed to the Instruction Decode stage. It points to the address of the next instruction to be executed.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/gtkwave9.png)
By analyzing these signals in GTKWave, we can observe how instructions progress through each pipeline stage, inspect the values of operands and results of operations, and debug issues like incorrect instruction execution, data hazards, or control hazards. This helps in ensuring that the processor pipeline works as intended and meets design specifications.
* * *
# Final\_project
# \#task 4
## MAKING A GAME COSOLE USING VSDSQUADRON MINI
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/game-console-1024x1024.jpg)
## INTRODUCTION
A game console is a device used to connect to a display for playing games. I have developed a game console using the VSDSquadron Mini. We used an OLED display to view the games, making it possible to play games directly on this compact and efficient setup. This application showcases the capabilities of the VSDSquadron Mini.
## OVERVIEW
This is a smiple model of the game console had 5 push buttons and oled disply to show and a power switch we need to connect all the all the components to vsdsquadron mini we have to upload the specific code in to it to get the desired game The heart of the game console is a RISC-V based microcontroller based vsd mini board , providing an open-source, highly efficient, and customizable platform for many applications.
## LIST OF COMPONENTS
1. VSDsquadron mini
2. 5 push buttons
3. zero PCB
4. jumper wires
5. OLED display
6. Resistors of differnt values
## HARDWARE CONNECTIONS
## CIRCUIT DIAGRAM
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/game-console-1-1024x1024.jpg)
## PINOUT
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/table1.png)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/table2.png)
## SOFTWARE REQUIREMENTS
I have used the linux to upload the code we need to install the required tools related to the risc-v next you need to Install the toolchain (GCC compiler, Python3, and PyUSB):
sudo apt install python3 python3-pip
python3 -m pip install pyus
Open a terminal and navigate to the folder with the makefile. Run the following command to compile and upload:
make flash
If you want to just upload the pre-compiled binary, run the following command instead:
python3 .tools/rvprog.py -f <firmware>.bin
## Working code
#include <driver.h>           // TinyJoypad conversion driver
#include <spritebank.h>       // grafix
// ===================================================================================
// Global Variables
// ===================================================================================
uint8_t Live = 0;
uint8_t ShieldRemoved = 0;
uint8_t MONSTERrest = 0;
uint8_t LEVELS = 0;
uint8_t SpeedShootMonster = 0;
uint8_t ShipDead = 0;
uint8_t ShipPos = 56;
#define SHOOTS 2
// ===================================================================================
// Function Prototypes
// ===================================================================================
void LoadMonstersLevels(int8_t Levels, SPACE *space);
void SnD(int8_t Sp_, uint8_t SN);
void SpeedControle(SPACE *space);
void GRIDMonsterFloorY(SPACE *space);
uint8_t LivePrint(uint8_t x, uint8_t y);
void Tiny_Flip(uint8_t render0_picture1, SPACE *space);
uint8_t UFOWrite(uint8_t x, uint8_t y, SPACE *space);
void UFOUpdate(SPACE *space);
void ShipDestroyByMonster(SPACE *space);
void MonsterShootupdate(SPACE *space);
void MonsterShootGenerate(SPACE *space);
uint8_t MonsterShoot(uint8_t x, uint8_t y, SPACE *space);
uint8_t ShieldDestroy(uint8_t Origine, uint8_t VarX, uint8_t VarY, SPACE *space);
void ShieldDestroyWrite(uint8_t BOOLWRITE, uint8_t line, SPACE *space, uint8_t Origine);
uint8_t MyShield(uint8_t x, uint8_t y, SPACE *space);
uint8_t ShieldBlitz(uint8_t Part, uint8_t LineSH);
uint8_t BOOLREAD(uint8_t SHnum, uint8_t LineSH, SPACE *space);
void RemoveExplodOnMonsterGrid(SPACE *space);
uint8_t background(uint8_t x, uint8_t y, SPACE *space);
uint8_t Vesso(uint8_t x, uint8_t y, SPACE *space);
void UFO_Attack_Check(uint8_t x, SPACE *space);
uint8_t MyShoot(uint8_t x, uint8_t y, SPACE *space);
void Monster_Attack_Check(SPACE *space);
int8_t OuDansLaGrilleMonster(uint8_t x, uint8_t y, SPACE *space);
uint8_t SplitSpriteDecalageY(uint8_t Input, uint8_t UPorDOWN, SPACE *space);
uint8_t Murge_Split_UP_DOWN(uint8_t x, SPACE *space);
uint8_t WriteMonster14(uint8_t x);
uint8_t Monster(uint8_t x, uint8_t y, SPACE *space);
uint8_t MonsterRefreshMove(SPACE *space);
void VarResetNewLevel(SPACE *space);
// ===================================================================================
// Main Function
// ===================================================================================
int main(void) {
  // Setup
  JOY_init();
  // Loop
  while(1) {
    uint8_t Decompte = 0;
    uint8_t VarPot;
    uint8_t MyShootReady = SHOOTS;
    SPACE space;
  NEWGAME:
    Live = 3;
    LEVELS = 0;
    Tiny_Flip(1, &space);
    while(1) {
      if(JOY_act_pressed()) {
        JOY_sound(100, 125); JOY_sound(50, 125);
        goto BYPASS2;
  NEWLEVEL:
    JOY_DLY_ms(1000);
  BYPASS2:
    VarResetNewLevel(&space);
    SpeedControle(&space);
    VarPot = 54;
    ShipPos = 56;
    space.ScrBackV=(ShipPos / 14) + 52;
    goto Bypass;
  RestartLevel:
    if(Live > 0) Live--;
    else goto NEWGAME;
  Bypass:
    ShipDead = 0;
    Decompte = 0;
    Tiny_Flip(0, &space);
    JOY_DLY_ms(1000);
    while(1) {
      if(MONSTERrest == 0) {
        JOY_sound(110, 255); JOY_DLY_ms(40); JOY_sound(130, 255); JOY_DLY_ms(40);
        JOY_sound(100, 255); JOY_DLY_ms(40); JOY_sound(1, 155);   JOY_DLY_ms(20);
        JOY_sound(60, 255);  JOY_sound(60, 255);
        if(LEVELS < 9) LEVELS++;
        goto NEWLEVEL;
      if((((space.MonsterGroupeYpos) + (space.MonsterFloorMax + 1)) == 7) && (Decompte == 0)) ShipDead = 1;
      if(SpeedShootMonster <= 9 - LEVELS) SpeedShootMonster++;
      else {SpeedShootMonster = 0; MonsterShootGenerate(&space);}
      space.ScrBackV = (ShipPos / 14) + 52;
      Tiny_Flip(0, &space);
      space.oneFrame = !space.oneFrame;
      RemoveExplodOnMonsterGrid(&space);
      MonsterShootupdate(&space);
      UFOUpdate(&space);
      if(((space.MonsterGroupeXpos >= 26) && (space.MonsterGroupeXpos <= 28))
        && (space.MonsterGroupeYpos == 2) && (space.DecalageY8 == 4)) space.UFOxPos = 127;
      if(VarPot > (ShipPos + 2)) ShipPos = ShipPos + ((VarPot - ShipPos) / 3);
      if(VarPot < (ShipPos - 2)) ShipPos = ShipPos - ((ShipPos - VarPot) / 3);
      if(ShipDead != 1) {
        if(space.frame < space.frameMax) space.frame++;
        else {
          GRIDMonsterFloorY(&space);
          space.anim = !space.anim;
          if(space.anim == 0) SnD(space.UFOxPos, 200);
          else SnD(space.UFOxPos, 100);
          MonsterRefreshMove(&space);
          space.frame = 0;
        if(JOY_left_pressed()) {
          if(VarPot > 5) VarPot = VarPot - 6;
        if(JOY_right_pressed()) {
          if(VarPot < 108) VarPot = VarPot + 6;
        if((JOY_act_pressed()) && (MyShootReady == SHOOTS)) {
          JOY_sound(200, 4); MyShootReady = 0; space.MyShootBall = 6; space.MyShootBallxpos = ShipPos + 6;
      else {
        JOY_sound(80, 1); JOY_sound(100, 1);
        Decompte++;
        if(Decompte >= 30) {
          JOY_DLY_ms(600);
          if(((space.MonsterGroupeYpos) + (space.MonsterFloorMax + 1)) == 7) goto NEWGAME;
          else goto RestartLevel;
      if(space.MyShootBall == -1) {
        if(MyShootReady<SHOOTS) MyShootReady++;
    JOY_SLOWDOWN();
// ===================================================================================
// Functions
// ===================================================================================
void LoadMonstersLevels(int8_t Levels, SPACE *space) {
  uint8_t x, y;
  for(y=0; y<5; y++) {
    for(x=0; x<6; x++) {
      if(y!=4) space->MonsterGrid[y][x] = MonstersLevels[(Levels * 24) + (y * 6) + x];
      else     space->MonsterGrid[y][x] = -1;
void SnD(int8_t Sp_, uint8_t SN) {
  if(Sp_ != -120) {JOY_sound(220, 8); JOY_sound(200, 4);}
  else JOY_sound(SN, 1);
void SpeedControle(SPACE *space) {
  uint8_t xx, yy;
  MONSTERrest = 0;
  for(yy=0; yy<4; yy++) {
    for(xx=0; xx<6; xx++) {
      if((space->MonsterGrid[yy][xx] != -1) && ((space->MonsterGrid[yy][xx] <=5 ))) MONSTERrest++;
  space->frameMax = (MONSTERrest >> 3);
// Thanks to Sven Bruns for informing me of an error in this function!
void GRIDMonsterFloorY(SPACE *space) {
  uint8_t y,x;
  space->MonsterFloorMax = 3;
  for(y=0; y<4; y++) {
    for(x=0; x<6; x++) {
      if(space->MonsterGrid[3-y][x] != -1) return;
    space->MonsterFloorMax = space->MonsterFloorMax - 1;
uint8_t LivePrint(uint8_t x, uint8_t y) {
  #define XLIVEWIDE ((5 * Live) - 1)
  if((0 >= (x - XLIVEWIDE)) && (y == 7)) {
    return LIVE[x];
  return 0x00;
void Tiny_Flip(uint8_t render0_picture1, SPACE *space) {
  uint8_t y, x;
  uint8_t MYSHIELD = 0x00;
  for(y=0; y<8; y++) {
    JOY_OLED_data_start(y);
    for(x=0; x<128; x++) {
      if(render0_picture1 == 0) {
        if(ShieldRemoved == 0) MYSHIELD = MyShield(x, y, space);
        else MYSHIELD = 0x00;
        JOY_OLED_send( background(x, y, space)
                       | LivePrint(x, y)
                       | Vesso(x, y, space)
                       | UFOWrite(x, y, space)
                       | Monster(x, y, space)
                       | MyShoot(x, y, space)
                       | MonsterShoot(x, y, space)
                       | MYSHIELD);
      else JOY_OLED_send(intro[x + (y * 128)]);
    if(render0_picture1 == 0) {
      if(ShieldRemoved == 0) ShieldDestroy(0, space->MyShootBallxpos, space->MyShootBall, space);
    JOY_OLED_end();
  if(render0_picture1 == 0) {
    if(!(space->MonsterGroupeYpos < (2 + (4 - (space->MonsterFloorMax + 1))))) {
      if(ShieldRemoved != 1) {
        space->Shield[0] = 0x00;
        space->Shield[1] = 0x00;
        space->Shield[2] = 0x00;
        space->Shield[3] = 0x00;
        space->Shield[4] = 0x00;
        space->Shield[5] = 0x00;
        ShieldRemoved = 1;
uint8_t UFOWrite(uint8_t x, uint8_t y, SPACE *space) {
  if((space->UFOxPos != -120) && (y == 0) && (space->UFOxPos <= x) && (space->UFOxPos >= (x - 14)))
    return Monsters[(x - space->UFOxPos) + (6 * 14) + (space->oneFrame * 14)];
  return 0x00;
void UFOUpdate(SPACE *space) {
  if(space->UFOxPos != -120) {
    space->UFOxPos = space->UFOxPos - 2;
    SnD(space->UFOxPos, 0);
    if(space->UFOxPos <= -20) space->UFOxPos = -120;
void ShipDestroyByMonster(SPACE *space) {
  if((space->MonsterShoot[1] >= 14) && (space->MonsterShoot[1] <= 15)
  && (space->MonsterShoot[0] >= ShipPos) && (space->MonsterShoot[0] <= ShipPos+14))
    ShipDead=1;
void MonsterShootupdate(SPACE *space) {
  if(space->MonsterShoot[1] != 16) {
    ShipDestroyByMonster(space);
    if(ShieldDestroy(1, space->MonsterShoot[0], space->MonsterShoot[1] >> 1, space))
      space->MonsterShoot[1] = 16;
    else
      space->MonsterShoot[1] = space->MonsterShoot[1] + 1;
void MonsterShootGenerate(SPACE *space) {
  uint8_t a = JOY_random() % 3;
  uint8_t b = JOY_random() % 6;
  if(b >= 5) b = 5;
  if(space->MonsterShoot[1] == 16) {
    if(space->MonsterGrid[a][b] != -1) {
      space->MonsterShoot[0] = (space->MonsterGroupeXpos + 7) + (b * 14);
      space->MonsterShoot[1] = ((space->MonsterGroupeYpos + a) * 2) + 1;
uint8_t MonsterShoot(uint8_t x, uint8_t y, SPACE *space) {
  if(((space->MonsterShoot[1] >> 1) == y) && (space->MonsterShoot[0] == x)) {
    if((space->MonsterShoot[1] & 1) == 0) return 0b00001111;
    else return 0b11110000;
  return 0x00;
uint8_t ShieldDestroy(uint8_t Origine, uint8_t VarX, uint8_t VarY, SPACE *space) {
  #define OFFSETXSHIELD -1
  if(VarY == 6) {
    if((VarX >= 20 + OFFSETXSHIELD) && (VarX <= 27 + OFFSETXSHIELD)) {
      if(BOOLREAD(0, VarX - (20 + OFFSETXSHIELD), space)) {
        ShieldDestroyWrite(0, VarX - (20 + OFFSETXSHIELD), space, Origine);
        return 1;
    if((VarX >= 28 + OFFSETXSHIELD) && (VarX <= 35 + OFFSETXSHIELD)) {
      if(BOOLREAD(1, VarX - (28 + OFFSETXSHIELD), space)) {
        ShieldDestroyWrite(1, VarX - (28 + OFFSETXSHIELD), space, Origine);
        return 1;
    if((VarX >= 55 + OFFSETXSHIELD) && (VarX <= 62 + OFFSETXSHIELD)) {
      if(BOOLREAD(2, VarX - (55 + OFFSETXSHIELD), space)) {
        ShieldDestroyWrite(2, VarX - (55 + OFFSETXSHIELD), space, Origine);
        return 1;
    if((VarX >= 63 + OFFSETXSHIELD) && (VarX <= 70 + OFFSETXSHIELD)) {
      if(BOOLREAD(3, VarX - (63 + OFFSETXSHIELD), space)) {
        ShieldDestroyWrite(3, VarX - (63 + OFFSETXSHIELD), space, Origine);
        return 1;
    if((VarX >= 90 + OFFSETXSHIELD) && (VarX <= 97 + OFFSETXSHIELD)) {
      if(BOOLREAD(4, VarX - (90 + OFFSETXSHIELD), space)) {
        ShieldDestroyWrite(4, VarX - (90 + OFFSETXSHIELD), space, Origine);
        return 1;
    if((VarX >= 98 + OFFSETXSHIELD) && (VarX <= 105 + OFFSETXSHIELD)) {
      if(BOOLREAD(5, VarX - (98 + OFFSETXSHIELD), space)) {
        ShieldDestroyWrite(5, VarX - (98 + OFFSETXSHIELD), space, Origine);
        return 1;
  return 0;
void ShieldDestroyWrite(uint8_t BOOLWRITE, uint8_t line, SPACE *space, uint8_t Origine) {
  switch(line) {
    case 0:
      space->Shield[BOOLWRITE] = space->Shield[BOOLWRITE] - 128;
      if(Origine == 0) space->MyShootBall = -1;
      break;
    case 1:
      space->Shield[BOOLWRITE] = space->Shield[BOOLWRITE] - 64;
      if(Origine == 0) space->MyShootBall = -1;
      break;
    case 2:
      space->Shield[BOOLWRITE] = space->Shield[BOOLWRITE] - 32;
      if(Origine == 0) space->MyShootBall = -1;
      break;
    case 3:
      space->Shield[BOOLWRITE] = space->Shield[BOOLWRITE] - 16;
      if(Origine == 0) space->MyShootBall = -1;
      break;
    case 4:
      space->Shield[BOOLWRITE] = space->Shield[BOOLWRITE] - 8;
      if(Origine == 0) space->MyShootBall = -1;
      break;
    case 5:
      space->Shield[BOOLWRITE] = space->Shield[BOOLWRITE] - 4;
      if(Origine == 0) space->MyShootBall = -1;
      break;
    case 6:
      space->Shield[BOOLWRITE] = space->Shield[BOOLWRITE] - 2;
      if(Origine == 0) space->MyShootBall = -1;
      break;
    case 7:
      space->Shield[BOOLWRITE] = space->Shield[BOOLWRITE] - 1;
      if(Origine == 0) space->MyShootBall = -1;
      break;
    default:
      break;
uint8_t MyShield(uint8_t x, uint8_t y, SPACE *space) {
  #define OFFSETXSHIELD -1
  if(y != 6) return 0x00;
  if((x >= 20 + OFFSETXSHIELD) && (x <= 27 + OFFSETXSHIELD)) {
    if(BOOLREAD(0, x - (20 + OFFSETXSHIELD), space)) return ShieldBlitz(0, x - (20 + OFFSETXSHIELD));
    else return 0x00;
  if((x >= 28 + OFFSETXSHIELD) && (x <= 35 + OFFSETXSHIELD)) {
    if(BOOLREAD(1, x - (28 + OFFSETXSHIELD), space)) return ShieldBlitz(1, x - (28 + OFFSETXSHIELD));
    else return 0x00;
  if((x >= 55 + OFFSETXSHIELD) && (x <= 62 + OFFSETXSHIELD)) {
    if(BOOLREAD(2, x - (55 + OFFSETXSHIELD), space)) return ShieldBlitz(0, x - (55 + OFFSETXSHIELD));
    else return 0x00;
  if((x >= 63 + OFFSETXSHIELD) && (x <= 70 + OFFSETXSHIELD)) {
    if(BOOLREAD(3, x - (63 + OFFSETXSHIELD), space)) return ShieldBlitz(1, x - (63 + OFFSETXSHIELD));
    else return 0x00;
  if((x >= 90 + OFFSETXSHIELD) && (x <= 97 + OFFSETXSHIELD)) {
    if(BOOLREAD(4, x - (90 + OFFSETXSHIELD), space)) return ShieldBlitz(0, x - (90 + OFFSETXSHIELD));
    else return 0x00;
  if((x >= 98 + OFFSETXSHIELD) && (x <= 105 + OFFSETXSHIELD)) {
    if(BOOLREAD(5, x - (98 + OFFSETXSHIELD), space)) return ShieldBlitz(1, x - (98 + OFFSETXSHIELD));
    else return 0x00;
  return 0x00;
uint8_t ShieldBlitz(uint8_t Part, uint8_t LineSH) {
  uint8_t Var0 = 0;
  switch(LineSH) {
    case 0: if(Part == 0) Var0 = 0b11110000; else Var0 = 0b00001111; break;
    case 1: if(Part == 0) Var0 = 0b11111100; else Var0 = 0b00001111; break;
    case 2:
    case 3:
    case 4:
    case 5: Var0 = 0b00001111; break;
    case 6: if(Part == 1) Var0 = 0b11111100; else Var0 = 0b00001111; break;
    case 7: if(Part == 1) Var0 = 0b11110000; else Var0 = 0b00001111; break;
    default: Var0 = 0b00000000; break;
  return Var0;
uint8_t BOOLREAD(uint8_t SHnum, uint8_t LineSH, SPACE *space) {
  uint8_t Var0 = 0b10000000 >> LineSH;
  return((space->Shield[SHnum] & Var0) != 0);
void RemoveExplodOnMonsterGrid(SPACE *space) {
  uint8_t x, y;
  for(y=0; y<=3; y++) {
    for(x=0; x<=5; x++) {
      if(space->MonsterGrid[y][x] >= 11) space->MonsterGrid[y][x] = -1;
      if(space->MonsterGrid[y][x] >= 8)  space->MonsterGrid[y][x] = space->MonsterGrid[y][x] + 1;
uint8_t background(uint8_t x, uint8_t y, SPACE *space) {
  uint8_t scr = space->ScrBackV + x;
  if(scr > 127) scr = space->ScrBackV + x - 128;
  return(0xff - back[y * 128 + scr]);
uint8_t Vesso(uint8_t x, uint8_t y, SPACE *space) {
  if((x - ShipPos >= 0) && (x - ShipPos < 13) && (y==7)) {
    if(ShipDead == 0) return vesso[x - ShipPos];
    else return vesso[x - ShipPos + (12 * space->oneFrame)];
  return 0;
void UFO_Attack_Check(uint8_t x, SPACE *space) {
  if(space->MyShootBall == 0) {
    if((space->MyShootBallxpos >= space->UFOxPos) && (space->MyShootBallxpos <= space->UFOxPos + 14)) {
      for(x=1; x<100; x++) JOY_sound(x, 1);
      if(Live < 3) Live++;
      space->UFOxPos =- 120;
uint8_t MyShoot(uint8_t x, uint8_t y, SPACE *space) {
  if((space->MyShootBallxpos == x) && (y == space->MyShootBall)) {
    if(space->MyShootBall > -1) space->MyShootBallFrame = !space->MyShootBallFrame;
    else return 0x00;
    if(space->MyShootBallFrame == 1) space->MyShootBall--;
    Monster_Attack_Check(space);
    UFO_Attack_Check(x, space);
    return SHOOT[space->MyShootBallFrame];
  return 0x00;
void Monster_Attack_Check(SPACE *space) {
  int8_t Varx = 0, Vary = 0;
  #define Xmouin   (space->MonsterGroupeXpos)
  #define Ymouin   (space->MonsterGroupeYpos << 3) //-space->DecalageY8
  #define XPlus    (Xmouin + 84)
  #define YPlus    (Ymouin + (4*8))
  #define MYSHOOTX (space->MyShootBallxpos)
  #define MYSHOOTY ((space->MyShootBall << 3) + ((space->MyShootBallFrame + 1) << 2))
  if((MYSHOOTX >= Xmouin) && (MYSHOOTX <= XPlus) && (MYSHOOTY >= Ymouin) && (MYSHOOTY <= YPlus)) {
    //enter in the monster zone
    Vary = (MYSHOOTY - Ymouin + 4) >> 3;
    Varx = (MYSHOOTX - Xmouin + 7) / 14;
    if(Varx < 0) Varx = 0;
    if(Vary < 0) Vary = 0;
    if(Varx > 5) return;
    if(Vary > 3) return;
    if((space->MonsterGrid[Vary][Varx] > -1) && (space->MonsterGrid[Vary][Varx] < 6)) {
      JOY_sound(50, 10);
      space->MonsterGrid[Vary][Varx] = 8;
      space->MyShootBall = -1;
      SpeedControle(space);
    //fin monster zone
int8_t OuDansLaGrilleMonster(uint8_t x, uint8_t y, SPACE *space) {
  if(x < space->MonsterGroupeXpos) return -1;
  if(y < space->MonsterGroupeYpos) return -1;
  space->PositionDansGrilleMonsterX = (x - space->MonsterGroupeXpos) / 14;
  space->PositionDansGrilleMonsterY = (y - space->MonsterGroupeYpos);
  if(space->PositionDansGrilleMonsterX > 5) return -1;
  if(space->PositionDansGrilleMonsterY > 4) return -1;
  return 0;
uint8_t SplitSpriteDecalageY(uint8_t Input, uint8_t UPorDOWN, SPACE *space) {
  if(UPorDOWN) return(Input << space->DecalageY8);
  else return(Input >> (8 - space->DecalageY8));
uint8_t Murge_Split_UP_DOWN(uint8_t x, SPACE *space) {
  int8_t SpriteType = -1;
  int8_t ANIMs = -1;
  uint8_t Murge1 = 0;
  uint8_t Murge2 = 0;
  if(space->DecalageY8 == 0) {
    SpriteType = space->MonsterGrid[space->PositionDansGrilleMonsterY][space->PositionDansGrilleMonsterX];
    if(SpriteType < 8) ANIMs = space->anim * 14;
    else ANIMs = 0;
    if(SpriteType == -1) return 0x00;
    return Monsters[(WriteMonster14(x - space->MonsterGroupeXpos) + SpriteType * 14) + ANIMs];
  else {
    //debut
    if(space->PositionDansGrilleMonsterY == 0) {
      SpriteType = space->MonsterGrid[space->PositionDansGrilleMonsterY][space->PositionDansGrilleMonsterX];
      if(SpriteType < 8) ANIMs = space->anim * 14;
      else ANIMs = 0;
      if(SpriteType != -1) Murge2 = SplitSpriteDecalageY(Monsters[(WriteMonster14(x - space->MonsterGroupeXpos) + SpriteType * 14) + ANIMs], 1, space);
      else Murge2 = 0x00;
      return Murge2;
    else {
      SpriteType = space->MonsterGrid[space->PositionDansGrilleMonsterY - 1][space->PositionDansGrilleMonsterX];
      if(SpriteType < 8) ANIMs = space->anim * 14;
      else ANIMs = 0;
      if(SpriteType != -1) Murge1 = SplitSpriteDecalageY(Monsters[(WriteMonster14(x - space->MonsterGroupeXpos) + SpriteType * 14) + ANIMs], 0, space);
      else Murge1 = 0x00;
      SpriteType = space->MonsterGrid[space->PositionDansGrilleMonsterY][space->PositionDansGrilleMonsterX];
      if(SpriteType < 8) ANIMs = space->anim * 14;
      else ANIMs = 0;
      if(SpriteType != -1) Murge2 = SplitSpriteDecalageY(Monsters[(WriteMonster14(x - space->MonsterGroupeXpos) + SpriteType * 14) + ANIMs], 1, space);
      else Murge2 = 0x00;
      return(Murge1 | Murge2);
  } //fin
uint8_t WriteMonster14(uint8_t x) {
  while(x >= 14) x -= 14;
  return x;
uint8_t Monster(uint8_t x, uint8_t y, SPACE *space) {
  if(OuDansLaGrilleMonster(x, y, space) != -1) return  Murge_Split_UP_DOWN(x, space);
  return 0x00;
uint8_t MonsterRefreshMove(SPACE *space) {
  if(space->Direction == 1) {
    if(space->MonsterGroupeXpos < space->MonsterOffsetDroite) {
      space->MonsterGroupeXpos = space->MonsterGroupeXpos + 2;
      return 0;
    else {
      if(space->DecalageY8 < 7) {
        space->DecalageY8 = space->DecalageY8 + 4;
        if(space->DecalageY8 > 7) space->DecalageY8 = 7;
      else {
        space->MonsterGroupeYpos++;
        space->DecalageY8 = 0;
      space->Direction = 0;
      return 0;
  else {
    if(space->MonsterGroupeXpos > space->MonsterOffsetGauche) {
      space->MonsterGroupeXpos = space->MonsterGroupeXpos - 2;
      return 0;
    else {
      if(space->DecalageY8 < 7) {
        space->DecalageY8 = space->DecalageY8 + 4;
        if(space->DecalageY8 > 7) space->DecalageY8 = 7;
      else {
        space->MonsterGroupeYpos++;
        space->DecalageY8 = 0;
      space->Direction = 1;
      return 0;
void VarResetNewLevel(SPACE *space) {
  ShieldRemoved = 0;
  SpeedShootMonster = 0;
  MONSTERrest = 24;
  LoadMonstersLevels(LEVELS, space);
  space->Shield[0] = 255;
  space->Shield[1] = 255;
  space->Shield[2] = 255;
  space->Shield[3] = 255;
  space->Shield[4] = 255;
  space->Shield[5] = 255;
  space->MonsterShoot[0] = 16;
  space->MonsterShoot[1] = 16;
  space->UFOxPos = -120;
  space->MyShootBall = -1;
  space->MyShootBallxpos = 0;
  space->MyShootBallFrame = 0;
  space->anim = 0;
  space->frame = 0;
  space->PositionDansGrilleMonsterX = 0;
  space->PositionDansGrilleMonsterY = 0;
  space->MonsterFloorMax = 3;
  space->MonsterOffsetGauche = 0;
  space->MonsterOffsetDroite = 44;
  space->MonsterGroupeXpos = 20;
  if(LEVELS > 3) space->MonsterGroupeYpos = 1;
  else space->MonsterGroupeYpos = 0;
  space->DecalageY8 = 0;
  space->frameMax = 8;
  space->Direction = 1; //1 right 0 gauche
  space->oneFrame = 0;
# GAMES
## There are many games but i got stucked with the tiny invaders that was my childhood favourite game
## Tiny Invaders
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/tiny-invaders-1.png)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/tiny-invaders-2.png)
## Tiny Lander
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/lander1.png)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/lander2.png)
## Tiny Arkanoid
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/arkoid1.png)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/arkoid2.png)
## Tiny Pacman
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/pacman.png)
## OUTPUT VIDEO
[https://github.com/NavaneethKumar237/Risc-v-internship?tab=readme-ov-file#final\_project](https://github.com/NavaneethKumar237/Risc-v-internship?tab=readme-ov-file#final_project)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
[PrevPrevious](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
[NextNext](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 26. Motion Detection System Using PIR Sensor and VSDSQuadron Mini {#motion-detection-system-using-pir-sensor-and-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/motion-detection-system-using-pir-sensor-and-vsdsquadron-mini/](https://www.vlsisystemdesign.com/motion-detection-system-using-pir-sensor-and-vsdsquadron-mini/)
**Word Count:** 536

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Motion-Detection.png)
# Motion Detection System Using PIR Sensor and VSDSQuadron Mini
## **Overview**
The project aims to create a motion detection system using a Passive Infrared (PIR) sensor and the VSDsquadron Mini Board. When motion is detected by the PIR sensor, the system activates an LED to indicate the presence of motion.
- **Detection** : The PIR sensor continuously monitors its surroundings for any movement. When it detects motion, it sends a signal to the VSDsquadron Mini Board.
- **Processing** : The VSDsquadron Mini Board receives the signal from the PIR sensor and processes it using its onboard microcontroller.
- **LED Activation** : Upon detecting motion, the microcontroller activates the LED connected to it, illuminating it to indicate the presence of motion.
## Components
- PIR Sensor
- VSDSquadron Mini Board
- LED
- Jumper wire(Female to FEmale)
- VS Code for uploading the code in which PLATFORM IO installation should be there.
## **Hardware Connections**
#### PIR CONNECTIONS
- Output Pin of PIR connected to PD2 Of VSDSquadron Mini Board.
- VCC Of PIR coonected to 5V Of VSDSquadron Mini Board.
- GND Pin of PIR connected to GND Of VSDSquadron Mini Board.
#### LED CONNECTION
- LED Anode Pin connected to PD6 Of VSDSquadron Mini Board.
- LED Cathode connected to GND Of VSDSquadron Mini Board.
## Code for Programming
#include <ch32v00x.h>
#include <debug.h>
#define BLINKY_GPIO_PORT GPIOD
#define BLINKY_GPIO_PIN GPIO_Pin_6
#define PIR_GPIO_PIN GPIO_Pin_2 // PIR sensor output connected to GPIO Pin 2
#define BLINKY_CLOCK_ENABLE RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE)
void NMI_Handler(void) _attribute_((interrupt("WCH-Interrupt-fast")));
void HardFault_Handler(void) _attribute_((interrupt("WCH-Interrupt-fast")));
void Delay_Init(void);
void Delay_Ms(uint32_t n);
int main(void)
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
    SystemCoreClockUpdate();
    Delay_Init();
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    BLINKY_CLOCK_ENABLE;
    GPIO_InitStructure.GPIO_Pin = BLINKY_GPIO_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(BLINKY_GPIO_PORT, &GPIO_InitStructure);
    // Configure PIR sensor input pin
    GPIO_InitStructure.GPIO_Pin = PIR_GPIO_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // Input mode with pull-up
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    while (1)
        // Read PIR sensor status
        uint8_t pirStatus = GPIO_ReadInputDataBit(GPIOD, PIR_GPIO_PIN);
        // Control the LED based on PIR sensor output
        if (pirStatus == 1) // PIR sensor detected motion
            GPIO_WriteBit(BLINKY_GPIO_PORT, BLINKY_GPIO_PIN, SET); // Turn on LED
        else
            GPIO_WriteBit(BLINKY_GPIO_PORT, BLINKY_GPIO_PIN, RESET); // Turn off LED
        Delay_Ms(1000);
void NMI_Handler(void) {}
void HardFault_Handler(void)
    while (1)
## Application Video
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
[PrevPrevious](https://www.vlsisystemdesign.com/implementing-full-subtractor-using-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/motion-detection-system-using-pir-sensor-and-vsdsquadron-mini/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 27. NASSCOM Positions VSD at the Forefront of VLSI Skilling Initiatives in India {#nasscom-positions-vsd-at-the-forefront-of-vlsi-skilling-initiatives-in-india}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/nasscom-positions-vsd-at-the-forefront-of-vlsi-skilling-initiatives-in-india/](https://www.vlsisystemdesign.com/nasscom-positions-vsd-at-the-forefront-of-vlsi-skilling-initiatives-in-india/)
**Word Count:** 205

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/VSD-NASSCOm-1024x512.png)
# NASSCOM Positions VSD at the Forefront of VLSI Skilling Initiatives in India
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
[PrevPrevious](https://www.vlsisystemdesign.com/14-30/)
[NextNext](https://www.vlsisystemdesign.com/smart-door-using-ir-sensor-and-servo-motor/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/nasscom-positions-vsd-at-the-forefront-of-vlsi-skilling-initiatives-in-india/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 28. Object Detector Using Ultrasonic Sensor {#object-detector-using-ultrasonic-sensor}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/object-detector-using-ultrasonic-sensor/](https://www.vlsisystemdesign.com/object-detector-using-ultrasonic-sensor/)
**Word Count:** 701

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Project-5.png)
# Object Detector Using Ultrasonic Sensor
## **Overview**
The Object Detector project integrates an ultrasonic sensor with the CH32V003 RISC-V processor to detect nearby objects. By utilizing the ultrasonic sensor, the system can detect objects within its range and alert the user by switching on an LED. This project is designed for various applications, including obstacle detection, proximity sensing, and as a component in larger automated systems.
## **Components Required**
## 1\. Hardware
- CH32V003 RISC-V processor
- Ultrasonic sensor (HC-SR04)
- LED
- Power Supply
- Breadboard
- Jumper Wires
## 2\. Software
- VSCode
- PlatformIO
## **Hardware Connections**
The ultrasonic sensor is connected to the VSDSquadron Mini as follows:
- **TRIG PIN** to **PD2** on VSDSquadron Mini
- **ECHO PIN** to **PD4** on VSDSquadron Mini
- **GND** to **GND** on VSDSquadron Mini
- **VCC** to **3.3V** on VSDSquadron Mini
## **How to Program**
1. **Install PlatformIO Core** : Ensure PlatformIO Core is installed on your system. Follow the installation guide provided by PlatformIO.
2. **Build and Upload Commands** :
   - Build the project: $ pio run
   - Upload the firmware: $ pio run ‚Äìtarget upload
   - Clean build files: $ pio run ‚Äìtarget clean
## **API Reference**
- **USART\_Printf\_Init()** : Initializes the USART peripheral for debugging and output.
- **Delay\_Ms()** : Generates a millisecond delay, useful for timing and sensor control.
- **GPIO\_ReadInputDataBit()** : Reads the state of an input pin.
- **GPIO\_WriteBit()** : Sets or clears a specific output pin, used for controlling the LED and the ultrasonic sensor‚Äôs trigger.
## **Code Snippet**
#include <ch32v00x.h>
#include <debug.h>
void GPIO_Config(void) {
GPIO_InitTypeDef GPIO_InitStructure = {0};
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
// Configure echo and trigger pins
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_4;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
GPIO_Init(GPIOD, &GPIO_InitStructure);
// Configure trigger and LED pins
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init(GPIOD, &GPIO_InitStructure);
int main(void) {
uint8_t echo_status = 0;
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
SystemCoreClockUpdate();
Delay_Init();
GPIO_Config();
while(1) {
// Trigger ultrasonic sensor
GPIO_WriteBit(GPIOD, GPIO_Pin_2, SET);
Delay_Ms(10); // Trigger pulse width
GPIO_WriteBit(GPIOD, GPIO_Pin_2, RESET);
echo_status = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_4);
if (echo_status == 1) {
// Object detected, blink LED
GPIO_WriteBit(GPIOD, GPIO_Pin_3, SET);
Delay_Ms(2000); // LED on duration
GPIO_WriteBit(GPIOD, GPIO_Pin_3, RESET);
Delay_Ms(2000); // LED off duration
## **Working Principle**
The system operates by sending a short ultrasonic pulse (triggered by PD2) and listening for an echo (received on PD4). The presence of an object within the sensor‚Äôs range reflects the pulse back to the sensor, detected as a high signal on the ECHO pin. Upon detection, the processor activates an LED to alert the user of the detected object.
## **Applications**
- **Object Detection** : Useful in parking assistance systems, robot obstacle avoidance, and proximity detection for home automation.
- **Security Systems** : Employing ultrasonic sensors for motion detection in restricted areas.
- **Distance Measurement** : Accurate distance measurements for assembly line spacing, liquid level monitoring, and height measurement of objects.
- **Liquid Level Detection** : Using ultrasonic sensors to monitor the liquid level inside tanks, preventing unstable readings caused by wavy surfaces or bubbles.
## **Detailed Project Report**
[https://drive.google.com/file/d/1cq8VzAWV3-8p111bpxCW\_VXBy3182G0E/view?usp=sharing](https://drive.google.com/file/d/1cq8VzAWV3-8p111bpxCW_VXBy3182G0E/view?usp=sharing)
## **Github Repo**
[https://github.com/Amanb17/somaiya-riscv/](https://github.com/Amanb17/somaiya-riscv/)
## **Application Video**
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
[PrevPrevious](https://www.vlsisystemdesign.com/implementing-2-bit-array-multiplier-using-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/platformio-i2c-proof-of-concept-poc-for-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/object-detector-using-ultrasonic-sensor/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 29. Over-The-Air programmer for VSDSquadron-Mini board using NodeMCU 1.0 {#over-the-air-programmer-for-vsdsquadron-mini-board-using-nodemcu-10}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/over-the-airota-programmer-for-vsdsquadron-mini-board-using-nodemcu-1-0-esp-12e/](https://www.vlsisystemdesign.com/over-the-airota-programmer-for-vsdsquadron-mini-board-using-nodemcu-1-0-esp-12e/)
**Word Count:** 2,560

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/OTA.png)
# Over-The-Air programmer for VSDSquadron-Mini board using NodeMCU 1.0
## **Overview**
The project entails enhancing the VSDSquadron-Mini board by integrating Over-The-Air (OTA) programming capabilities facilitated through the NodeMCU 1.0 (ESP-12E) development board. This integration allows for remote firmware updates to be transmitted over Wi-Fi networks, eliminating the need for physical access to the device for programming purposes.
By leveraging the NodeMCU 1.0‚Äôs Wi-Fi connectivity and processing power, the VSDSquadron-Mini board can receive firmware updates remotely. This functionality offers significant advantages, particularly in scenarios where accessing the device for manual updates is impractical or impossible.
In essence, the project streamlines the firmware update process, making it more convenient and efficient while maintaining the integrity and security of the update mechanism.
## **Components Required** **to build OTA Programmer:**
- VSDSquadron-Mini CH32V003F4U6
- ESP8266 NodeMCU 1.0 (ESP-12E)
- Bread Board
- Power Supply
- Jumper Wires
The CH32V003F4U6 RISC-V processor, employed in the OTA programmer project, operates at voltages between 1.8V to 3.6V, featuring GPIO pins for interfacing with external devices and supporting communication protocols like SPI, I2C, and UART. NodeMCU 1.0, utilizing the ESP-12E module, is a versatile development board tailored for IoT applications. With integrated Wi-Fi capabilities and GPIO pins, it offers a compact and powerful platform for rapid prototyping and experimentation in the IoT space. Renowned for its affordability and strong community support, NodeMCU 1.0 simplifies IoT development, enabling users to create connected devices and applications with ease.
**Circuit Connection for OTA Programmer:**
In this OTA Project, we are using UART protocol to flash the VSDSquadron-Mini (VSDSM) board using NodeMCU. The PD5 (TX) pin of VSDSM is connected to D1(Soft Serial RX) pin of NodeMCU. The PD6 (RX) pin of VSDSM is connected to D2(Soft Serial TX) pin of NodeMCU. The PD0 (External Interrupt) pin of VSDSM, is connected to D5 of NodeMCU. The Gnd of both the boards are connected together. The 5V pin of VSDSM is connected to VIN pin of NodeMCU, which essentially powers it up.
## **Pinout Diagram for OTA Programmer:**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/OTA-Programmer.png)
## **Table for Pin connection:**
| **VSDSquadron-Mini board** | **NodeMCU 1.0 (ESP-12E)** |
| --- | --- |
| PD5 (Blue wire) | D1 |
| PD6 (Orange wire) | D2 |
| PD0 (Green wire) | D5 |
| GND (Black wire) | GND |
| 5V (Red wire) | VIN |
## Programming Procedure :
**CH32V003\_IAP Program:**
The code given below, is a modification of the CH32V003\_IAP example provided by WCH. The _main.c_ file is modified as per the requirements. In the original main.c, it requires PC0 to be floating while programming through UART. The modification is, it does not require any pins, but after booting it will wait for a small amount of time to receive any flashing commands. If it does not receive any commands, the execution is branched to the USER AREA, by calling IAP\_2\_APP() function. In the _Link.ld_ file, the flash area is set to 1920B, so that this program can fit into the BOOT AREA of the CH32V003, which starts from the address 0x1FFF0000. Only the WCH-LinkUtility program allows us to write this program to address 0x1FFF0000.
// Importing header files
#include "debug.h"
#include "string.h"
#include "iap.h"
// Function which jumps from BOOT area (1920B) to USER area (16K)
void IAP_2_APP(void)
RCC_ClearFlag();                        // Clearing all the reset and clock control flags
SystemReset_StartMode(Start_Mode_USER); // Setting the Start mode to USER
NVIC_SystemReset();                     // Performing a System reset
int main(void)
    // Enable GPIOD,USART1 clock
    RCC->APB2PCENR |= RCC_APB2Periph_GPIOD| RCC_APB2Periph_USART1;
    // Setting the UART baud rate to 38400
    USART1_CFG(38400);
    // A temporary count variable used for creating delay
    u32 count = 0;
    // Loop
while(1)
        // If no data is recieved through UART, keep on counting
while(USART_GetFlagStatus(USART1, USART_FLAG_RXNE) != SET){
            count++;
            // If the count exceeds this threshold, then the execution will be redirected to USER area
if(count >= 3000000){
                IAP_2_APP();
while(1);
        // If the above loop terminates, it means data is recieved through UART
        count = 0;          // Resetting the counter
UART_Rx_Deal();     // Deal with the incoming data
## Sample Test program:
The code below is a sample test program which is to be uploaded over-the-air. We are using an external interrupt on pin PD0 for detecting the reset signal from the NodeMCU, so that it can boot into the BOOT section for OTA programming. The external interrupt functions are very important for OTA programming, else the CH32V003 will not reset, hence the firmware cannot be updated over the air.
#include "debug.h"
// Initializes GPIO pins for programming
void GPIO_Toggle_INIT(void){
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
GPIO_InitTypeDefGPIO_InitStructure = {0};
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init(GPIOD, &GPIO_InitStructure);
// This function performs System reset with the Start mode BOOT, which
// basically starts the execution from BOOT AREA after the reset.
void APP_2_IAP(void){
RCC_ClearFlag();
SystemReset_StartMode(Start_Mode_BOOT);
NVIC_SystemReset();
// *** IMPORTANT ***
// This function initiates the External interrupt functionality to the pin PD0.
// This has to be called in order to detect the reset signal and branch the execution
// to the BOOT AREA for OTA programming
void EXTI0_INT_INIT(void){
GPIO_InitTypeDefGPIO_InitStructure = {0};
EXTI_InitTypeDefEXTI_InitStructure = {0};
NVIC_InitTypeDefNVIC_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOD, ENABLE);
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
GPIO_Init(GPIOD, &GPIO_InitStructure);
    /* GPIOA ----> EXTI_Line0 */
GPIO_EXTILineConfig(GPIO_PortSourceGPIOD, GPIO_PinSource0);
EXTI_InitStructure.EXTI_Line = EXTI_Line0;
EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
EXTI_InitStructure.EXTI_LineCmd = ENABLE;
EXTI_Init(&EXTI_InitStructure);
NVIC_InitStructure.NVIC_IRQChannel = EXTI7_0_IRQn;
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
NVIC_Init(&NVIC_InitStructure);
// Main function
int main(void){
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);     // Interrupt settings
SystemCoreClockUpdate();                            // Clock settings
Delay_Init();
    EXTI0_INT_INIT();
    #if (SDI_PRINT == SDI_PR_OPEN)
SDI_Printf_Enable();
    #else
USART_Printf_Init(115200);
    #endif
printf("SystemClk:%d\r\n", SystemCoreClock);
printf( "ChipID:%08x\r\n", DBGMCU_GetCHIPID() );
printf("GPIO Toggle TEST\r\n");
GPIO_Toggle_INIT();
while(1){
        // Main code goes here
Delay_Ms(500);
GPIO_WriteBit(GPIOD, GPIO_Pin_4, Bit_SET);
GPIO_WriteBit(GPIOD, GPIO_Pin_3, Bit_RESET);
Delay_Ms(500);
GPIO_WriteBit(GPIOD, GPIO_Pin_4, Bit_RESET);
GPIO_WriteBit(GPIOD, GPIO_Pin_3, Bit_SET);
// *** IMPORTANT ***
// This is the external interrupt handler which detects reset signal through PD0
// and branches the execution to BOOT_AREA for OTA programming.
void EXTI7_0_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI7_0_IRQHandler(void){
if(EXTI_GetITStatus(EXTI_Line0)!=RESET){
printf("Run at EXTI\r\n");
EXTI_ClearITPendingBit(EXTI_Line0);     /* Clear Flag */
        APP_2_IAP();
Before the above program is compiled, ensure that the build output is set to ‚Äú.bin‚Äù instead of ‚Äú.hex‚Äù, as bin files take less space, hence can be uploaded over the air quickly. Afte r the compilation the the bin file is successfully generated.
## NodeMCU Sketch file:
#include <ESP8266WiFi.h>
#include <WiFiClient.h>
#include <ESP8266WiFiMulti.h>
#include <ESP8266mDNS.h>
#include <ESP8266WebServer.h>
#include <SoftwareSerial.h>
#include <FS.h>   // Include the SPIFFS library
#define VSD_RESET_PIN D5
SoftwareSerialmySerial(D1,D2);   // RX , TX
ESP8266WiFiMulti wifiMulti;     // Create an instance of the ESP8266WiFiMulti class, called 'wifiMulti'
ESP8266WebServer server(80);    // Create a webserver object that listens for HTTP request on port 80
File fsUploadFile;              // a File object to temporarily store the received file
String file_name = "";
byte data[] = {
  0x57,   // Uart_Sync_Head1
  0xab,   // Uart_Sync_Head2
  0x83,   // IAP end command
  0x00,   // length
  0x00,   // Rev 0
  0x00,   // Rev 1
  0x83   // Checksum
byte data2[] = {
  0x57,   // Uart_Sync_Head1
  0xab,   // Uart_Sync_Head2
  0x81,   // IAP chip erase command
  0x00,   // length
  0x00,   // Rev 0
  0x00,   // Rev 1
  0x81   // Checksum
byte data3[64];
byte checksum = 0;
String getContentType(String filename); // convert the file extension to the MIME type
bool handleFileRead(String path);       // send the right file to the client (if it exists)
void handleFileUpload();                // upload a new file to the SPIFFS
void setup() {
Serial.begin(115200);         // Start the Serial communication to send messages to the computer
mySerial.begin(38400);
pinMode(VSD_RESET_PIN, OUTPUT);
pinMode(D0, OUTPUT);
digitalWrite(D0, HIGH);
digitalWrite(VSD_RESET_PIN, HIGH);
delay(10);
Serial.println('\n');
wifiMulti.addAP("your_ssid", "your_password");   // add Wi-Fi networks you want to connect to
Serial.println("Connecting ...");
  int i = 0;
  while (wifiMulti.run() != WL_CONNECTED) { // Wait for the Wi-Fi to connect
delay(1000);
Serial.print(++i); Serial.print(' ');
Serial.println('\n');
Serial.print("Connected to ");
Serial.println(WiFi.SSID());              // Tell us what network we're connected to
Serial.print("IP address:\t");
Serial.println(WiFi.localIP());           // Send the IP address of the ESP8266 to the computer
  if (MDNS.begin("esp8266")) {              // Start the mDNS responder for esp8266.local
Serial.println("mDNS responder started");
  } else {
Serial.println("Error setting up MDNS responder!");
SPIFFS.begin();                           // Start the SPI Flash Files System
server.on("/upload", HTTP_GET, []() {                 // if the client requests the upload page
    if (!handleFileRead("/upload.html"))                // send it if it exists
server.send(404, "text/plain", "404: Not Found"); // otherwise, respond with a 404 (Not Found) error
server.on("/upload", HTTP_POST,                       // if the client posts to the upload page
    [](){},
handleFileUpload                                    // Receive and save the file
server.onNotFound([]() {                              // If the client requests any URI
    if (!handleFileRead(server.uri()))                  // send it if it exists
server.send(404, "text/plain", "404: Not Found"); // otherwise, respond with a 404 (Not Found) error
server.on("/list", handleFileList);
server.on("/flash_vsd", handleFileName);
server.begin();                           // Actually start the server
Serial.println("HTTP server started");
void loop() {
server.handleClient();
void handleFileName(){
file_name = "/" + server.arg("file_name");
//  server.send(200,"text/plain", file_name);
server.send(200, "text/plain", file_name + " is being flashed. Please do not refresh the browser.");
delay(2000);
flash_file();
// Handle File lists
void handleFileList(){
  String path = "/";
  uint8_t count = 0;
  Dir dir = SPIFFS.openDir(path);
  String output = "<!DOCTYPE html>";
  output += "<html><head><title> Files </title></head><body>";
  output += "<h3>Select a file to flash :</h3>";
  output += "<form method=\"get\" action=\"/flash_vsd\">";
  while(dir.next()){
    File entry = dir.openFile("r");
if(String(entry.name()).substring(1).endsWith(".bin")){
      count += 1;
      output += "<input type=\"radio\" id=\"file"+ String(count)+"\" name=\"file_name\" value=\"";
      output += String(entry.name()).substring(1);
      output += "\">";
      output += "<label for=\"file"+ String(count) +"\"> " + String(entry.name()).substring(1)+ "</label><br>";
entry.close();
  output += "<input type=\"submit\" value=\"Submit\"></form></body></html>";
server.send(200, "text/html", output);
String getContentType(String filename) { // convert the file extension to the MIME type
  if (filename.endsWith(".html")) return "text/html";
  else if (filename.endsWith(".css")) return "text/css";
  else if (filename.endsWith(".js")) return "application/javascript";
  else if (filename.endsWith(".ico")) return "image/x-icon";
  else if (filename.endsWith(".gz")) return "application/x-gzip";
  return "text/plain";
bool handleFileRead(String path) { // send the right file to the client (if it exists)
Serial.println("handleFileRead: " + path);
  if (path.endsWith("/")) path += "index.html";          // If a folder is requested, send the index file
  String contentType = getContentType(path);             // Get the MIME type
  String pathWithGz = path + ".gz";
  if (SPIFFS.exists(pathWithGz) || SPIFFS.exists(path)) { // If the file exists, either as a compressed archive, or normal
    if (SPIFFS.exists(pathWithGz))                          // If there's a compressed version available
      path = pathWithGz;                                      // Use the compressed verion
    File file = SPIFFS.open(path, "r");                    // Open the file
size_t sent = server.streamFile(file, contentType);    // Send it to the client
file.close();                                          // Close the file again
Serial.println(String("\tSent file: ") + path);
    return true;
Serial.println(String("\tFile Not Found: ") + path);   // If the file doesn't exist, return false
  return false;
void handleFileUpload(){ // upload a new file to the SPIFFS
HTTPUpload& upload = server.upload();
if(upload.status == UPLOAD_FILE_START){
    String filename = upload.filename;
    if(!filename.startsWith("/")) filename = "/"+filename;
Serial.print("handleFileUpload Name: "); Serial.println(filename);
fsUploadFile = SPIFFS.open(filename, "w");            // Open the file for writing in SPIFFS (create if it doesn't exist)
  } else if(upload.status == UPLOAD_FILE_WRITE){
    if(fsUploadFile)
fsUploadFile.write(upload.buf, upload.currentSize); // Write the received bytes to the file
  } else if(upload.status == UPLOAD_FILE_END){
    if(fsUploadFile) {                                    // If the file was successfully created
fsUploadFile.close();                               // Close the file again
Serial.print("handleFileUpload Size: "); Serial.println(upload.totalSize);
server.sendHeader("Location","/success.html");      // Redirect the client to the success page
server.send(303);
    } else {
Serial.println("File upload failed");
server.send(500, "text/plain", "500: couldn't create file");
// Chip erase command
void iap_chip_erase() {
Serial.println("Starting Chip erase command");
Serial.println("Sending commands");
for(int i = 0; i< 7; i++){
mySerial.write(data2[i]);
Serial.print(data2[i],HEX);
Serial.print(" ");
delay(50);
Serial.println();
delay(100);
Serial.print("Response: ");
  if (mySerial.available())
Serial.print(mySerial.read());
Serial.println("\nChip erase command successful !");
// IAP Program command
void iap_program() {
Serial.println("Starting Chip program command");
Serial.println("Sending commands");
mySerial.write(0x57); delay(50);
mySerial.write(0xab); delay(50);
mySerial.write(0x80); delay(50);  // cmd
mySerial.write(0x40); delay(50);  // len
mySerial.write((byte) 0x00); delay(50);  // rev0
mySerial.write((byte) 0x00); delay(50);  // rev1
  checksum = 0x80 + 0x40;
for(int i = 0; i< 64; i++){
mySerial.write(data3[i]);
Serial.print(data3[i], HEX);
Serial.print(" ");
    checksum += data3[i];
  // Send checksum
mySerial.write(checksum);
Serial.println();
Serial.print("Checksum: ");
Serial.println(checksum, HEX);
delay(200);
Serial.print("Response: ");
  if (mySerial.available())
Serial.print(mySerial.read());
Serial.println("\nChip program command successful !");
// IAP end command
void iap_end(){
Serial.println("Starting IAP end command");
Serial.println("Sending commands");
for(int i = 0; i< 7; i++){
mySerial.write(data[i]);
Serial.print(data[i],HEX);
Serial.print(" ");
Serial.println();
delay(100);
Serial.print("Response: ");
  if (mySerial.available())
Serial.print(mySerial.read());
Serial.println("\nIAP end command successful !");
// Resetting the VSDSM board
void reset_vsdsm(){
Serial.println("Resetting VSDSquadron-Mini board");
digitalWrite(VSD_RESET_PIN, LOW);
delay(500);
digitalWrite(VSD_RESET_PIN, HIGH);
Serial.println("Done resetting");
// Flash
void flash_file(){
digitalWrite(D0, LOW);
  File file = SPIFFS.open(file_name, "r");
  if(!file){
Serial.println("Failed to open file for reading");
iap_end();
      return;
Serial.println("\nClearing RX buffer");
delay(1000);
while(mySerial.available() > 0)
Serial.println(mySerial.read());
reset_vsdsm();
delay(250);
iap_chip_erase();
delay(250);
Serial.println();
  uint32_t count = 0;
  while(file.available()){
for(int i = 0; i< 64; i++){
      data3[i] = (file.available()) ? file.read() : 0xFF;
iap_program();
file.close();
delay(250);
iap_end();
digitalWrite(D0, HIGH);
delay(500);
server.sendHeader("Location","/success2.html");      // Redirect the client to the success page
server.send(303);
The above sketch basically sets up a Web server, where the client can upload the files to be flashed on VSDSM and send flash commands. It allows us to save multiple flash files using SPIFFS, which allows us to rollback, in case something goes wrong.
## **OTA programmer- Working**
- In the OTA programmer project, the CH32V003\_IAP program is uploaded to the BOOT section (1920B starting from addr: 0x1FFF0000) using the WCH-LinkUtility software.
- The pin connections are made as shown in the pin out diagram.
- The NodeMCU is flashed with the above NodeMCU sketch. Modify the ‚Äúyour\_ssid‚Äù and ‚Äúyour\_password‚Äù with your Hotspot‚Äôs ssid and password (note that the html files are not shown here, but can be referred from the github repository mentioned at the end of this document).
- Generate the ‚Äú.bin‚Äù file for the program that needs to be flashed on CH32V003.
**After the above steps,**
- Connect the NodeMCU and a Host like smartphone or laptop, to a common Hotspot.
- Then, go to the NodeMCU‚Äôs IP address in any web browser.
- Click on the ‚Äúupload‚Äù link to go to the file upload page. Choose your ‚Äú.bin‚Äù file and hit the upload button. After a successful upload, it will say that the file is uploaded successfully.
- Go back to home page. Click on the ‚Äúflash file‚Äù link to go to the flash file page.
- You should be able to see the uploaded ‚Äú.bin‚Äù file. Select that and hit the Submit button.
- You should see a message that the file is being flashed.
- The NodeMCU‚Äôs blue LED will turn on indicating that the VSDSquadron-Mini is being programmed. Wait for a while, for the flashing process to complete.
- After the flashing process is completed, the board automatically reboots and you should be able to see that newly uploaded flash file is being executed.
## Application Video:
**Uploading code from a laptop**
**Uploading code from a smartphone**
## **Github Repo:**
**[https://github.com/VishnuPrakashBharadwaj/vsdsquadron-mini-internship](https://github.com/VishnuPrakashBharadwaj/vsdsquadron-mini-internship)**
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
[PrevPrevious](https://www.vlsisystemdesign.com/home-automation-using-arduino-iot-cloud/)
[NextNext](https://www.vlsisystemdesign.com/smart-dustbin-using-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/over-the-airota-programmer-for-vsdsquadron-mini-board-using-nodemcu-1-0-esp-12e/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 30. PARKinSENSE {#parkinsense}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/parkinsense/](https://www.vlsisystemdesign.com/parkinsense/)
**Word Count:** 3,166

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/PARKinSENSE-Circuit-Connection-Diagram-1024x681.png)
# PARKinSENSE
## Introduction
Parkinson‚Äôs Disease is Neurodegenerative disorder that mostly presents in later life with generalized slowing of movements .Freezing of gait (FOG) is one of the most troublesome symptoms of Parkinson‚Äôs disease, affecting more than 50% of patients in advanced stages of the disease. Our idea proposes a solution for Parkinson‚Äôs disease involving supportive footwear.The footwear analyzes foot pressure of patient using 4 pressure sensors.Based upon analysis it alerts or gives motivation to patient on adverse condition.
An additional feature of this project is the integration of an LED indicator and buzzer to provide feedback on the gait status.
## Overview
This technology-driven approach offers a practical and user-friendly solution for managing Parkinson‚Äôs disease symptoms, specifically addressing the challenging issue of Freezing of Gait (FOG). The supportive footwear integrates four pressure sensors to analyze foot pressure in real time. Based on this analysis, the system can alert or motivate the patient during adverse conditions, potentially improving mobility and quality of life.
Additionally, the footwear features an LED indicator and a buzzer to provide immediate feedback on gait status. This real-time feedback can help patients and caregivers monitor and manage FOG episodes more effectively, contributing to better symptom management and increased safety.
By leveraging advanced sensor technology and real-time data processing, this project showcases the potential to enhance the lives of Parkinson‚Äôs disease patients. Its implementation holds promise for improving mobility, safety, and overall quality of life, demonstrating a significant step forward in supportive healthcare technology for neurodegenerative disorders.
## Components Required
- VSD Squadron Mini developement board with CH32V003F4U6 chip with 32-bit RISC-V core based on RV32EC instruction set
- Velostat sensor
- Bread Board
- Jumper Wires
- LED
- Resistors
## Circuit Connection Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/PARKinSENSE-Circuit-Connection-Diagram-1024x681.png)
## Pin Connections
| Velostat | VSD Squadron Mini |
| --- | --- |
| Digital | PD2 |
| VCC | 3.3V |
| VSD Squadron Mini | LEDs |
| --- | --- |
| PD4 | LED Red |
## Code
#include "debug.h"
#include <math.h> // Include math.h for sqrt function
#define ARRAY_SIZE 10
void ADC_Function_Init(void)
    ADC_InitTypeDef  ADC_InitStructure = {0};
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    NVIC_InitTypeDef NVIC_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE); // Enable clock for GPIOA
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE); // Enable clock for GPIOD
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
    RCC_ADCCLKConfig(RCC_PCLK2_Div8);
    // Configure PC4 (ADC Channel 2)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    // Configure PA1 (ADC Channel 1)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
    // Configure PA2 (ADC Channel 2)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
    // Configure PD2 (ADC Channel 3)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    ADC_DeInit(ADC1);
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 1;
    ADC_Init(ADC1, &ADC_InitStructure);
    // Configure channels with same sample time
    ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 1, ADC_SampleTime_241Cycles);
    ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_241Cycles); // Configure Channel 1
    ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 1, ADC_SampleTime_241Cycles); // Configure Channel 2
    ADC_RegularChannelConfig(ADC1, ADC_Channel_3, 1, ADC_SampleTime_241Cycles); // Configure Channel 3
    /* Higher Threshold:900, Lower Threshold:500 */
    ADC_AnalogWatchdogThresholdsConfig(ADC1, 900, 500);
    ADC_AnalogWatchdogSingleChannelConfig(ADC1, ADC_Channel_2);
    ADC_AnalogWatchdogCmd(ADC1, ADC_AnalogWatchdog_SingleRegEnable);
    NVIC_InitStructure.NVIC_IRQChannel = ADC_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
    ADC_Calibration_Vol(ADC1, ADC_CALVOL_50PERCENT);
    ADC_ITConfig(ADC1, ADC_IT_AWD, ENABLE);
    ADC_Cmd(ADC1, ENABLE);
    ADC_ResetCalibration(ADC1);
    while(ADC_GetResetCalibrationStatus(ADC1));
    ADC_StartCalibration(ADC1);
    while(ADC_GetCalibrationStatus(ADC1));
void LED_Function_Init(void)
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
u16 Get_ADC_Val(u8 ch)
    u16 val;
    ADC_RegularChannelConfig(ADC1, ch, 1, ADC_SampleTime_241Cycles); // Select channel
    ADC_SoftwareStartConvCmd(ADC1, ENABLE);
    while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC));
    val = ADC_GetConversionValue(ADC1);
    return val;
int Calculate_Mean(u16 values[], int size)
    int sum = 0;
    for (int i = 0; i < size; i++)
        sum += values[i];
    return sum / size;
int Calculate_Variance(u16 values[], int size, int mean)
    int variance = 0;
    for (int i = 0; i < size; i++)
        variance += (values[i] - mean) * (values[i] - mean);
    return variance / size;
int Calculate_Max(u16 values[], int size)
    int max = values[0];
    for (int i = 1; i < size; i++)
        if (values[i] > max)
            max = values[i];
    return max;
int Calculate_Min(u16 values[], int size)
    int min = values[0];
    for (int i = 1; i < size; i++)
        if (values[i] < min)
            min = values[i];
    return min;
int main(void)
    u16 ADC_val1, ADC_val2, ADC_val3, ADC_val4;
    u16 values_PC4[ARRAY_SIZE], values_PA1[ARRAY_SIZE], values_PA2[ARRAY_SIZE], values_PD2[ARRAY_SIZE];  // Arrays to store 10 values for each sensor
    int count = 0;  // Counter to keep track of the number of values stored
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
    SystemCoreClockUpdate();
    Delay_Init();
    USART_Printf_Init(9600);
    printf("SystemClk:%d\r\n", SystemCoreClock);
    printf( "ChipID:%08x\r\n", DBGMCU_GetDEVID() );
    ADC_Function_Init();
    LED_Function_Init(); // Initialize LED
    while(1)
        ADC_val1 = Get_ADC_Val(ADC_Channel_2); // Get value from PC4
        ADC_val2 = Get_ADC_Val(ADC_Channel_1); // Get value from PA1
        ADC_val3 = Get_ADC_Val(ADC_Channel_2); // Get value from PA2
        ADC_val4 = Get_ADC_Val(ADC_Channel_3); // Get value from PD2
        Delay_Ms(200);
        // printf("PC4:%04d PA1:%04d PA2:%04d PD2:%04d\r\n", ADC_val1, ADC_val2, ADC_val3, ADC_val4);
        // Store the values in the arrays
        values_PC4[count] = ADC_val1;
        values_PA1[count] = ADC_val2;
        values_PA2[count] = ADC_val3;
        values_PD2[count] = ADC_val4;
        count++;
        // If the arrays are full, calculate and print the statistics
        if (count == ARRAY_SIZE)
            int mean_PC4 = Calculate_Mean(values_PC4, ARRAY_SIZE);
            int mean_PA1 = Calculate_Mean(values_PA1, ARRAY_SIZE);
            int mean_PA2 = Calculate_Mean(values_PA2, ARRAY_SIZE);
            int mean_PD2 = Calculate_Mean(values_PD2, ARRAY_SIZE);
            int var_PC4 = Calculate_Variance(values_PC4, ARRAY_SIZE, mean_PC4);
            int var_PA1 = Calculate_Variance(values_PA1, ARRAY_SIZE, mean_PA1);
            int var_PA2 = Calculate_Variance(values_PA2, ARRAY_SIZE, mean_PA2);
            int var_PD2 = Calculate_Variance(values_PD2, ARRAY_SIZE, mean_PD2);
            int max_PC4 = Calculate_Max(values_PC4, ARRAY_SIZE);
            int min_PC4 = Calculate_Min(values_PC4, ARRAY_SIZE);
            int max_PA1 = Calculate_Max(values_PA1, ARRAY_SIZE);
            int min_PA1 = Calculate_Min(values_PA1, ARRAY_SIZE);
            int max_PA2 = Calculate_Max(values_PA2, ARRAY_SIZE);
            int min_PA2 = Calculate_Min(values_PA2, ARRAY_SIZE);
            int max_PD2 = Calculate_Max(values_PD2, ARRAY_SIZE);
            int min_PD2 = Calculate_Min(values_PD2, ARRAY_SIZE);
            printf("Statistics:\r\n");
            printf("PC4 - Mean: %d, Variance: %d, Max: %d, Min: %d\r\n", mean_PC4, var_PC4, max_PC4, min_PC4);
            printf("PA1 - Mean: %d, Variance: %d, Max: %d, Min: %d\r\n", mean_PA1, var_PA1, max_PA1, min_PA1);
            printf("PA2 - Mean: %d, Variance: %d, Max: %d, Min: %d\r\n", mean_PA2, var_PA2, max_PA2, min_PA2);
            printf("PD2 - Mean: %d, Variance: %d, Max: %d, Min: %d\r\n", mean_PD2, var_PD2, max_PD2, min_PD2);
            // Check and print the state
            if (var_PC4 > 10000 && var_PA1 > 10000 && var_PA2 > 10000)
                printf("State: Walking\r\n");
                GPIO_ResetBits(GPIOD, GPIO_Pin_4);
            else if (var_PC4 >= 100 && var_PC4 <= 10000 &&
                     var_PA1 >= 100 && var_PA1 <= 10000 &&
                     var_PA2 >= 100 && var_PA2 <= 10000 )
                printf("State: Shaking\r\n");
                GPIO_SetBits(GPIOD, GPIO_Pin_4);
            else
                printf("State: Standing\r\n");
                GPIO_ResetBits(GPIOD, GPIO_Pin_4);
            count = 0;  // Reset the count to start storing new values
void ADC1_IRQHandler(void) _attribute_((interrupt("WCH-Interrupt-fast")));
/***********************
 * @fn      ADC1_IRQHandler
 * @brief   This function handles analog watchdog exception.
 * @return  none
void ADC1_IRQHandler(void)
    if(ADC_GetITStatus( ADC1, ADC_IT_AWD)){
        // printf( "Enter AnalogWatchdog Interrupt\r\n" );
    ADC_ClearITPendingBit( ADC1, ADC_IT_AWD);
## Video
## Fault Injected in input(Sensor analog values)
The sensor values after ADC ranges between 0 to 1023 that is 10bits.If there is attack on one or more analog values of sensor then output get affected.
### Fault
### Fault Secured
We checked analog values which we are storing in array of size 10 for each sensor for predicting state.If one or more values but total count less than 5 are corrupted then we replace them by mean of other values.If count of corrupted values is greater than 5 then we discard these reading for prediction.
### Secured Code
 * File Name          : main.c
 * Author             : WCH
 * Version            : V1.0.0
 * Date               : 2023/12/22
 * Description        : Main program body.
 *********
 * Attention: This software (modified or not) and binary are used for
 * microcontroller manufactured by Nanjing Qinheng Microelectronics.
 *********/
 *@Note
 *Analog watchdog routine:
 *ADC channels (PC4, PA1, PA2, PD2), detect that the ADC conversion data on the rule group channels is
 *outside 500 - 900 and trigger the simulation Watchdog interrupt.
#include "debug.h"
#include <math.h> // Include math.h for sqrt function
#define FAULT_THRESHOLD 5
#define ARRAY_SIZE 10
/*********
 * @fn      ADC_Function_Init
 * @brief   Initializes ADC collection.
 * @return  none
void ADC_Function_Init(void)
    ADC_InitTypeDef  ADC_InitStructure = {0};
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    NVIC_InitTypeDef NVIC_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE); // Enable clock for GPIOA
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE); // Enable clock for GPIOD
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
    RCC_ADCCLKConfig(RCC_PCLK2_Div8);
    // Configure PC4 (ADC Channel 2)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    // Configure PA1 (ADC Channel 1)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
    // Configure PA2 (ADC Channel 2)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
    // Configure PD2 (ADC Channel 3)
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    ADC_DeInit(ADC1);
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 1;
    ADC_Init(ADC1, &ADC_InitStructure);
    // Configure channels with same sample time
    ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 1, ADC_SampleTime_241Cycles);
    ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_241Cycles); // Configure Channel 1
    ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 1, ADC_SampleTime_241Cycles); // Configure Channel 2
    ADC_RegularChannelConfig(ADC1, ADC_Channel_3, 1, ADC_SampleTime_241Cycles); // Configure Channel 3
    /* Higher Threshold:900, Lower Threshold:500 */
    ADC_AnalogWatchdogThresholdsConfig(ADC1, 900, 500);
    ADC_AnalogWatchdogSingleChannelConfig(ADC1, ADC_Channel_2);
    ADC_AnalogWatchdogCmd(ADC1, ADC_AnalogWatchdog_SingleRegEnable);
    NVIC_InitStructure.NVIC_IRQChannel = ADC_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
    ADC_Calibration_Vol(ADC1, ADC_CALVOL_50PERCENT);
    ADC_ITConfig(ADC1, ADC_IT_AWD, ENABLE);
    ADC_Cmd(ADC1, ENABLE);
    ADC_ResetCalibration(ADC1);
    while(ADC_GetResetCalibrationStatus(ADC1));
    ADC_StartCalibration(ADC1);
    while(ADC_GetCalibrationStatus(ADC1));
/*********
 * @fn      LED_Function_Init
 * @brief   Initializes GPIO for LED.
 * @return  none
void LED_Function_Init(void)
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
/*********
 * @fn      Get_ADC_Val
 * @brief   Returns ADCx conversion result data.
 * @param   ch - ADC channel.
 *            ADC_Channel_0 - ADC Channel0 selected.
 *            ADC_Channel_1 - ADC Channel1 selected.
 *            ADC_Channel_2 - ADC Channel2 selected.
 *            ADC_Channel_3 - ADC Channel3 selected.
 *            ADC_Channel_4 - ADC Channel4 selected.
 *            ADC_Channel_5 - ADC Channel5 selected.
 *            ADC_Channel_6 - ADC Channel6 selected.
 *            ADC_Channel_7 - ADC Channel7 selected.
 *            ADC_Channel_8 - ADC Channel8 selected.
 *            ADC_Channel_9 - ADC Channel9 selected.
 * @return  none
u16 Get_ADC_Val(u8 ch)
    u16 val;
    ADC_RegularChannelConfig(ADC1, ch, 1, ADC_SampleTime_241Cycles); // Select channel
    ADC_SoftwareStartConvCmd(ADC1, ENABLE);
    while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC));
    val = ADC_GetConversionValue(ADC1);
    return val;
/*********
 * @fn      Calculate_Mean
 * @brief   Calculates the mean of an array of values.
 * @param   values - Array of values.
 * @param   size - Number of values in the array.
 * @return  Mean of the values.
int Calculate_Mean(u16 values[], int size)
    int sum = 0;
    for (int i = 0; i < size; i++)
        sum += values[i];
    return sum / size;
/*********
 * @fn      Calculate_Variance
 * @brief   Calculates the variance of an array of values.
 * @param   values - Array of values.
 * @param   size - Number of values in the array.
 * @param   mean - Mean of the values.
 * @return  Variance of the values.
int Calculate_Variance(u16 values[], int size, int mean)
    int variance = 0;
    for (int i = 0; i < size; i++)
        variance += ((values[i] - mean) * (values[i] - mean));
    return variance / size;
/*********
 * @fn      Calculate_Max
 * @brief   Calculates the maximum of an array of values.
 * @param   values - Array of values.
 * @param   size - Number of values in the array.
 * @return  Maximum of the values.
int Calculate_Max(u16 values[], int size)
    int max = values[0];
    for (int i = 1; i < size; i++)
        if (values[i] > max)
            max = values[i];
    return max;
/*********
 * @fn      Calculate_Min
 * @brief   Calculates the minimum of an array of values.
 * @param   values - Array of values.
 * @param   size - Number of values in the array.
 * @return  Minimum of the values.
int Calculate_Min(u16 values[], int size)
    int min = values[0];
    for (int i = 1; i < size; i++)
        if (values[i] < min)
            min = values[i];
    return min;
int Replace_Faulty_Values(u16 *values, int size)
    int faulty_count = 0;
    int sum = 0;
    int valid_count = 0;
    for (int i = 0; i < size; i++)
        if (values[i] <= 0 || values[i] >= 1024)
            faulty_count++;
        else
            sum += values[i];
            valid_count++;
    int mean = valid_count > 0 ? sum / valid_count : 0;
    for (int i = 0; i < size; i++)
        if (values[i] <= 0 || values[i] >= 1024)
            values[i] = mean;
    if (faulty_count >= 5 || faulty_count >= 5 || faulty_count >= 5 || faulty_count >= 5)
                printf("Fault is there\r\n");
                // printf("PC4:%04d PA1:%04d PA2:%04d PD2:%04d\r\n", ADC_val1, ADC_val2, ADC_val3, ADC_val4);
                 // Skip the rest of the loop and start collecting new values
    return faulty_count;
/*********
 * @fn      main
 * @brief   Main program.
 * @return  none
int main(void)
    u16 ADC_val1, ADC_val2, ADC_val3, ADC_val4;
    u16 values_PC4[ARRAY_SIZE], values_PA1[ARRAY_SIZE], values_PA2[ARRAY_SIZE], values_PD2[ARRAY_SIZE];  // Arrays to store 10 values for each sensor
    int count = 0;  // Counter to keep track of the number of values stored
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
    SystemCoreClockUpdate();
    Delay_Init();
    USART_Printf_Init(9600);
    printf("SystemClk:%d\r\n", SystemCoreClock);
    printf( "ChipID:%08x\r\n", DBGMCU_GetDEVID() );
    ADC_Function_Init();
    LED_Function_Init(); // Initialize LED
    while(1)
        ADC_val1 = Get_ADC_Val(ADC_Channel_2); // Get value from PC4
        ADC_val2 = Get_ADC_Val(ADC_Channel_1); // Get value from PA1
        ADC_val3 = Get_ADC_Val(ADC_Channel_2); // Get value from PA2
        ADC_val4 = Get_ADC_Val(ADC_Channel_3); // Get value from PD2
        Delay_Ms(200);
        // printf("PC4:%04d PA1:%04d PA2:%04d PD2:%04d\r\n", ADC_val1, ADC_val2, ADC_val3, ADC_val4);
        // Store the values in the arrays
        values_PC4[count] = ADC_val1;
        values_PA1[count] = ADC_val2;
        values_PA2[count] = ADC_val3;
        values_PD2[count] = ADC_val4;
        count++;
        // If the arrays are full, calculate and print the statistics
        if (count == ARRAY_SIZE)
            values_PC4[0]=2048;
            values_PC4[1]=0;
            values_PA1[0]=1024;
            values_PA1[1]=0;
            values_PA2[0]=3000;
            values_PA2[1]=0;
            values_PD2[0]=3500;
            values_PD2[1]=0;
            // values_PC4[2]=0;
            // // values_PC4[3]=0;
            // // values_PC4[4]=0;
            // // values_PC4[5]=0;
            int faulty_PC4 = Replace_Faulty_Values(values_PC4, ARRAY_SIZE);
            int faulty_PA1 = Replace_Faulty_Values(values_PA1, ARRAY_SIZE);
            int faulty_PA2 = Replace_Faulty_Values(values_PA2, ARRAY_SIZE);
            int faulty_PD2 = Replace_Faulty_Values(values_PD2, ARRAY_SIZE);
            for(int i=0;i<10;i++){
                printf("PC$ %04d ",values_PC4[i]);
            printf("%d fault\r\n",faulty_PC4);
            if (faulty_PC4 < 5 && faulty_PA1 < 5 && faulty_PA2 < 5 && faulty_PD2 < 5)
                int mean_PC4 = Calculate_Mean(values_PC4, ARRAY_SIZE);
                int mean_PA1 = Calculate_Mean(values_PA1, ARRAY_SIZE);
                int mean_PA2 = Calculate_Mean(values_PA2, ARRAY_SIZE);
                int mean_PD2 = Calculate_Mean(values_PD2, ARRAY_SIZE);
                int var_PC4 = Calculate_Variance(values_PC4, ARRAY_SIZE, mean_PC4);
                int var_PA1 = Calculate_Variance(values_PA1, ARRAY_SIZE, mean_PA1);
                int var_PA2 = Calculate_Variance(values_PA2, ARRAY_SIZE, mean_PA2);
                int var_PD2 = Calculate_Variance(values_PD2, ARRAY_SIZE, mean_PD2);
                int max_PC4 = Calculate_Max(values_PC4, ARRAY_SIZE);
                int min_PC4 = Calculate_Min(values_PC4, ARRAY_SIZE);
                int max_PA1 = Calculate_Max(values_PA1, ARRAY_SIZE);
                int min_PA1 = Calculate_Min(values_PA1, ARRAY_SIZE);
                int max_PA2 = Calculate_Max(values_PA2, ARRAY_SIZE);
                int min_PA2 = Calculate_Min(values_PA2, ARRAY_SIZE);
                int max_PD2 = Calculate_Max(values_PD2, ARRAY_SIZE);
                int min_PD2 = Calculate_Min(values_PD2, ARRAY_SIZE);
                printf("Statistics:\r\n");
                printf("PC4 - Mean: %d, Variance: %d, Max: %d, Min: %d\r\n", mean_PC4, var_PC4, max_PC4, min_PC4);
                printf("PA1 - Mean: %d, Variance: %d, Max: %d, Min: %d\r\n", mean_PA1, var_PA1, max_PA1, min_PA1);
                printf("PA2 - Mean: %d, Variance: %d, Max: %d, Min: %d\r\n", mean_PA2, var_PA2, max_PA2, min_PA2);
                printf("PD2 - Mean: %d, Variance: %d, Max: %d, Min: %d\r\n", mean_PD2, var_PD2, max_PD2, min_PD2);
                // Check and print the state
                if (var_PC4 > 10000 && var_PA1 > 10000 && var_PA2 > 10000)
                    printf("State: Walking\r\n");
                    GPIO_ResetBits(GPIOD, GPIO_Pin_4);
                else if (var_PC4 >= 100 && var_PC4 <= 10000 &&
                        var_PA1 >= 100 && var_PA1 <= 10000 &&
                        var_PA2 >= 100 && var_PA2 <= 10000 )
                    printf("State: Shaking\r\n");
                    GPIO_SetBits(GPIOD, GPIO_Pin_4);
                else
                    printf("State: Standing\r\n");
                    GPIO_ResetBits(GPIOD, GPIO_Pin_4);
            count = 0;  // Reset the count to start storing new values
void ADC1_IRQHandler(void) _attribute_((interrupt("WCH-Interrupt-fast")));
/*********
 * @fn      ADC1_IRQHandler
 * @brief   This function handles analog watchdog exception.
 * @return  none
void ADC1_IRQHandler(void)
    if(ADC_GetITStatus( ADC1, ADC_IT_AWD)){
        // printf( "Enter AnalogWatchdog Interrupt\r\n" );
    ADC_ClearITPendingBit( ADC1, ADC_IT_AWD);
## Fault Injection in output(buzzer and led)
If prediction of state is correct but output (led or buzzer) is altered or at fault then output will be shown wrong.
### Fault
### Fault Secured
### Secured Code
// Define the analog pins
const int analogPin1 = A0; // PA1
const int analogPin2 = A1; // PA2
const int analogPin3 = A2; // PC4
const int analogPin4 = A3; // Extra
// Define the digital pins
const int digitalPin1 = 10; // LED
const int digitalPin2 = 8;  // Buzzer
// Define the number of readings to take
const int numReadings = 10;
// Arrays to store readings
int readings1[numReadings];
int readings2[numReadings];
int readings3[numReadings];
int readings4[numReadings];
void setup() {
  // Initialize serial communication at 9600 bits per second:
  Serial.begin(9600);
  // Set the digital pins as outputs
  pinMode(digitalPin1, OUTPUT);
  pinMode(digitalPin2, OUTPUT);
  // Initialize all readings to 0
  for (int i = 0; i < numReadings; i++) {
    readings1[i] = 0;
    readings2[i] = 0;
    readings3[i] = 0;
    readings4[i] = 0;
void loop() {
  // Take 10 readings for each analog pin
  for (int i = 0; i < numReadings; i++) {
    readings1[i] = analogRead(analogPin1);
    readings2[i] = analogRead(analogPin2);
    readings3[i] = analogRead(analogPin3);
    readings4[i] = analogRead(analogPin4);
    delay(100); // Delay to allow for stable readings
  // Calculate mean and variance for each set of readings
  float mean1 = calculateMean(readings1);
  float variance1 = calculateVariance(readings1, mean1);
  float mean2 = calculateMean(readings2);
  float variance2 = calculateVariance(readings2, mean2);
  float mean3 = calculateMean(readings3);
  float variance3 = calculateVariance(readings3, mean3);
  float mean4 = calculateMean(readings4);
  float variance4 = calculateVariance(readings4, mean4);
  // Serial.print("Analog 1 Mean: ");
  // Serial.print(mean1);
  Serial.print("\tVariance: ");
  Serial.print(variance1);
  Serial.print(" ");
  Serial.print("Analog 2 Mean: ");
  Serial.print(mean2);
  Serial.print("\tVariance: ");
  Serial.print(variance2);
  Serial.print(" ");
  Serial.print("Analog 3 Mean: ");
  Serial.print(mean3);
  Serial.print("\tVariance: ");
  Serial.print(variance3);
  Serial.print(" ");
  Serial.print("Analog 4 Mean: ");
  Serial.print(mean4);
  Serial.print("\tVariance: ");
  Serial.println(variance4);
  int flag = 0;
  int flag1 = 0;
  // XOR operation on flags
  // If XOR result is 1, determine the state and update flags
  // Check conditions and set digital outputs accordingly
  if (variance3 > 1500 || variance1 > 1500 || variance2 > 1500) {
    Serial.println("State: Walking");
    flag=0;
    flag1=0;
    digitalWrite(digitalPin1, flag); // Turn off LED
    digitalWrite(digitalPin2, flag1); // Turn off Buzzer
  } else if ((variance3 >= 200 && variance3 <= 1500) ||
             (variance1 >= 200 && variance1 <= 1500) ||
             (variance2 >= 200 && variance2 <= 1500)) {
              flag=0;
    flag1=1;
    Serial.println("State: Shaking");
  } else {
    flag=0;
    flag1=0;
    Serial.println("State: Standing");
  int xorResult = flag ^ flag1;
    if (xorResult == 1) {
    flag= determineState(mean1, variance1, mean2, variance2, mean3, variance3, mean4, variance4, flag, flag1);
    digitalWrite(digitalPin1, flag); // Turn off LED
    digitalWrite(digitalPin2, flag); // Turn off Buzzer
  // Wait for a second before repeating the loop
  delay(200);
// Function to calculate mean
float calculateMean(int readings[]) {
  float sum = 0;
  for (int i = 0; i < numReadings; i++) {
    sum += readings[i];
  return sum / numReadings;
// Function to calculate variance
float calculateVariance(int readings[], float mean) {
  float sum = 0;
  for (int i = 0; i < numReadings; i++) {
    sum += pow(readings[i] - mean, 2);
  return sum / numReadings;
// Function to determine the state and update flags
int determineState(float mean1, float variance1, float mean2, float variance2, float mean3, float variance3, float mean4, float variance4, int &flag, int &flag1)
  if (variance3 > 1500 || variance1 > 1500 || variance2 > 1500)
    flag = 0;
    flag1 = 0;
  } else if ((variance3 >= 500 && variance3 <= 2000) ||
             (variance1 >= 500 && variance1 <= 2000) ||
             (variance2 >= 500 && variance2 <= 2000)) {
    flag = 1;
    flag1 = 1;
  } else
    flag = 0;
    flag1 = 0;
  return flag;
[https://github.com/DakshSharma119/BruteForce](https://github.com/DakshSharma119/BruteForce)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
[PrevPrevious](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
[NextNext](https://www.vlsisystemdesign.com/colorimeter/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/parkinsense/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 31. Packaging {#packaging}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/packaging/](https://www.vlsisystemdesign.com/packaging/)
**Word Count:** 1,908

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/logo-nasscom-1024x228.png)
## Packaging
## Fundamentals of Design and Testing
## (Duration - 10 Days and Only for Windows Users)
Join the Packaging Fundamentals of Design and Technology Workshop to master semiconductor packaging processes, advanced design techniques, and thermal simulation. Gain hands-on experience with ANSYS tools and learn from industry experts. Enroll today to stay ahead in packaging innovation.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Packaging-course-banner.png)
## Overview
The Packaging Fundamentals of Design and Technology Workshop is designed to bridge the knowledge gap between traditional chip design and the cutting-edge world of packaging technologies. This program offers participants an in-depth understanding of modern packaging techniques, enabling them to make informed decisions when navigating the complexities of system-level integration.
Over the course of this workshop, you will gain hands-on insights into the evolution of packaging, advanced interconnect technologies, thermal simulations, assembly processes, and the critical decision-making processes involved in selecting the right packaging solutions.
## Workshop Modulewise Content
## Module 1
## Packaging Evolution: From Basics to 3D Integration
- L1 - Introduction To Semiconductor Packaging And Industry Overview
- L2 - Understanding Package Requirements And Foundational Package Types
- L3 - Evolving Package Architectures - From Single Chip To Multi-Chip Modules
- L4 - Interposers Re-distribution Layers And 2.5D/3D Packaging Approaches
- L5 - Comparative Analysis And Selecting The Right Packaging Solution
## Module 2
## From Wafer to Package: Assembly and Manufacturing Essentials
- L1 - Setting The Stage - Supply Chain And Facilities
- L2 - Wafer Pre-Preparation - Grinding And Dicing
- L3 - Wire Bond Packaging - Die Attach To Molding
- L4 - Flip Chip Assembly - Bump Formation And Underfill
- L5 - Wafer Level Packaging And Conclusion
## Module 3
## Labs: Thermal Simulation of Semiconductor Packages with ANSYS
- L1 - Introduction And Getting Started With ANSYS Electronics Desktop
- L2 - Setting Up A Flip-Chip BGA Package
- L3 - Material Definitions And Thermal Power Sources
- L4 - Meshing And Running The Thermal Analysis
- L5 - Viewing Results And Exploring Other Package Types
## Module 4
## Ensuring Package Reliability: Testing and Performance Validation
- L1 - Introduction to Package Testing and Electrical Functionality Checks
- L2 - Reliability and Performance Testing of Semiconductor Packages
## Module 5
## Package Design and Modeling: Building a Semiconductor Package from Scratch
- L1 - Introduction to Package Cross-Section Modeling in ANSYS Electronics Desktop (AEDT)
- L2 - Creating the Die and Substrate in AEDT
- L3 - Adding Die Attach Material and Bond Pads
- L4 - Wire Bond Creation and Material Assignment
- L5 - Applying Mold Compound and Finalizing the Package Model
## Tools Used
- ANSYS Electronics Desktop
- o Power and temperature distribution simulations
- o Signal and power integrity analysis
- ANSYS Mechanical
- o Thermo-mechanical simulations
- o Solder joint reliability testing
- PCB Design Software
- o Printed circuit board (PCB) simulation
- o Electrical and thermal design verification
- Video-Based Learning Modules
- o Insights into OSAT/ATMP plant operations
- o Demonstrations of automation and SMT processes
- Process Control Tools
- o Monitoring quality management systems
- o Analyzing failures and ensuring reliability
## Lab Exercises
- PCB Simulation using ANSYS Electronics Desktop
- o Simulate power and temperature distribution across a PCB.
- OSAT/ATMP Plant Workflow Analysis
- o Watch videos on plant operations and describe automation and tool monitoring.
- Solder Joint Reliability Testing with ANSYS Mechanical
- o Explore common failure mechanisms and analyze solder joint reliability.
- Signal and Thermal Integrity Design
- o Use ANSYS to design for optimal signal and thermal performance.
- Thermo-Mechanical Simulation of Package Design
- o Simulate and address thermo-mechanical issues in packaging with ANSYS tools.
## Projects Done During the Course
- Chip-to-Board Integration Project
- o Design a complete package from chip to PCB and simulate power distribution.
- Semiconductor Packaging Process Mapping
- o Create a workflow model for OSAT/ATMP plant operations and automation tools.
- Failure Analysis and Reliability Assessment
- o Perform solder joint reliability testing and propose improvements for package durability.
- Advanced Signal and Power Integrity Design
- o Develop a package design optimizing signal flow and thermal management using ANSYS tools.
- Future Trends Packaging Prototype
- o Design a chiplet-based modular package and address thermo-mechanical challenges.
## What Will You Learn?
- Explore the evolution of packaging from traditional wire bonding to advanced 2.5D and 3D architectures.
- Understand the essential requirements for packaging and how they influence design choices.
- Gain insights into interposers, redistribution layers (RDL), and their roles in modern semiconductor packaging.
- Learn to perform a comparative analysis to select the right packaging solution for different applications.
- Master assembly and packaging processes from wafer preparation to final packaging.
- Conduct thermal simulations using industry tools to ensure thermal reliability.
- Understand package reliability testing, performance evaluation, and design modeling.
## Delivery Mode
We‚Äôve tailored every aspect of the workshop to ensure an effective and enjoyable learning journey:
- Easy-to-access labs, available through a virtual box image
- Insightful Lectures on an Innovative VSD-IAT LMS Platform
- Round-the-Clock Q&A Support on Slack
- Daily Check-in Calls for Direct Interaction
## Who Should Attend?
- Electronics and VLSI Design Engineers
- Semiconductor Packaging Specialists
- System Integration and Product Engineers
## Key Benefits
- Gain industry-relevant knowledge directly applicable to real-world semiconductor challenges.
- Understand the trade-offs between different packaging solutions.
- Equip yourself with the skills to address performance, cost, and reliability concerns in advanced packaging.
- Hands-on exposure to thermal simulations and package design tools.
## Pre-requisites
- Basic understanding of semiconductor design and fabrication.
- Familiarity with chip manufacturing processes is recommended but not mandatory.
## Program Details
- **Duration**: 10 Days
- **Format**: Online Lectures with Practical Insights
- **Certificate**: Upon Successful Completion
## Join the Advanced Semiconductor Packaging Workshop
- Take the first step towards mastering advanced packaging technologies and enhancing your semiconductor design capabilities.
- [**Enroll Today** and stay ahead in the rapidly evolving world of semiconductor innovation.](https://rzp.io/rzp/vsdpackaging)
## FAQ
### Who is this workshop intended for?
This workshop is designed for students, electronics and VLSI design engineers, packaging specialists, and professionals interested in understanding semiconductor packaging technologies.
### What are the pre-requisites for joining the workshop?
A basic understanding of semiconductor design and fabrication is recommended. Familiarity with chip manufacturing processes is helpful but not mandatory.
### Will I get a certificate upon completing the workshop?
Yes, participants will receive a certificate upon successful completion of the workshop.
### What tools will I get hands-on experience with?
The workshop includes practical training with industry-standard tools like ANSYS Icepak and AEDT (Ansys Electronics Desktop) for thermal simulation and package design.
### Is this workshop theoretical or practical?
The workshop blends both theoretical concepts and practical lab sessions to ensure comprehensive learning.
### How long is the workshop, and what is the format?
The workshop runs for 1 week and is conducted in an online format, with a combination of lectures and hands-on practical sessions.
### How will this workshop benefit my career?
This workshop equips you with industry-relevant knowledge, practical skills, and hands-on experience with leading simulation tools, enhancing your employability in semiconductor packaging, design, and system integration fields.
### Can I interact with industry experts during the workshop?
Yes, the workshop will provide opportunities to interact with experienced professionals and industry experts.
## Instructor Profile
Meet Your Guides to the World of VLSI Design
Tarun Kumar Agarwal
Tarun Kumar Agarwal
![Dr. Tarun Kumar Agarwal](https://vsdsquadron.vlsisystemdesign.com/wp-content/uploads/2024/10/Tarun-Kumar-Agarwal.jpg)
With extensive experience in both academia and industry, he combines theoretical rigor with practical insights, equipping students to excel in advanced electronics and semiconductor technologies.
## **Registration Fee**  Packaging
[~~‚Çπ7000~~ **‚Çπ1800**](https://rzp.io/rzp/vsdpackaging)
\+ 18% GST
[~~$85~~ **$25**](https://rzp.io/rzp/vsdpackagingusd)
- 29 Aug - 11 Sep 2025
Next Cohort will start in
03Days
22Hours
49Minutes
46Seconds
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/packaging/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/packaging/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/packaging/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/packaging/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Vartha-loka-logo.png.webp)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/packaging/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 32. PlatformIO I2C Proof of Concept for VSDSquadron Mini {#platformio-i2c-proof-of-concept-for-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/platformio-i2c-proof-of-concept-poc-for-vsdsquadron-mini/](https://www.vlsisystemdesign.com/platformio-i2c-proof-of-concept-poc-for-vsdsquadron-mini/)
**Word Count:** 945

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Project-6.png)
# PlatformIO I2C Proof of Concept for VSDSquadron Mini
## **Overview**
This project is a straightforward demonstration aimed at testing I2C communication on the VSDSquadron Mini using the PlatformIO framework. It showcases the device operating in either master or slave mode within an I2C setup to transmit or receive a predefined sequence of bytes.
## **Components Required**
- VSDSquadron Mini
- I2C compatible devices or another VSDSquadron Mini set as the counterpart (Master/Slave)
- USB to UART converter for programming and power
- Jumper wires for connections
## **Hardware Connections**
Ensure correct wiring between the VSDSquadron Mini and the I2C device as follows:
- **PC1 (SDA)** to SDA
- **PC2 (SCL)** to SCL
- **GND** to Ground
- **3.3V** to 3.3V
## **How to Program**
1. **Install PlatformIO Core** : Begin by installing PlatformIO Core on your system according to the official PlatformIO documentation.
2. **Project Commands** :
   - Build the project: $ pio run
   - Upload the firmware: $ pio run ‚Äìtarget upload
   - Clean build files: $ pio run ‚Äìtarget clean
## **API Reference**
- **USART\_Printf\_Init()** : Initializes the USART peripheral for debugging.
- **Delay\_Ms()** : Creates a delay for a specified number of milliseconds.
- **USART\_SendData()** : Sends data through the USART peripheral.
- **USART\_ReceiveData()** : Retrieves the most recent data received by the USART peripheral.
- **USART\_GetFlagStatus()** : Checks the status of specified USART flags.
## **Code Snippet**
Below is a simplified excerpt of the main code highlighting initialization and I2C data transmission logic:
The following is an enhanced and comprehensive code snippet that includes both the initialization function and the main function logic for I2C communication in both host (master) and slave modes:
#include "debug.h"
/* I2C Mode Definition */
#define HOST_MODE 0
#define SLAVE_MODE 1
/* I2C Communication Mode Selection */
#define I2C_MODE HOST_MODE
/* Global define */
#define Size 6
#define RXAdderss 0x02
#define TxAdderss 0x02
/* Global Variable */
u8 TxData[Size] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06};
u8 RxData[5][Size];
void IIC_Init(u32 bound, u16 address) {
GPIO_InitTypeDef GPIO_InitStructure;
I2C_InitTypeDef I2C_InitTSturcture;
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO, ENABLE);
RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
// SCL Pin Configuration
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init(GPIOC, &GPIO_InitStructure);
// SDA Pin Configuration
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
GPIO_Init(GPIOC, &GPIO_InitStructure);
// I2C Peripheral Configuration
I2C_InitTSturcture.I2C_ClockSpeed = bound;
I2C_InitTSturcture.I2C_Mode = I2C_Mode_I2C;
I2C_InitTSturcture.I2C_DutyCycle = I2C_DutyCycle_2;
I2C_InitTSturcture.I2C_OwnAddress1 = address;
I2C_InitTSturcture.I2C_Ack = I2C_Ack_Enable;
I2C_InitTSturcture.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
I2C_Init(I2C1, &I2C_InitTSturcture);
I2C_Cmd(I2C1, ENABLE);
int main(void) {
SystemCoreClockUpdate();
Delay_Init();
USART_Printf_Init(460800);
printf("SystemClk:%d\r\n", SystemCoreClock);
printf("IIC Host mode\r\n");
IIC_Init(80000, TxAdderss);
#if (I2C_MODE == HOST_MODE)
// Host Mode Operations: Master sends data to Slave
for (int j = 0; j < 5; j++) {
// I2C Master Transmit Sequence
#elif (I2C_MODE == SLAVE_MODE)
// Slave Mode Operations: Slave receives data from Master
for (int p = 0; p < 5; p++) {
// I2C Slave Receive Sequence
#endif
while (1);
## **Explanation**
- **IIC\_Init Function** : Initializes the I2C peripheral, including setting up the GPIO pins for I2C functions (SCL and SDA) and configuring I2C parameters such as clock speed, addressing mode, and duty cycle.
- **Main Function** :
  - System Initialization: Updates the system core clock and initializes delay functions and USART for debugging.
  - I2C Mode Selection: The code can operate in either HOST\_MODE or SLAVE\_MODE, determined by the I2C\_MODE macro. This allows for flexible testing of both master and slave operations.
  - Host Mode Operations: If in HOST\_MODE, the device is configured as an I2C master, initiating communication with a slave device to transmit a series of data packets.
  - Slave Mode Operations: If in SLAVE\_MODE, the device acts as an I2C slave, ready to receive data packets from an I2C master.
## **Note**
This example illustrates a framework for initiating I2C communication in either master or slave mode but does not include the specific implementation details for data transmission and reception sequences (// I2C Master Transmit Sequence and // I2C Slave Receive Sequence). Those sequences require the implementation of I2C API functions such as I2C\_GenerateSTART, I2C\_SendData, I2C\_ReceiveData, etc., which should be tailored.
## **Working Principle**
The code demonstrates the VSDSquadron Mini‚Äôs capability to engage in I2C communication either as a master, sending a predefined set of data to a slave device, or as a slave, receiving data from a master. It utilizes PlatformIO for building and uploading the firmware, facilitating easy testing and deployment of I2C-based applications.
## **Caution**
Ensure all devices in the I2C setup are compatible with 3.3V logic levels to prevent damage. The common ground must be established between the VSDSquadron Mini and other I2C devices to ensure reliable communication.
## **Detailed Project report**
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
[PrevPrevious](https://www.vlsisystemdesign.com/object-detector-using-ultrasonic-sensor/)
[NextNext](https://www.vlsisystemdesign.com/the-power-of-an-intense-vlsi-program-by-sfal-vsd/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/platformio-i2c-proof-of-concept-poc-for-vsdsquadron-mini/# "Back To Top")

---

## 33. Product Based RISC-V Skilling Program {#product-based-risc-v-skilling-program}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/hdp_riscv/](https://www.vlsisystemdesign.com/hdp_riscv/)
**Word Count:** 2,220

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## Transform Your Understanding of RISC-V Architecture    **Product Based RISC-V Skilling Program**
Join us for a transformative 6-week journey exploring the depths of RISC-V ISA and its application in product-based environments. Our meticulously crafted curriculum delivers a profound understanding, right from the basics to advanced concepts, empowering you with the knowledge and skills required to excel in the field.
## Overview
The **Product Based RISC-V Skilling Program** is a meticulously designed six-week course that embarks on a journey through the RISC-V Instruction Set Architecture (ISA), aimed at providing both a theoretical foundation and hands-on experience. Initially, the program introduces participants to the RISC-V ISA landscape, covering its history, significance, and architecture. It lays the groundwork with a focus on microarchitecture design, particularly the RV32I basics, complemented by practical simulation exercises using Verilog. This foundational stage is crucial for understanding the underlying principles that drive the subsequent, more advanced modules of the curriculum.
As the course progresses, it delves into the functionality of the RISC-V processor, offering a comprehensive view of its block diagram and intrinsic functionalities. Through a blend of interactive learning methods, including engaging exercises and activities, participants deepen their understanding of RISC-V essentials. This segment is pivotal for demystifying the processor‚Äôs operations and preparing learners for the intricacies ahead.
The curriculum then advances to a detailed examination of RISC-V Verilog code. Participants explore the very fabric of RISC-V through an intricate analysis of Verilog code and investigate advanced instructions, highlighting the critical role of application-specific cores. This phase is instrumental in revealing the complexities of RISC-V and its versatility in processor design.
## This workshop is your gateway to:
- Master RISC-V architecture, from basics to advanced design
- Get hands-on Verilog simulation and processor insights.
- Boost C and inline assembly skills for RISC-V optimization.
- Learn advanced testbench and simulation, including UART bypassing.
## Seize this unparalleled opportunity to transform your passion into expertise!
## Testimonials
Completed a comprehensive program on RISC-V on FPGA and OpenFPGA, covering design and architecture, tools for analysis and simulation, and implementing RISC-V cores on FPGA, supported by the Open-Source FPGA Foundation and industry experts. Gratitude expressed to mentors, contributors, and fellow participants, highlighting the program's goal to democratize hardware design
[**Read More**](https://www.linkedin.com/posts/gfreyolamit_riscvonopenfpga-tlverilog-sofa-activity-6940305319323389952-g-bw/?utm_source=share&utm_medium=member_desktop)
Glenn Frey OlamitDesign Engr. 2 at Lattice Semiconductor
## **5** compelling reasons to join this workshop
- In-Depth RISC-V ISA Understanding
- Dive deep into the RISC-V Instruction Set Architecture, essential for professionals in semiconductor and computing.
- Design and optimize future computing solutions with a foundational understanding of RISC-V.
- Hands-On Practical Experience
- Gain practical experience with extensive hands-on sessions using Verilog and simulation tools.
- Thoroughly understand micro architecture design and processor functionality through practical application.
- Advanced Programming Skills Development
- Enhance programming skills with lessons in writing and optimizing C code and inline assembly for RISC-V.
- Increase programming flexibility and efficiency in embedded systems and low-level programming.
- Cutting-Edge Simulation Techniques
- Master advanced testbench concepts and functional simulation strategies, including UART bypassing.
- Equip yourself with the skills to accelerate the development process and effectively tackle real-world challenges.
- Career Advancement Opportunities
- Position yourself at the forefront of technology innovation in processor design and architecture.
- Open doors to career advancement in academia and the semiconductor industry with specialized skills in RISC-V.
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/David-Certificate-723x1024.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/David-Certificate.jpg)
## Curriculum
- Explore RISC-V's history, architecture, and Verilog simulations.
- Unlock processor functionalities with hands-on exercises.
- Delve into Verilog code analysis and advanced instructions.
- Master I/Os with practical, real-world implementations.
- Enhance programming with C code and inline assembly.
- Learn testbench strategies and functional simulation techniques.
## Join us for this transformative journey and turn your fascination into tangible skills in the ever-evolving world of IC design!
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/hdp-image-1-1024x701.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/hdp-image-1.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/HDP-image-2-1024x672.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/HDP-image-2.jpg)
## Tools
- **riscv-objdump :** A tool for disassembling RISC-V binaries, providing insights into the code structure and helping in debugging.
- **Spike :** A RISC-V ISA simulator, enabling the testing and analysis of RISC-V programs without the need for actual hardware.
- **Icarus Verilog (iverilog) :** A Verilog simulation and synthesis tool, used for designing and testing digital circuits in Verilog.
- **GTKWave :** A waveform viewer that allows for the visualization of simulation outputs, facilitating the analysis of digital signals.
- **Yosys :** An open-source Verilog synthesis suite, used for converting Verilog code into a gate-level representation, essential for FPGA and ASIC design workflows.
## Lab Exercises
- Simulation of RV32I microarchitecture using Verilog.
- Hands-on activities with RISC-V processor block diagrams.
- Verilog code analysis for RISC-V instruction sets.
- Real-world I/O implementation strategies in RISC-V processors.
- Writing and optimizing C code for RISC-V applications.
- Utilizing inline assembly for RISC-V to optimize I/O operations.
- Testbench creation and methodology for RISC-V simulations.
- Functional simulation techniques with a focus on UART bypassing.
## Showcasing Innovation
Real-World RISC-V Creations from Our Program
Unveil the incredible spectrum of innovative products born from the knowledge and skills honed through our RISC-V skilling program. These tangible creations encapsulate the essence of technological prowess and visionary innovation, reflecting the real-world impact and applicability of RISC-V architecture. Dive into a world where concepts meet reality, and innovation knows no bounds.
## Enroll Now and Embark on a Transformative Journey into the Realm of RISC-V!
## Projects
- IoT Integrated Home Automation System
- Anti-theft Compartment
- Smart HVAC System
- Automatic Sanitizer Dispenser
- Gas Leakage Detector
- Rain Alert System
- Smart Traffic Light Control
- Obstacle Avoiding Car
- Social Distance Detection System
- Fire Alarm System
[![Expert-Suggestions_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Expert-Suggestions_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Expert-Suggestions_800x500.png)
[![Silicon-Prooven-Training_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Silicon-Prooven-Training_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Silicon-Prooven-Training_800x500.png)
[![Final_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Final_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Final_800x500.png)
[![NasscomVSDIAT_Workshop-Flow_343x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/NasscomVSDIAT_Workshop-Flow_343x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/NasscomVSDIAT_Workshop-Flow_343x500.png)
[![Expert-Suggestions_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Expert-Suggestions_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Expert-Suggestions_800x500.png)
[![Silicon-Prooven-Training_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Silicon-Prooven-Training_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Silicon-Prooven-Training_800x500.png)
[![Final_800x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Final_800x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Final_800x500.png)
[![NasscomVSDIAT_Workshop-Flow_343x500.png](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/NasscomVSDIAT_Workshop-Flow_343x500.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/NasscomVSDIAT_Workshop-Flow_343x500.png)
## VSD Participants Profile
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)
## Delivery Mode
We‚Äôve tailored every aspect of the workshop to ensure an effective and enjoyable learning journey:
- Easy-to-access labs, available through a virtual box image
- Insightful Lectures on an Innovative VSD-IAT LMS Platform
- Round-the-Clock Q&A Support on Slack
- Daily Check-in Calls for Direct Interaction
## Eligibility
Fresher or recently graduated or experienced professionals looking to brush fundamentals.
Atleast BE/BTech/ME/MTech or equivalent.
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Instructor Profile
Meet Your Guides to the World of VLSI Design
Kunal Ghosh
Mayank Kabra
Kunal Ghosh
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/Kunal-512x512-1-300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of VLSI System Design (VSD) Corp. Pvt. Ltd., stands at the forefront of online open-source EDA and hardware design education, particularly in the realm of RISC-V.
With a **portfolio of 50 top-tier VLSI online courses**, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality open-source Analog/Digital IPs, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he **specialized in VLSI & Nano-electronics**, with a focus on sub-100nm Electron Beam Lithography Optimization techniques.
Mayank Kabra
## FAQ
### What makes the RISC-V architecture program unique compared to traditional college curriculum?
This program dives deep into RISC-V, an open-source ISA, allowing for hands-on experience with cutting-edge technology not typically covered in depth in standard college curriculums. It emphasizes practical skills in designing and optimizing systems on a chip (SoCs), crucial for the semiconductor and IoT industries.
### How does learning RISC-V prepare me for the future of technology jobs?
With the tech industry increasingly adopting RISC-V for its flexibility and cost-effectiveness, expertise in RISC-V positions you for roles in system design, hardware engineering, and IoT development, areas experiencing rapid growth.
### What are the career opportunities available after mastering RISC-V architecture?
### How does the RISC-V program integrate with existing college courses?
The program complements existing engineering and computer science courses by providing specialized knowledge in RISC-V architecture, bridging theoretical concepts with practical, industry-relevant applications.
### What are the expected salaries for jobs requiring RISC-V expertise?
While salaries vary by location and experience, positions requiring RISC-V expertise tend to offer competitive compensation, reflecting the specialized skills and high demand. Entry-level roles can start from $70,000, with senior positions reaching upwards of $150,000 annually.
### Can this program help me transition into high-demand tech roles?
Yes, this program equips participants with the specialized skills and knowledge in RISC-V needed to transition into high-demand roles within the tech industry, particularly in areas focusing on hardware and embedded systems.
### What practical skills will I gain from the RISC-V program?
Participants will gain practical skills in RISC-V ISA, microarchitecture design, Verilog for SoC design, embedded systems programming, and optimization techniques, making them highly valuable in the job market.
### How will this program update me on the latest RISC-V developments and technologies?
The curriculum is designed to stay current with the latest developments in RISC-V technology, offering students exposure to new tools, design methodologies, and industry trends through coursework and projects.
### Is there support for transitioning from academic learning to professional RISC-V applications?
The program includes mentorship from industry professionals, networking opportunities, and career guidance to help bridge the gap between academic study and professional application in RISC-V related fields.
### What are the networking opportunities with industry professionals and companies during the program?
Participants have opportunities to engage with leading professionals and companies through workshops, guest lectures, internships, and project collaborations, providing valuable connections and insights into the industry.
## Boards
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD_Squadron1-TBG.png)](https://www.vlsisystemdesign.com/vsdsquadron/)
### [VSDSquadron RISC-V and VLSI Chip Design Educational Board](https://www.vlsisystemdesign.com/vsdsquadron/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD_mini-TBG-e1707895327660.png)](https://www.vlsisystemdesign.com/vsdsquadronmini/)
### [VSDSquadron Mini RISC-V Development kit](https://www.vlsisystemdesign.com/vsdsquadronmini/)
## Registration Fees
[12,390](https://rzp.io/l/vsdhdprI)
[149](https://rzp.io/l/vsdhdpr$)
- 21 July - 1 Sept 2024
Join us for a transformative 6-week journey exploring the depths of RISC-V ISA and its application in product-based environments.
00Days
00Hours
00Minutes
00Seconds
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/hdp_riscv/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/hdp_riscv/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/hdp_riscv/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/hdp_riscv/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/hdp_riscv/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 34. Products {#products}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsd_products/](https://www.vlsisystemdesign.com/vsd_products/)
**Word Count:** 494

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSD Learning Path
We serve all segment of Industry
## K-12 Program
## [Samsung - IIIT\ \ Chip Design for High School](https://www.vlsisystemdesign.com/highschoolchips/)
9 weeks
Registration Date
Stay Tuned !!
00Days
00Hours
00Minutes
00Seconds
## [Intel - IIIT Bangalore Chip Design Program](https://www.vlsisystemdesign.com/vlsi-awareness/)
6 Weeks
Registration Date
Stay Tuned !!
00Days
00Hours
00Minutes
00Seconds
## VLSI Starter Course
## [Short Course](https://www.vlsisystemdesign.com/basic_courses/)
30 ‚Äì 45 min
## [Digital VLSI SoC Design and Planning](https://vlsisystemdesign.com/digital-vlsi-soc-design-and-planning/)
2 Weeks
Stay Tuned !
00Days
00Hours
00Minutes
00Seconds
## [**RISC-V based MYTH**\ (Microprocessor for You in 30 Hours)](https://www.vlsisystemdesign.com/riscv-based-myth/)
10 Days
Stay Tuned !
## [**Packaging**\ \ Fundamentals of Design and Testing](https://www.vlsisystemdesign.com/packaging/)
10 Days
Next cohort
29 Aug ‚Äì 11 Sep 2025
03Days
22Hours
49Minutes
04Seconds
## VSD ‚Äì Intelligent Assessment Technology (VSD-IAT)
## [Master RTL Design and Synthesis](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/)
2 Weeks
Next cohort
3 Sept ‚Äì 14 Sept 2025
08Days
22Hours
49Minutes
04Seconds
## [Tool Command Language\ \ (TCL) Workshop](https://www.vlsisystemdesign.com/tclworkshop/)
2 Weeks
Next cohort
1 ‚Äì 10 September 2025
06Days
22Hours
49Minutes
04Seconds
## [CMOS Circuit Design\ \ Spice Simulation](https://www.vlsisystemdesign.com/cmos-circuit-design-spice-simulation-using-sky130-technology/)
2 Weeks
Next cohort
25 Aug ‚Äì 3 Sept 2025
00Days
00Hours
00Minutes
00Seconds
## [FinFET Circuit Design and Characterization](https://www.vlsisystemdesign.com/7nm/)
2 Weeks
Next cohort
27 Aug ‚Äì 5 Sep 2025
01Days
22Hours
49Minutes
04Seconds
## [RISC-V EdgeAI](https://www.vlsisystemdesign.com/riscv_edgeai/)
2 Weeks
Next cohort
5-14 September , 2025
10Days
22Hours
49Minutes
04Seconds
## VLSI Beginner Course
## [VSD - Hardware Design Program](https://www.vlsisystemdesign.com/hdp/)
3 Months
00Days
00Hours
00Minutes
00Seconds
## [VSD-Product Based RISC-V Skilling Program](https://www.vlsisystemdesign.com/hdp_riscv/)
6 Weeks
00Days
00Hours
00Minutes
00Seconds
## Advance Course with Synopsys
## [SoC Design and Implementation](https://www.vlsisystemdesign.com/sfal/)
3 Months
00Days
00Hours
00Minutes
00Seconds
## Tapeouts
## [IPs](https://www.vlsisystemdesign.com/vsd-ip-specs/)
## [SoCs](https://www.vlsisystemdesign.com/ip/)
## [Silicon Tapeout](https://www.vlsisystemdesign.com/tapeout/)
## Boards
## [VSDSquadron](https://www.vlsisystemdesign.com/vsdsquadron/)
RISC-V and VLSI Educational Board
00Days
00Hours
00Minutes
00Seconds
## [VSDSquadron Mini](https://www.vlsisystemdesign.com/vsdsquadronmini/)
RISC-V Development Kit
Sales ends on 19 Sep 2025
24Days
22Hours
49Minutes
04Seconds
## [VSDSquadronPro](https://www.vlsisystemdesign.com/vsdsquadronpro/)
Embedded Learning with RISC-V
Sales ends on¬† 9 Sep 2025
14Days
22Hours
49Minutes
04Seconds
## [VSDSquadron FPGA Mini](https://www.vlsisystemdesign.com/vsdsquadronfm/)
Compact and Versatile Prototyping Solution
Sales ends on 17th Sep 2025
22Days
22Hours
49Minutes
04Seconds
## Publication
## [VSD Papers](https://www.vlsisystemdesign.com/vsdlibrary/)
## Conference and Hackathon
## [VSDOpen 2025](https://www.vlsisystemdesign.com/vsdopen/)
Pioneer of Online conference
Next cohort 25 Oct 2025
60Days
22Hours
49Minutes
04Seconds
## [VSD Hackathon Series](https://www.vlsisystemdesign.com/hackathon/)
## Community
## [Blog](https://www.vlsisystemdesign.com/blogs/)
## [VSD Intern Webinar](https://www.vlsisystemdesign.com/vsd-intern-free-webinar/)
## [Knowledge Sharing Heros](https://www.vlsisystemdesign.com/let-knowledge-win/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsd_products/# "Back To Top")

---

## 35. RISC-V EdgeAI {#risc-v-edgeai}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/riscv_edgeai/](https://www.vlsisystemdesign.com/riscv_edgeai/)
**Word Count:** 1,907

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## RISC-V EdgeAI
## Build and deploy neural networks on a SiFive-based RISC-V core---from Python to on-device inference in 16KB.
## (Duration - 10 Days)
Ten-day intensive builds **professional embedded AI skills** on **VSDSquadron Pro (RISC-V)** using **Scikit learn**¬†and open libraries. You‚Äôll implement **regression/classification** models, optimize **KNN/SVM**, deploy neural networks, and automate **quantization scripts**. Next, run **MNIST digit recognition**, and **real-time inference**, **memory profiling**¬†with instructor workflows. Execute **RAM-constrained optimizations** and produce deployable, production-ready edge AI models. Graduate with a **validated 16KB-RAM workflow** and portfolio ready for embedded ML roles.
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/VSDEdgeAIWorkshop-ezgif.com-video-to-gif-converter.gif)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/VSDEdgeAIWorkshop-ezgif.com-video-to-gif-converter.gif)
## Overview
**RISC-V Edge AI with VSDSquadron Pro** is a hands-on workshop for memory-constrained AI deployment. Built directly on open-source toolchains with SiFive-based cores, you will work in Python and TensorFlow Lite using RISC-V device libraries. The curriculum follows an industry-aligned loop: train, quantize, deploy, benchmark‚Äîemphasizing practical methods, reproducible results, and trusted deployment pipelines meeting commercial edge-device standards.
You‚Äôll begin with ML foundations: **linear regression** and **gradient descent**, implementing models from scratch while profiling memory usage. You‚Äôll then advance to **KNN/SVM classifiers**, generate decision boundaries, and quantify accuracy/RAM tradeoffs. Each lab includes pre-configured datasets, memory analysis scripts, and VSDSquadron deployment checklists to focus on optimization rather than setup. Results are validated through on-device inference.
The program extends to **neural networks on RISC-V**, guided by instructor-supplied quantization scripts and deployment templates. You‚Äôll reproduce and analyze edge results‚Äîmodel accuracy post-quantization, inference latency, and 16KB memory footprints‚Äîwhile learning compression techniques like weight pruning and 8-bit quantization. Automated memory profiling, optional layer-wise analysis, and real-time validation help benchmark outcomes against industry constraints.
## **5** compelling reasons to join this workshop
- Master 16KB-RAM AI deployment
- Hands-on regression, KNN/SVM, and neural network optimization
- Build and deploy MNIST recognition on VSDSquadron Pro
- Work with Quantized neural networks for RISC-V microcontrollers
- Adopt edge-optimized workflows
- Automate quantization, memory profiling, and model compression
- Characterize accuracy-latency tradeoffs and inference stability
- Produce version-controlled deployment pipelines
- Use open, reproducible toolchains
- Python + Scikit-learn with scriptable edge deployment flows
- Portable labs scaling from laptops to VSDSquadron hardware
- No cloud dependencies; on-device validation
- Build a portfolio that converts
- Production-ready quantized models and benchmark reports
- VSDSquadron deployment demos with real-time inference
- Clean GitHub repository showing memory optimization
- Align with current hiring trends
- Edge AI deployment, TinyML systems, and embedded optimization
- Hardware-aware model compression and latency profiling
- Mentor access and global edge-computing community
## Curriculum
- **Set Up VSDSquadron & Edge AI Toolchain** \-\- Install toolchain, configure Python/scikit, validate with first-run model deployment.
- **Regression & Gradient Descent** \-\- Implement linear models, visualize optimization, predict real-world datasets.
- **Classification Foundations** \-\- Build KNN/SVM classifiers, analyze decision boundaries, deploy to RISC-V.
- **Quantization & Memory Optimization** \-\- Apply 8-bit quantization, prune weights, measure RAM/accuracy tradeoffs.
- **Neural Networks on RISC-V** \-\- Design MLPs, compress architectures, validate 16KB-RAM compliance.
- **Real-Time Inference** \-\- Deploy MNIST digit recognition, benchmark latency, optimize ops.
- **Advanced Quantization** \-\- Implement quantization-aware training, export bit-reduced models.
- **Capstone Deployment** \-\- Finalize end-to-edge pipeline, document optimizations, prepare portfolio.
[![RISC-V-EdgeAi-02-512x341](https://www.vlsisystemdesign.com/wp-content/uploads/2025/08/RISC-V-EdgeAi-02-512x341-1.png.webp)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/08/RISC-V-EdgeAi-02-512x341-1.png)
[![RISC-V-EdgeAi-03-512x341](https://www.vlsisystemdesign.com/wp-content/uploads/2025/08/RISC-V-EdgeAi-03-512x341-1.png.webp)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/08/RISC-V-EdgeAi-03-512x341-1.png)
## Workshop Daywise Content
## Module 1
## Edge AI Orientation & Hardware Primer
- AI on microcontrollers; VSDSquadron Pro architecture
- RISC-V memory constraints; Python-to-C deployment path
- Prerequisites for sub-16KB ML
## Module 2
## ML Foundations (Regression & Optimization)
- Linear regression from scratch; gradient descent visualization
- Startup profit prediction; complex pattern fitting
- Python-to-RISC-V model conversion
## Module 3
## Classification (KNN ‚Üí SVM)
- Binary classification; KNN boundary implementation
- SVM deployment on VSDSquadron; handwritten digit recognition
- On-device MNIST inference
## Module 4
## Memory-Constrained ML & Quantization
- Quantization fundamentals; post-training optimization
- 68KB‚Üí16KB compression; final embedded ML tuning
- Regression-to-recognition recap
## Module 5
## Neural Networks on RISC-V
- NN implementation; hidden layer optimization
- Memory math for MCUs; real-time digit recognition
- VSDSquadron Mini vs Pro tradeoffs
## Module 6
## Advanced Quantization & Deployment
- Bit-quantized NN training; RISC-V model export
## Module 7
## Capstone & Next Steps
- Portfolio assembly; deployment case studies
## Tools
- VSDSquadron Pro (RISC-V) -- SiFive-based board with 16KB RAM constraint for edge deployment.
- Scikit learn and Torch for Microcontrollers -- Quantization-aware inference engine for RISC-V.
- Python ML Stack (NumPy/Scikit-learn) -- Model training and optimization scripts.
- Memory Profiler & Latency Benchmarks -- Custom scripts for RAM/CPU measurement.
- Git + GitHub -- Version control and portfolio repository.
## Lab Exercises
- Gradient Descent Implementation -- Visualize loss convergence; profile memory growth.
- KNN Classifier on Edge -- Deploy decision boundaries; measure RAM usage.
- SVM Digit Recognition -- Quantize MNIST model; validate on-device accuracy.
- Neural Network Compression -- Prune layers; measure 16KB compliance.
- Quantization-Aware Training -- Train 8-bit NN; export to RISC-V.
- Real-Time Inference Benchmark -- Capture latency/accuracy under PVT variations.
## Projects Covered in the Workshop
- **Startup Profit Predictor** \-\- Regression model deployment on VSDSquadron.
- **Edge KNN/SVM Classifier** \-\- Decision boundary implementation with RAM optimization.
- **MNIST on 16KB RAM** \-\- Quantized digit recognition with accuracy reports.
- **Neural Network Memory Optimization** \-\- Layer compression and RISC-V deployment.
- **Capstone: Real-Time Edge AI** \-\- End-to-end optimized deployment pipeline.
## Delivery Mode
- Virtual Coach platform with live expert sessions -- Real-time debugging, hardware demos.
- Pre-configured VSDSquadron images -- Flash-ready OS with AI toolchain.
- Automated quantization scripts -- One-click model conversion/RAM reports.
- 24√ó7 lab access -- Mentor support via Slack for hardware issues.
- Capstone demo & personalized feedback -- VSD certification for embedded AI roles.
## Pre-requisites
- **Basic Python Programming** \-\- Variables, loops, functions; NumPy basics.
- **Basic RISC-V Knowledge** --Good to have, not mandatory.
- **Math Readiness** \-\- Algebra, vectors; no advanced calculus.
- **Laptop + Internet** \-\- Any OS; toolchain runs on board.
- **ML Familiarity (Nice-to-have)** \-\- Basic neural network concepts.
## Eligibility
- **Students (UG/PG/PhD)** \-\- CS, EE, robotics, embedded systems.
- **Embedded Engineers** \-\- IoT, microcontroller, edge computing roles.
- **Data Scientists** \-\- Professionals transitioning to edge deployment.
- **Product Developers** \-\- Building commercial edge AI devices.
## Instructor Profile
Kunal Ghosh
Ankit Mawle
Dhanvanti Bhavsar
Kunal Ghosh
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/Kunal-512x512-1-300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of **VLSI System Design (VSD) Corp. Pvt. Ltd**., stands at the forefront of online **open-source EDA** and hardware design education, particularly in the realm of RISC-V.
With a portfolio of 50 top-tier VLSI online courses, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality **open-source Analog/Digital IPs**, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he specialized in VLSI & Nano-electronics, with a focus on **sub-100nm Electron Beam Lithography** Optimization techniques.
Ankit Mawle
Dhanvanti Bhavsar
## Frequently Asked Questions (FAQs)
### Is VSDSquadron hardware provided?
VSDSquadron pro Board-- pre purchase not required; for real time implementation, purchase board separately, combined with 2 week complementary internship
### Can I reuse skills for non-RISC-V boards?
Absolutely. Techniques transfer to ARM Cortex-M, ESP32. Certification includes generic edge deployment skills.
### How much Python is required?
Basics (variables, loops, functions). We provide NumPy/ML refresher materials pre-workshop.
### Content access post-workshop?
All materials available during 10-day duration of the program.
### Industry recognition?
Certification validates 16KB-RAM deployment skills‚Äîkey for embedded ML roles at ARM, Arduino, and robotics firms. Portfolio shows quantifiable edge optimization.
## VSD Participants Profile
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)
## Registration Fee
Cloud based Workshop
[~~‚Çπ7000~~ **‚Çπ1800**](https://rzp.io/rzp/vsdriscvedgeAI)
[~~$70~~ **$25**](https://rzp.io/rzp/vsdriscvedgeAIUSD)
- 5-14 September 2025
- Duration: 10 Days
10Days
22Hours
48Minutes
08Seconds
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/riscv_edgeai/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/riscv_edgeai/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/riscv_edgeai/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/riscv_edgeai/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Vartha-loka-logo.png.webp)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/riscv_edgeai/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 36. RISC-V Mini Game Console {#risc-v-mini-game-console}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/risc-v-mini-game-console/](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
**Word Count:** 1,419

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/RISC-V-Mini-Game-Console-My-Circuit.png)
# RISC-V Mini Game Console
## Overview
The Handheld Gaming Console project integrates a RISC-V microcontroller to create a portable gaming system featuring a OLED display and tactile buttons. This console allows users to play classic games like Snake and Pong, with the RISC-V microcontroller managing game logic, user input, and rendering graphics. Additionally, a sound module provides audio feedback to enhance the gaming experience. This project demonstrates the innovative use of RISC-V technology in creating an immersive and interactive gaming solution.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/RISC-V-Mini-Game-Console-1024x523.jpg)
## Components Required
01. VSDSquadron Mini
02. Oled Display
03. Push buttons (5)
04. Capacitors (100nF, 10uF)
05. Coin Battery ( CR2032)
06. Resistors (1k, 2k, 3k, 20k, 8k)
07. Buzzer (MLT-5030)
08. Hreader pins
09. BJT ( MMBT3906)
10. Switch
## Circuit Connections
The VSDSquadron Mini RISC-V development boards features a RISC-V SoC with the following capabilities:
- On-board 24MHz RC oscillator
- 3 groups of GPIO ports, totaling 15 I/O ports
- USART, I2C, and SPI
- UART implemented on USART
- 2KB SRAM for volatile data storage, 16KB CodeFlash for program memory
- On-board Programmer.
The circuit connections are as follows:
- **PA2** GPIO Pin is connected to one of the push bottons which controls the turn on/off of a game.
- **PA1** is connected to the buzzer.
- **PC4** is connected to the game controlling push buttons
- **PC2** and **PC1** act as SCL(Serial Clock Line) and SDL(Seriel Data Line), these lines are used for I2C communication with OLED Display
- And there are some VCC and GND connections.
- Power switch connected to VCC and GND accordingly.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/RISC-V-Mini-Game-Console-circuit-connections.png)
### Table for Pin connections
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Table-for-Pin-Connections.png)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/RISC-V-Mini-Game-Console-My-Circuit.png)
## Software
I made one of my most played games of my childhood which is **PACMAN**.
## Code:
#include "driver.h"
#include "spritebank.h"
// ===================================================================================
// Global Variables
// ===================================================================================
uint8_t LEVELSPEED;
uint8_t GobbingEND;
uint8_t LIVE;
uint8_t INGAME;
uint8_t Gobeactive;
uint8_t TimerGobeactive;
uint8_t add;
uint8_t dotsMem[9];
int8_t dotscount;
uint8_t Frame;
enum {PACMAN=0,FANTOME=1,FRUIT=2};
// ===================================================================================
// Function Prototypes
// ===================================================================================
void ResetVar(void);
void StartGame(PERSONAGE *Sprite);
uint8_t CollisionPac2Caracter(PERSONAGE *Sprite);
void RefreshCaracter(PERSONAGE *Sprite);
uint8_t CheckCollisionWithBack(uint8_t SpriteCheck,uint8_t HorVcheck,PERSONAGE *Sprite);
uint8_t RecupeBacktoCompV(uint8_t SpriteCheck,PERSONAGE *Sprite);
uint8_t Trim(uint8_t Y1orY2,uint8_t TrimValue,uint8_t Decalage);
uint8_t RecupeBacktoCompH(uint8_t SpriteCheck,PERSONAGE *Sprite);
void Tiny_Flip(uint8_t render0_picture1,PERSONAGE *Sprite);
uint8_t FruitWrite(uint8_t x,uint8_t y);
uint8_t LiveWrite(uint8_t x,uint8_t y);
uint8_t DotsWrite(uint8_t x,uint8_t y,PERSONAGE *Sprite);
uint8_t checkDotPresent(uint8_t  DotsNumber);
void DotsDestroy(uint8_t DotsNumber);
uint8_t SplitSpriteDecalageY(uint8_t decalage,uint8_t Input,uint8_t UPorDOWN);
uint8_t SpriteWrite(uint8_t x,uint8_t y,PERSONAGE  *Sprite);
uint8_t return_if_sprite_present(uint8_t x,PERSONAGE  *Sprite,uint8_t SpriteNumber);
uint8_t background(uint8_t x,uint8_t y);
// ===================================================================================
// Main Function
// ===================================================================================
int main(void) {
  // Setup
  JOY_init();
  // Loop
  while(1) {
    uint8_t t;
    PERSONAGE Sprite[5];
  NEWGAME:
    ResetVar();
    LIVE=3;
    goto New;
  NEWLEVEL:
    if(LEVELSPEED > 10) {
      LEVELSPEED=LEVELSPEED - 10;
      if((LEVELSPEED==160)||(LEVELSPEED==120)||(LEVELSPEED==80)||(LEVELSPEED==40)||(LEVELSPEED==10)) {
        if(LIVE < 3) {
          LIVE++;
          for(t=0; t<=4; t++) {
            JOY_sound(80,100);
            JOY_DLY_ms(300);
  New:
    GobbingEND = (LEVELSPEED / 2);
    for(t=0; t<9; t++) dotsMem[t]=0xff;
  RESTARTLEVEL:
    Gobeactive = 0;
    uint8_t* ptr = (uint8_t*)Sprite;
    for(t=5*10; t; t--) *ptr++ = 0;
    Sprite[0].type=PACMAN;
    Sprite[0].x=64;
    Sprite[0].y=3;
    Sprite[0].Decalagey=5;
    Sprite[0].DirectionV=2;
    Sprite[0].DirectionH=2;
    Sprite[0].DirectionAnim=0;
    Sprite[1].type=FANTOME;
    Sprite[1].x=76;
    Sprite[1].y=4;
    Sprite[1].guber=0;
    Sprite[2].type=FANTOME;
    Sprite[2].x=75;
    Sprite[2].y=5;
    Sprite[2].guber=0;
    Sprite[3].type=FANTOME;
    Sprite[3].x=77;
    Sprite[3].y=4;
    Sprite[3].guber=0;
    Sprite[4].type=FANTOME;
    Sprite[4].x=76;
    Sprite[4].y=5;
    Sprite[4].guber=0;
    while(1) {
      //joystick
      if(JOY_act_pressed()) StartGame(&Sprite[0]);
      if(INGAME) {
        if(JOY_left_pressed()) Sprite[0].DirectionV = 0;
        else if(JOY_right_pressed()) Sprite[0].DirectionV = 1;
        if(JOY_down_pressed()) Sprite[0].DirectionH =1 ;
        else if(JOY_up_pressed()) Sprite[0].DirectionH = 0;
        //fin joystick
        if(TimerGobeactive > 1) TimerGobeactive--;
        else if (TimerGobeactive == 1) {
          TimerGobeactive = 0;
          Gobeactive = 0;
      if(Frame < 24) Frame++;
      else Frame = 0;
      if(CollisionPac2Caracter(&Sprite[0]) == 0) RefreshCaracter(&Sprite[0]);
      else {
        JOY_sound(100, 200); JOY_sound(75, 200); JOY_sound(50, 200); JOY_sound(25, 200);
        JOY_sound(12, 200); JOY_DLY_ms(400);
        if(LIVE > 0) {
          LIVE--;
          goto RESTARTLEVEL;
        else goto NEWGAME;
      if(Frame % 2 == 0) {
        Tiny_Flip(0, &Sprite[0]);
        if(INGAME == 1) {
          for(uint8_t t=0; t<=139; t=t+2) {
            JOY_sound((Music[t]) - 8, ((Music[t + 1]) - 100));
          INGAME = 2;
      else {
        for(t=0; t<63; t++) {
          if(checkDotPresent(t)) break;
          else if(t == 62) {
            for(uint8_t r=0; r<60; r++) {
              JOY_sound(2 + r, 10); JOY_sound(255 - r, 20);
            JOY_DLY_ms(1000);
            goto NEWLEVEL;
      if((Gobeactive) && (Frame % 2 == 0)) JOY_sound((255 - TimerGobeactive), 1);
      JOY_SLOWDOWN();
// ===================================================================================
// Functions
// ===================================================================================
void ResetVar(void){
LEVELSPEED=200;
GobbingEND=0;
LIVE=3;
Gobeactive=0;
TimerGobeactive=0;
add=0;
INGAME=0;
for(uint8_t t=0;t<9;t++){
dotsMem[t]=0xff;}
dotscount=0;
Frame=0;}
void StartGame(PERSONAGE *Sprite){
if (INGAME==0) {
Sprite[1].x=76;
Sprite[1].y=3;
Sprite[2].x=75;
Sprite[2].y=4;
Sprite[3].x=77;
Sprite[3].y=3;
Sprite[4].x=76;
Sprite[4].y=4;
INGAME=1;}}
uint8_t CollisionPac2Caracter(PERSONAGE *Sprite){
uint8_t ReturnCollision=0;
#define xmax(I) (Sprite[I].x+6)
#define xmin(I) (Sprite[I].x)
#define ymax(I) ((Sprite[I].y*8)+Sprite[I].Decalagey+6)
#define ymin(I) ((Sprite[I].y*8)+Sprite[I].Decalagey)
if ((INGAME)) {
for (uint8_t t=1;t<=4;t++){
if ((xmax(0)<xmin(t))||(xmin(0)>xmax(t))||(ymax(0)<ymin(t))||(ymin(0)>ymax(t))) {}else{
if (Gobeactive) {if (Sprite[t].guber!=1) {JOY_sound(20,100);JOY_sound(2,100);}Sprite[t].guber=1;ReturnCollision=0;}else{ if (Sprite[t].guber==1) {ReturnCollision=0;}else{ReturnCollision=1;}}
}}}return ReturnCollision;}
void RefreshCaracter(PERSONAGE *Sprite){
uint8_t memx,memy,memdecalagey;
for (uint8_t t=0;t<=4;t++){
memx=Sprite[t].x;
memy=Sprite[t].y;
memdecalagey=Sprite[t].Decalagey;
if ((Sprite[t].y>-1)&&(Sprite[t].y<8)) {
if ((Frame%2==0)||(t==0)||(LEVELSPEED<=160)) {
if (Sprite[t].DirectionV==1) {Sprite[t].x++;}
if (Sprite[t].DirectionV==0) {
if (t==0) {
if ((Sprite[0].y==3)&&(Sprite[0].x==86)){}else{Sprite[t].x--;}
}else{Sprite[t].x--;}
if (CheckCollisionWithBack(t,1,Sprite)) {
if (t!=0) {Sprite[t].DirectionV=JOY_random()%2;}else{ Sprite[t].DirectionV=2;}
Sprite[t].x=memx;
if ((Frame%2==0)||(t==0)||(LEVELSPEED<=160)) {
if (Sprite[t].DirectionH==1) {if (Sprite[t].Decalagey<7) {Sprite[t].Decalagey++;}else{Sprite[t].Decalagey=0;Sprite[t].y++;if (Sprite[t].y==9) {Sprite[t].y=-1;}}}
if (Sprite[t].DirectionH==0) {if (Sprite[t].Decalagey>0) {Sprite[t].Decalagey--;}else{Sprite[t].Decalagey=7;Sprite[t].y--;if (Sprite[t].y==-2) {Sprite[t].y=8;}}}
if (CheckCollisionWithBack(t,0,Sprite)) {
if (t!=0) {Sprite[t].DirectionH=JOY_random()%2;}else{Sprite[t].DirectionH=2;}
Sprite[t].y=memy;
Sprite[t].Decalagey=memdecalagey;
if (t==0) {
if (Frame%2==0) {
if (Sprite[t].DirectionH==1) {Sprite[t].DirectionAnim=0;}
if (Sprite[t].DirectionH==0) {Sprite[t].DirectionAnim=(2*3);}
if (Sprite[t].DirectionV==1) {Sprite[t].DirectionAnim=(3*3);}
if (Sprite[t].DirectionV==0) {Sprite[t].DirectionAnim=(1*3);}
}}else{
if ((Frame==0)||(Frame==12)) {
Sprite[t].DirectionAnim=0;
if (Sprite[t].DirectionH==1) {Sprite[t].DirectionAnim=0;}
if (Sprite[t].DirectionH==0) {Sprite[t].DirectionAnim=2;}
if (t==0) {
if (Frame%2==0) {
if (Sprite[0].switchanim==0) {
if (Sprite[0].anim<2) {Sprite[0].anim++;}else{Sprite[0].switchanim=1;}
}else{
if (Sprite[0].anim>0) {Sprite[0].anim--;}else{Sprite[0].switchanim=0;}
}}}else{
if ((Sprite[t].guber==1)&&(Sprite[t].x>=74)&&(Sprite[t].x<=76)&&(Sprite[t].y>=2)&&(Sprite[t].y<=4)) {Sprite[t].guber=0;}
if  (Frame%2==0) {
if (Sprite[t].anim<1) {Sprite[t].anim++;}else{Sprite[t].anim=0; }
}}}}
uint8_t CheckCollisionWithBack(uint8_t SpriteCheck,uint8_t HorVcheck,PERSONAGE *Sprite){
uint8_t BacktoComp;
if (HorVcheck==1) {
BacktoComp=RecupeBacktoCompV(SpriteCheck,Sprite);
}else{
BacktoComp=RecupeBacktoCompH(SpriteCheck,Sprite);}
if ((BacktoComp)!=0) {return 1;}else{return 0;}}
uint8_t RecupeBacktoCompV(uint8_t SpriteCheck,PERSONAGE *Sprite){
uint8_t Y1=0b00000000;
uint8_t Y2=Y1;
#define SpriteWide 6
#define MAXV (Sprite[SpriteCheck].x+SpriteWide)
#define MINV (Sprite[SpriteCheck].x)
if (Sprite[SpriteCheck].DirectionV==1) {
Y1=(back[((Sprite[SpriteCheck].y)*128)+(MAXV)]);
Y2=(back[((Sprite[SpriteCheck].y+1)*128)+(MAXV)]);
}else if (Sprite[SpriteCheck].DirectionV==0) {
Y1=(back[((Sprite[SpriteCheck].y)*128)+(MINV)]);
Y2=(back[((Sprite[SpriteCheck].y+1)*128)+(MINV)]);
}else{Y1=0;Y2=0;}
//decortique
Y1=Trim(0,Y1,Sprite[SpriteCheck].Decalagey);
Y2=Trim(1,Y2,Sprite[SpriteCheck].Decalagey);
if (((Y1)!=0b00000000)||((Y2)!=0b00000000) ) {return 1;}else{return 0;}
uint8_t Trim(uint8_t Y1orY2,uint8_t TrimValue,uint8_t Decalage){
uint8_t Comp;
if (Y1orY2==0) {
Comp=0b01111111<<Decalage;
return (TrimValue&Comp);
}else{
Comp=(0b01111111>>(8-Decalage));
return (TrimValue&Comp);
uint8_t ScanHRecupe(uint8_t UporDown,uint8_t Decalage){
if (UporDown==0){
return 0b01111111<<Decalage;}
else{
return 0b01111111>>(8-Decalage);
uint8_t RecupeBacktoCompH(uint8_t SpriteCheck,PERSONAGE *Sprite){
uint8_t TempPGMByte;
if (Sprite[SpriteCheck].DirectionH==0) {
uint8_t RECUPE=(ScanHRecupe(0,Sprite[SpriteCheck].Decalagey));
for(uint8_t t=0;t<=6;t++){
if ((((Sprite[SpriteCheck].y)*128)+(Sprite[SpriteCheck].x+t)>1023)||(((Sprite[SpriteCheck].y)*128)+(Sprite[SpriteCheck].x+t)<0)) {TempPGMByte=0x00;}else{
 TempPGMByte=((back[((Sprite[SpriteCheck].y)*128)+(Sprite[SpriteCheck].x+t)]));
#define CHECKCOLLISION ((RECUPE)&(TempPGMByte))
if  (CHECKCOLLISION!=0) {return 1;}
}}else if (Sprite[SpriteCheck].DirectionH==1) {
uint8_t tadd=0;
if (Sprite[SpriteCheck].Decalagey>2) { tadd=1;}else{tadd=0;}
uint8_t RECUPE=(ScanHRecupe(tadd,Sprite[SpriteCheck].Decalagey));
for(uint8_t t=0;t<=6;t++){
if (((((Sprite[SpriteCheck].y+tadd)*128)+(Sprite[SpriteCheck].x+t))>1023)||((((Sprite[SpriteCheck].y+tadd)*128)+(Sprite[SpriteCheck].x+t))<0)) {TempPGMByte=0x00;}else{
TempPGMByte=(back[((Sprite[SpriteCheck].y+tadd)*128)+(Sprite[SpriteCheck].x+t)]);
#define CHECKCOLLISION2 ((RECUPE)&(TempPGMByte))
if  (CHECKCOLLISION2!=0) {return 1;}
}}return 0;}
void Tiny_Flip(uint8_t render0_picture1,PERSONAGE *Sprite){
uint8_t y,x;
dotscount=-1;
for (y = 0; y < 8; y++){
JOY_OLED_data_start(y);
for (x = 0; x < 128; x++){
if (render0_picture1==0) {
if (INGAME) {JOY_OLED_send(background(x,y)|SpriteWrite(x,y,Sprite)|DotsWrite(x,y,Sprite)|LiveWrite(x,y)|FruitWrite(x,y));}else{
JOY_OLED_send(0xff-(background(x,y)|SpriteWrite(x,y,Sprite)));
}}else if (render0_picture1==1){
JOY_OLED_send((back[x+(y*128)]));}}
JOY_OLED_end();
uint8_t FruitWrite(uint8_t x,uint8_t y){
switch(y){
  case 7:if (x<=7) {return (fruits[x]);}break;
  case 6:if ((LEVELSPEED<=190)&&(x<=7)) {return (fruits[x+8]);}break;
  case 5:if ((LEVELSPEED<=180)&&(x<=7)) {return (fruits[x+16]);}break;
  case 4:if ((LEVELSPEED<=170)&&(x<=7)) {return (fruits[x+24]);}break;
}return 0;}
uint8_t LiveWrite(uint8_t x,uint8_t y){
if (y<LIVE) {if (x<=7) {return (caracters[x+(1*8)]);}else{return 0;}
}return 0x00;}
uint8_t DotsWrite(uint8_t x,uint8_t y,PERSONAGE *Sprite){
uint8_t Menreturn=0;
uint8_t mem1=(dots[x+(128*y)]);
if (mem1!=0b00000000) {
dotscount++;
 switch(dotscount){
  case 0:
  case 1:
  case 12:
  case 13:
  case 50:
  case 51:
  case 62:
  case 63:Menreturn=1;break;
  default:Menreturn=0;break;
if (checkDotPresent(dotscount)==0b00000000) {mem1=0x00;}else{
if ((Sprite[0].type==PACMAN)&&((Sprite[0].x<x)&&(Sprite[0].x>x-6))&&(((Sprite[0].y==y)&&(Sprite[0].Decalagey<6))||((Sprite[0].y==y-1)&&(Sprite[0].Decalagey>5)))) {DotsDestroy(dotscount);if (Menreturn==1) {TimerGobeactive=LEVELSPEED;Gobeactive=1;}else{JOY_sound(10,10);JOY_sound(50,10);}}
if (Menreturn==1) {
if (((Frame>=6)&&(Frame<=12))||((Frame>=18)&&(Frame<=24))) {
return 0x00;
}else{return mem1;}
}else{return mem1;}}
uint8_t checkDotPresent(uint8_t  DotsNumber){
uint8_t REST=DotsNumber;
uint8_t DOTBOOLPOSITION=0;
DECREASE:
if (REST>=8) {REST=REST-8;DOTBOOLPOSITION++;goto DECREASE;}
return ((dotsMem[DOTBOOLPOSITION])&(0b10000000>>REST));
void DotsDestroy(uint8_t DotsNumber){
uint8_t REST=DotsNumber;
uint8_t DOTBOOLPOSITION=0;
uint8_t SOUSTRAIRE;
DECREASE:
if (REST>=8) {REST=REST-8;DOTBOOLPOSITION=DOTBOOLPOSITION+1;goto DECREASE;}
switch(REST){
  case (0):SOUSTRAIRE=0b01111111;break;
  case (1):SOUSTRAIRE=0b10111111;break;
  case (2):SOUSTRAIRE=0b11011111;break;
  case (3):SOUSTRAIRE=0b11101111;break;
  case (4):SOUSTRAIRE=0b11110111;break;
  case (5):SOUSTRAIRE=0b11111011;break;
  case (6):SOUSTRAIRE=0b11111101;break;
  case (7):SOUSTRAIRE=0b11111110;break;
dotsMem[DOTBOOLPOSITION]=dotsMem[DOTBOOLPOSITION]&SOUSTRAIRE;
uint8_t SplitSpriteDecalageY(uint8_t decalage,uint8_t Input,uint8_t UPorDOWN){
if (UPorDOWN) {
return Input<<decalage;
}else{
return Input>>(8-decalage);
uint8_t SpriteWrite(uint8_t x,uint8_t y,PERSONAGE  *Sprite){
uint8_t var1=0;
uint8_t AddBin=0b00000000;
while(1){
if (Sprite[var1].y==y) {
AddBin=AddBin|SplitSpriteDecalageY(Sprite[var1].Decalagey,return_if_sprite_present(x,Sprite,var1),1);
}else if (((Sprite[var1].y+1)==y)&&(Sprite[var1].Decalagey!=0)) {
AddBin=AddBin|SplitSpriteDecalageY(Sprite[var1].Decalagey,return_if_sprite_present(x,Sprite,var1),0);
var1++;
if (var1==5) {break;}
}return AddBin;}
uint8_t return_if_sprite_present(uint8_t x,PERSONAGE  *Sprite,uint8_t SpriteNumber){
uint8_t ADDgobActive;
uint8_t ADDGober;
if  ((x>=Sprite[SpriteNumber].x)&&(x<(Sprite[SpriteNumber].x+8))) {
if (SpriteNumber!=0) {
if (Sprite[SpriteNumber].guber==1) {
ADDgobActive=1*(4*8);
ADDGober=Sprite[SpriteNumber].guber*(4*8);
}else{
if ((((Frame>=6)&&(Frame<=12))||((Frame>=18)&&(Frame<=24)))||(TimerGobeactive>GobbingEND)) {ADDgobActive=Gobeactive*(4*8);}else{ADDgobActive=0;}
ADDGober=0;
}}else{
ADDGober=0;
ADDgobActive=0;
if ((INGAME==0)&&(SpriteNumber==0)) {  return 0;}
return (caracters[((x-Sprite[SpriteNumber].x)+(8*(Sprite[SpriteNumber].type*12)))+(Sprite[SpriteNumber].anim*8)+(Sprite[SpriteNumber].DirectionAnim*8)+(ADDgobActive)+(ADDGober)]);
}return 0;}
uint8_t background(uint8_t x,uint8_t y){
return (BackBlitz[((y)*128)+((x))]);
## Results
My game video link :¬†[https://drive.google.com/file/d/1Wr2tZUExrr649TMdLOXeVw5DllF4\_PgC/view?usp=drivesdk](https://drive.google.com/file/d/1Wr2tZUExrr649TMdLOXeVw5DllF4_PgC/view?usp=drivesdk)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [LiFi Lock - An authentication system using LiFi‚Ä¶](https://www.vlsisystemdesign.com/lifi-lock/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
[PrevPrevious](https://www.vlsisystemdesign.com/secure-saiyan/)
[NextNext](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/risc-v-mini-game-console/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 37. RISC-V based MYTH (Microprocessor for You in Thirty Hours) {#risc-v-based-myth-microprocessor-for-you-in-thirty-hours}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/riscv-based-myth/](https://www.vlsisystemdesign.com/riscv-based-myth/)
**Word Count:** 2,352

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/logo-nasscom-1024x228.png)
## RISC-V based MYTH + Design Project
## Microprocessor for You in Thirty Hours
The **‚ÄúRISC-V based MYTH (Microprocessor for You in Thirty Hours)‚Äù** workshop provides a structured introduction to RISC-V architecture, covering software-to-hardware concepts through hands-on labs. Participants begin with C programming, GCC compilation, and Spike simulation before progressing to number systems and assembly programming. The workshop delves into combinational and sequential logic, pipeline implementation, and microarchitecture of a single-cycle RISC-V CPU. Labs include instruction decoding, register file operations, ALU implementation, and control flow hazards. The final stages focus on load-store instructions, memory management, and CPU testbench development, offering comprehensive learning experience in microprocessor design and verification.
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/1RISC-V%20based.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/1RISC-V%20based.png)
## Overview
The **‚ÄúRISC-V based MYTH (Microprocessor for You in Thirty Hours)‚Äù** workshop introduces participants to RISC-V architecture, guiding them from software concepts to hardware implementation. It begins with C programming, where learners write and compile simple programs using the RISC-V GCC toolchain. They explore disassembly, simulation with Spike, and debugging techniques. The workshop then covers number systems, explaining signed and unsigned 64-bit representations, crucial for understanding processor arithmetic. These foundational concepts prepare participants for low-level programming and hardware interactions.
Next, the workshop dives into **Application Binary Interface (ABI)**, memory allocation, and assembly-level instruction handling. Participants learn about the 32 general-purpose registers in RISC-V and implement basic operations like load, store, and arithmetic instructions. Function calls and stack management introduce execution flow control. Learners then explore combinational and sequential logic using Makerchip, designing logic gates, multiplexers, and arithmetic circuits. These concepts provide a deeper understanding of how software translates into hardware functionality in microprocessor design.
The workshop then shifts to **processor pipeline implementation and microarchitecture**. Participants design a single-cycle RISC-V CPU, implementing instruction fetch, decode, and execution stages. Through hands-on labs, they optimize instruction flow, address pipeline hazards, and implement branching mechanisms. Error detection and correction techniques are introduced, ensuring accurate computation. Testing and debugging strategies help participants validate their processor designs, preparing them for real-world challenges in microprocessor development.
In the final phase, learners explore **advanced microarchitectural optimizations**, including control flow hazards, instruction dependencies, and memory management techniques. They refine instruction execution paths, optimize ALU operations, and implement load-store mechanisms. By the end, participants gain a strong foundation in RISC-V design, having built and optimized their own processor core. This hands-on experience prepares them for careers in semiconductor design, embedded systems, and computer architecture.
**Project : Participants may choose one of the following projects to the design:**
1. Branch Predictor Implementation:Implement a branch predictor.
Options include:
   - A simple two-bit branch predictor
   - A two-level branch predictor
   - A variant of the TAGE predictor for those who want to push their boundaries
2. Custom RISC-V Instruction: Leverage the RISC-V ISA‚Äôs flexibility to add custom instructions.
Define and implement an instruction not covered by any existing extensions.
3. GEMM/Convolution
   - Write a C program for GEMM (General Matrix Multiply) or convolution.
   - Compile the program to assembly using the standard RISC-V toolchain or Compiler Explorer.
   - Use the generated assembly as a test program for your RVMYTH CPU.
   - Compare the latency between the pipelined and non-pipelined versions, and report the number of branch misses along with the penalty cycles.
## **5** Compelling Reasons to Join the Workshop
- **1** Comprehensive Learning Path
- **1.1** Covers both **software and hardware** aspects of RISC-V
- **1.2** Learn **assembly programming, debugging, and simulation** techniques.
- **1.3** Build a **functional RISC-V processor** from scratch.
- **2** Hands-on Experience
- **2.1** Work on **real-world labs** with step-by-step guidance.
- **2.2** Implement **register files, ALUs, and instruction decoders**.
- **2.3** Simulate and **test your own processor design**.
- **3** Industry-Relevant Skills
- **3.1** Gain expertise in **microprocessor architecture and design**.
- **3.2** Learn **pipeline optimization and memory management**.
- **3.3** Enhance **debugging and performance tuning** skills.
- **4** Engagement with Open-Source Tools
- **4.1** Work with **Makerchip, Spike, and RISC-V GCC**.
- **4.2** Develop expertise in **combinational and sequential logic**.
- **4.3** Contribute to **open-source processor development**.
- **5.1** Prepares for roles in **VLSI, embedded systems, and RISC-V startups**.
- **5.3** Gain an edge in **technical interviews and hardware competitions**.
## Curriculum
- **Master RISC-V & GNU Toolchain** ‚Äì Learn the fundamentals of **RISC-V ISA**, compiling, debugging, and executing programs.
- **Explore ABI & Verification** ‚Äì Understand **function calls, memory management, and essential verification techniques** for hardware design.
- **Design Digital Logic with TL-Verilog & Makerchip** ‚Äì Build and simulate **logic circuits interactively** using industry-leading tools.
- **Construct a Basic RISC-V CPU** ‚Äì Implement a **single-cycle microarchitecture**, covering registers, ALUs, and instruction execution.
- **Advance to a Pipelined RISC-V CPU** ‚Äì Optimize CPU performance by **handling hazards, control flow, and memory operations**.
- **Join this workshop and transform your passion for microprocessors into real-world skills!**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/RISC-V-based-MYTH-Image-1-1024x502.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/RISC-V-based-MYTH-Image-Lab-Jumps-1024x585.jpg)
## Workshop Daywise Content
## Module 1
## Introduction to RISC-V ISA and GNU compiler toolchain
- Introduction to RISC-V basic keywords
- Labwork for RISC-V software toolchain
- Integer number representation
- Signed and unsigned arithmetic operations
## Module 2
## Introduction to ABI and basic verification flow
- Application Binary interface (ABI)
- Lab work using ABI function calls
- Basic verification flow using iverilog
## Module 3
## Digital Logic with TL-Verilog and Makerchip
- Combinational logic in TL-Verilog using Makerchip
- Sequential and pipelined logic
- Validity
- Hierarchy
## Module 4
## Basic RISC-V CPU micro-architecture
- Microarchitecture and testbench for a simple RISC-V CPU
- Fetch, decode, and execute logic
- RISC-V control logic
## Module 5
## Complete Pipelined RISC-V CPU micro-architecture/store
- Pipelining the CPU
- Load and store instructions and memory
- Completing the RISC-V CPU
- Wrap-up and future opportunities
## Many people have been asking VSD for a workshop on how to do RTL coding ‚Äì Well, there you go.
## Tools
- **GNU Toolchain (GCC, GDB, Binutils)** ‚Äì Compile, debug, and analyze RISC-V assembly and C programs.
- **Spike RISC-V Simulator** ‚Äì Simulate and debug RISC-V programs in a virtual environment.
- **Makerchip & TL-Verilog** ‚Äì Design and simulate digital circuits interactively in the cloud.
- **Verilator** ‚Äì Perform high-speed simulation of hardware designs for verification.
- **GTKWave** ‚Äì Visualize and debug waveform outputs from simulations.
- **RISC-V RTL & Custom CPU Design Frameworks** ‚Äì Implement and test a basic and pipelined RISC-V processor.
## Lab Exercises
- **RISC-V assembly programming** ‚Äì Write and debug low-level code.
- **Instruction execution and simulation** ‚Äì Use Spike to analyze CPU behavior.
- **Pipeline implementation and hazard handling** ‚Äì Optimize CPU performance.
- **ALU and memory operations** ‚Äì Develop arithmetic logic and load/store instructions.
- **Microarchitecture validation** ‚Äì Test and verify a functional RISC-V core.
## Projects Covered in the Workshop
- **Design and Simulation of a RISC-V ALU** ‚Äì Implement and test arithmetic and logic operations.
- **Building a Pipelined RISC-V Processor** ‚Äì Develop a multi-stage pipeline with hazard handling.
- **Creating a Simple RISC-V Emulator** ‚Äì Execute and debug RISC-V instructions using Spike.
## Delivery Mode
- Virtual Coach platform with expert instructor guidance
- Cloud-based dedicated Virtual Machine to perform Design labs
- Intelligent Assessment Technology (IAT) and Project allocation
- 24 hours Lab access for 5 days and Instructor assistance on demand
- Simulate basic C program using RISC-V ISA simulator, debug using Spike - all on VSD-IAT platform
- Design own RISC-V core using TL-Verilog and verify using verilator - all on Makerchip IDE
## Instructor Profile
Meet Your Guides to the World of VLSI Design
Steve Hoover
Kunal Ghosh
Shrihari
Steve Hoover
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/Steve-hoover-273x300.jpg)
**Steve Hoover,**¬†founder of **Redwood EDA**, Steve is fostering an **open-source silicon** ecosystem through numerous technologies including the **WARP-V CPU core generator with support for RISC-V**. His main focus is design methodology and tools enabled by **Transaction-Level Verilog (TL-Verilog)**, available to all at makerchip.com. He is also the lead developer of the 1st CLaaS open-source framework for **cloud FPGAs**. Steve holds a **BS in electrical engineering** summa cum laude from Rensselaer Polytechnic Institute and an **MS in computer science** from the University of Illinois. He has designed numerous components for **high-performance server CPUs** and **network architectures** for DEC, Compaq, and Intel.
Kunal Ghosh
Shrihari
## FAQ
### Can I participate on my schedule in my timezone?
Yes, also you will be provided roughly 24x7 live support from mentors in various time zones over the duration of the workshop. We use Slack for live chat support and do also take up daily sync-up and one-to-one calls, as necessary.
### Can experienced system designers join for refreshing concepts?
We welcome interested participants from all stages of their career. Even if you have learned logic design and CPU microarchitecture in the past, this course offers a modern perspective. TL-Verilog is a new and emerging standard and is useful for industry and academia alike. Get involved in revolutionizing your design/teaching/learning process!
### I‚Äôm new to digital logic. Will I be able to complete the course?
This course teaches the basics of digital logic in the context of a modern design approach. So newcomers will learn something just as well as experienced designers. We have received positive feedback from learners ranging from 12 years of age to industry veterans, though we suggest this course for college age and above for folks on a technical path.
### Can I access content after Workshop is finished ?
The main tool used in the workshop is the Makerchip.com online IDE, which is public and always open for development of open-source designs.
### Do I need to install any software or tools to do labs?
No. Labs will be done on VSD-IAT cloud platform and Makerchip.com online IDE. You will be given access in your browser to a Linux Terminal, which has all necessary tools installed. Post workshop, we will provide scripts and templates to install or use the tools on your personal systems.
### How is TL-Verilog different from Verilog?
TL-Verilog (Transaction-Level Verilog) is a new and emerging standard supporting ‚Äútiming abstract‚Äù digital design, without which this course would not be possible. In addition to its powerful modeling constructs, it also eliminates legacy complexities of Verilog such as regs and wires, generate blocks, blocking vs. non blocking etc. It provides clean semantics that are easy to learn whether you already know Verilog or not. It integrates with existing commercial and open-source EDA tools by generating synthesizable (System)Verilog.
Learn more at https://www.redwoodeda.com/tl-verilog
## Registration Fees
[‚Çπ1800](https://rzp.io/rzp/vsdiatriscvmyth)
[~~$70~~ $25](https://rzp.io/rzp/vsdiatriscvmythusd)
- Next Cohort
4-13 August 2025
- **Duration**: 10 Days
- **Format**: Cloud based Virtual Training Workshop
00Days
00Hours
00Minutes
00Seconds
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/riscv-based-myth/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/riscv-based-myth/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/riscv-based-myth/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/riscv-based-myth/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/riscv-based-myth/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 38. RTL Design using Verilog with Sky130 Technology {#rtl-design-using-verilog-with-sky130-technology}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/)
**Word Count:** 1,523

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## Master RTL Design & Synthesis for VLSI Interview Labs
#### Crack for Level 1 Digital Design Technical¬†Rounds through labs
## (Duration - 10 Days)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/66c82983-84ce-4097-954e-acee89970ca6.webp)
## Overview
The semiconductor industry is undergoing a major shift towards open-source toolchains and PDKs like SKY130 for chip prototyping and tapeout.
This workshop empowers you to master Register Transfer Level (RTL) design, simulation, and synthesis using industry-aligned open-source tools.
- Over 10 days, you will:
- **Learn Verilog RTL** from scratch
- **Simulate designs** using iverilog and GTKWave
- **Perform logic synthesis** with Yosys
- **Understand how RTL gets mapped** to logic gates in real silicon
- **Gain exposure to ASIC design flows** using the SKY130 PDK
- Whether you're preparing for chip tapeout projects, embedded design internships, or VLSI industry roles, this workshop is the right launchpad to build a project-ready skillset using industry-trusted, open-access tools.
## Compelling reasons to join this workshop
- Learn RTL design from zero to synthesis
- Build real circuits using iverilog and view waveforms in GTKWave
- Understand Yosys synthesis flow mapped to SKY130 standard cells
- Gain industry-relevant project experience without needing expensive tools
- Learn ASIC concepts that power commercial chip development
- Ideal for VLSI interns, chip design enthusiasts, and final-year engineering students
## Curriculum
- This workshop blends theory, simulation, and synthesis, offering an end-to-end view of RTL design for custom silicon. Designed by industry professionals, the content gradually transitions from HDL coding to gate-level netlist generation.
## Modulewise Content
- **Module 1**: Intro to Verilog and HDL simulation with iverilog and GTKWave
- **Module 2**: RTL coding styles, module design, and simulation debugging
- **Module 3**: RTL design labs and testbenches for digital blocks
- **Module 4**: Introduction to Yosys and Synthesis Concepts
- **Module 5**: RTL to gate-level netlist using Yosys with SKY130 standard cells
## Course Highlights
- Complete simulation-to-synthesis workflow
- Open-source tools: iverilog, GTKWave, Yosys
- Real RTL projects using Verilog
- SKY130-based synthesis with standard cells
- Ideal for VLSI jobs and tapeout exposure
- Lifetime access to recorded sessions
## Skills You Will Gain
- RTL Design using Verilog
- Digital Design Simulation
- Testbench Development
- Logic Synthesis using Yosys
- RTL Debugging with GTKWave
- SKY130 PDK Awareness
## Tools You Will Use
- iverilog (for simulation)
- GTKWave (for waveform viewing)
- Yosys (for logic synthesis)
- SKY130 Standard Cell Libraries
- Linux terminal or open-source FPGA environments
## Delivery Mode
- **Format**: Online, instructor-led
- **Duration**: 10 days, 2‚Äì3 hours/day
- **Access**: Login at your convenient time, complete lectures and labs for the day and logout
- **Support**: Live Q&A + forum for lab assistance
## Lab Exercises
- Create and simulate Verilog-based digital modules
- Analyze timing and logic behavior using GTKWave
- Write testbenches for behavioral and gate-level models
- Perform RTL synthesis using Yosys mapped to SKY130
- Generate netlists and understand synthesis reports
## Possible Projects List
- 4-bit and 8-bit Ripple Carry Adder
- D-Latch and Flip-Flop Based Counters
- ALU Design and Testbench Validation
- RTL-to-Netlist Synthesis using SKY130 cells
- Custom control unit and logic decoder synthesis
## Pre-requisites
- Familiarity with digital logic (gates, mux, FFs)
- Interest in chip design or ASIC workflows
- Laptop with Linux or WSL + internet
- Optional: GitHub account for project sharing
## Eligibility
- Students in ECE, EE, Instrumentation
- Professionals in Digital/Embedded/VLSI domains
- Final-year project teams
- No prior Verilog experience required
## Instructor Profile
Kunal Ghosh
Shon Taware
Kunal Ghosh
![](https://vsdsquadron.vlsisystemdesign.com/wp-content/uploads/2024/01/KunalVSDSQ_300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of **VLSI System Design (VSD) Corp. Pvt. Ltd**., stands at the forefront of online **open-source EDA** and hardware design education, particularly in the realm of RISC-V.
With a portfolio of 50 top-tier VLSI online courses, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality **open-source Analog/Digital IPs**, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he specialized in VLSI & Nano-electronics, with a focus on **sub-100nm Electron Beam Lithography** Optimization techniques.
Shon Taware
## Frequently Asked Questions (FAQs)
### Do I need to know Verilog before joining?
No. This workshop begins from basic concepts and builds up to synthesis.
### Can I run labs without a SKY130 PDK installation?
Yes. You will use pre-configured cells and open-source tools that work in local or cloud environments.
### Will I get experience useful for real tapeouts?
Absolutely. You‚Äôll use industry-accepted synthesis tools (Yosys) and SKY130 libraries which are used in real chip tapeouts.
### Will I receive a certificate?
Yes. Participants who complete labs and attend all sessions will receive a completion certificate.
### What if I miss a session?
All sessions are recorded and available during the 10-days duration of the program
## VSD Participants Profile
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)
## Registration Fees
[~~‚Çπ7000~~ **‚Çπ1800**](https://rzp.io/rzp/vsdrtl2025)
**[~~$70~~ **$25**](https://rzp.io/rzp/vsdrtl2025USD)**
**- 5-14 September 2025**
**- Duration: 10 Days**
**Workshop intends to teach the verilog coding guidelines that results in predictable logic in Silicon**
****Next Cohort will start in****
**10Days**
**22Hours**
**52Minutes**
**14Seconds**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/66c82983-84ce-4097-954e-acee89970ca6.webp)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/66c82983-84ce-4097-954e-acee89970ca6.webp) Master RTL Design & Synthesis = ‚Çπ1800**
****+****
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSDSquadron_FPGA_Mini_Front-TBG-Landscape-e1739339456296.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSDSquadron_FPGA_Mini_Front-TBG-Landscape-e1739339456296.png) VSDSquadronFPGA Mini = ‚Çπ2599**
****Offer Price****
**[~~$62~~ **$55**](https://rzp.io/rzp/rtlfmbunldeUSD)**
**[~~‚Çπ4399~~ **‚Çπ3799**](https://rzp.io/rzp/rtlfmbundleINR)**
**## About VSD**
**VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.**
**Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.**
**At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.**
**We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.**
**## Media Coverage**
**VSD Team interview taken by DD News at SEMICON India 2024 - YouTube**
**[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)**
**VLSI System Design**
**[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)**
**VLSI System Design**
**Watch later**
**Share**
**Copy link**
**Info**
**Shopping**
**Tap to unmute**
**If playback doesn't begin shortly, try restarting your device.**
**More videos**
**## More videos**
**You're signed out**
**Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.**
**CancelConfirm**
**Share**
**Include playlist**
**An error occurred while retrieving sharing information. Please try again later.**
**[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)**
**0:00**
**0:00 / 1:03**
**‚Ä¢Live**
**‚Ä¢**
**## VSD Team interview taken by DD News at SEMICON India 2024**
**## RISC-V Roadshow on SHAKTI Ideology**
**![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/VSDSquadron-Video-Cover-1.jpg)**
**![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Media-2-cover.jpg)**
**VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**### [Innovation & Education Unite](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)**
**### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)**
**Job Roles, Convergence With Embedded Systems, and Startups**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)**
**### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)**
**VSD showcased at Semicon India 2023**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**VSDSquadron Educational board on Tamil News channel**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)**
**### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)**
**5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Vartha-loka-logo.png.webp)](https://varthaloka.com/22859%20)**
**### [Sahyadri College](https://varthaloka.com/22859%20)**
**Karnataka VLSI roadshow at Sahyadri College, Mangalore**
**## VSD Statistics**
**0**
**### Online Beginner Course**
**0**
**### RTL GDSII VSD-IAT Workshop**
**0**
**### VSD Community Based Silicon Tape Out**
**0**
**### Analog & Mixed Signal IPs**
**0**
**### VSDOpen Online Conference**
**0**
**### Unique Global students**
**0**
**### VSD Hackathon Participants**
**0**
**### VSDSquadron Educational and Dev Kit**
**## VSD - Supporters**
**[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)**
**[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)**
**[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)**
**[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)**
**[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)**
**[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)**
**[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)**
**[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)**
**[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)**
**[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)**
**[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)**
**[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)**
**[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)**
**[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)**
**[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)**
**[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)**
**[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)**
**[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)**
**[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)**
**[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)**
**[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)**
**[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)**
**[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)**
**[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)**
**[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)**
**[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)**
**[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)**
**[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)**
**[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)**
**[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)**
**[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)**
**#### Quick Link**
**- [Home](https://www.vlsisystemdesign.com/)**
**- [Products](https://www.vlsisystemdesign.com/vsd_products/)**
**- [Blogs](https://www.vlsisystemdesign.com/blogs/)**
**- [About Us](https://www.vlsisystemdesign.com/about-us/)**
**HTML**
**Stay Tuned to VSD Updates**
**![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)**
**- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)**
**- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)**
**- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)**
**[Back To Top](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/# "Back To Top")**
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 39. Real Time Implementation of BitNetMCU {#real-time-implementation-of-bitnetmcu}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
**Word Count:** 1,747

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/circuitdiagram-1024x724.png)
# Real Time Implementation of BitNetMCU
- This implementation has been forked and edited to support VSDSquadron Real Time implementation from¬†[BitNetMCU: High Accuracy Low-Bit Quantized Neural Networks on a low-end Microcontroller](https://github.com/cpldcpu/BitNetMCU)
**Due to Low flash space available on VSDSquadron Mini, we had to reduce number of layers in neural network as compared to demo implementation**
## Content
1. [Overview](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#Overview)
2. [Components Required](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#components)
3. [Project Flow](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#flow-of-the-project)
4. [Circuit Diagram](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#circuit-connection-for-bitnetmcu-real-time)
5. [BitNetMcu Implementation](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#bitnetmcu-implementation-1)
1. [Training Neural Network model](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#training-neural-network-model)
2. [Exporting Model weights to C file for using with VSD](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#exporting-model-weights-to-c-file-for-using-with-vsd)
3. [Testing Output prediction of model](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#testing-output-prediction-of-model)
4. [Generating dll file for inference](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#generating-dll-file-for-inference)
6. [Uploading BitNetMCU to VSDSquadron and realtime implementation](https://github.com/dhanvantibhavsar/RiscV/blob/main/BitNetMCU/VsdSquadron/readme.md)
1. [Overview](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#overview)
2. [ToolChain Installation](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#toolchain-installation)
3. [Demo implementation with test images stored on board while flashing](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#demo-implementation-with-test-images-stored-on-board-while-flashing)
      1. [Implementation](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#implementation)
      2. [Result](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#result)
4. [Real Time Implementation with USART communication with Arduino and OV7670 integration](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#real-time-implementation-with-usart-communication-with-arduino-and-ov7670-integration)
      1. [State Diagram](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#state-diagram)
      2. [Connection Diagram](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#connection-diagram)
      3. [Installation](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#installation)
      4. [Camera Capture and Testing](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#camera-capture-and-testing)
      5. [Image Capturing, Comperssion and sending over Uart](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#image-capturing-comperssion-and-sending-over-uart)
      6. [VSDImplementation](https://github.com/dhanvantibhavsar/RiscV/tree/main/BitNetMCU#vsdimplementation)
## Overview
This is a simple implementation of a low-bit quntized neural network on Risc-V microcontroller. The project is based on the Risc-V microcontroller and MNIST dataset.
## Risc-V
- Board- VSD Squadron Mini
- Processor used- CH32V003F4U6 chip with 32-bit RISC-V core based on RV32EC instruction set
- dataset used- MNIST
- Algorithm used- Low-bit quntized neural network
## Low-bit quantized neural network
Neural network quantization is a powerful technique for deploying deep learning models on resource-constrained devices.
By reducing the memory footprint and computational requirements of models, quantization enables efficient inference and improved privacy.
### Why Quantization?
Quntization is a easy way to compress the model. It can easily applied on existing model without loss of accuracy.
### Types of quantization-
1. Weight Quantization
The weights of the neural network are reduced to fewer bits precision, typically 8-bits or 16-bits.
2. Activation Quantization
The activations of the neural network are also represented using fewer bits, following a similar approach to weight quantization.
3. Post Training Quantization
In post training qunatization the weights and activations are quantized to lower precision bits without need of retraining the model.
4. Quantization Aware Training
The quantized model is trained to minimize the accuracy loss due to quantization. This involves adjusting the learning rate, batch size, and other hyperparameters to optimize the performance of the quantized model.
## MNIST dataset
The MNIST dataset is a collection of images of handwritten digits that is commonly used for training machine learning models.\
### Key Features-
- The dataset consists of 60,000 training images and 10,000 testing images.\
- Each image is a 28√ó28 grayscale image.\
- The images are normalized to fit into a 28√ó28 pixel bounding box and anti-aliased, introducing grayscale levels.
- MNIST is widely used for training and testing in the field of machine learning, especially for image classification tasks.
## Dataset Structure
### The MNIST dataset is split into two subsets:
- Training Set: This subset contains 60,000 images of handwritten digits used for training machine learning models.
- Testing Set: This subset consists of 10,000 images used for testing and benchmarking the trained models.
## Sample Image of the MNIST dataset
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/MNIST_dataset.png)
The example showcases the variety and complexity of the handwritten digits in the MNIST dataset, highlighting the importance of a diverse dataset for training robust image classification models.
## Components
### Components Required for BitNetMCU
- VSD Squadron Mini
- USB Cable
- Camera module(optional)
### Components Required for real time BitNetMCU
- VSD Squadron Mini
- USB Cable
- Camera module (arduino camera OV7670)
- jumper wires
- battery
- 7 segment display
- Breadboard
- push button
## Flow of the project
### BitNetMCU Implementation
- Configuration
- Model Training
- Exporting the quantized model
- Testing the C-model
- Deploying the model on the VSD Squadron Mini
- Testing demo accuracy on VSD Squadron Mini
### BitNetMCU real time Implementation
- Connecting the camera module to the VSD Squadron Mini
- Capturing images using the camera module
- Preprocessing the images
- Inferring detected digits using the model on the VSD Squadron Mini
- Displaying the output on the 7 segment display
## Circuit Connection for BitNetMCU
No hardware connections are required for BitNetMCU only we have to connect VSD squadron with computer using USB cable.
## Circuit Connection for BitNetMCU real time
The following connections are required for BitNetMCU real time implementation:
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/circuitdiagram-1024x724.png)
## BitNetMcu Implementation
### Step 1: Install all required Libraries
pip install -r requirements.txt
### Step 2: Setup Configuration
Edit¬†[trainingparameter.yaml](https://github.com/dhanvantibhavsar/RiscV/blob/main/BitNetMCU/trainingparameters.yaml)¬†file and update configuration settings as per following.
### Quantization Settings
- **QuantType:** `4bitsym`
  - Specifies the quantization method to be used. ‚Äò4bitsym‚Äô stands for symmetric 4-bit quantization, which reduces the precision of weights to 4 bits symmetrically around zero.
- **BPW:** `4`
  - Stands for Bits Per Weight, indicating that each weight in the model will be represented using 4 bits.
- **NormType:** `RMS`
  - Specifies the normalization technique. ‚ÄòRMS‚Äô (Root Mean Square) normalization is used to standardize the range of independent variables or features of data. Other options include ‚ÄòLin‚Äô for linear normalization and ‚ÄòBatchNorm‚Äô for batch normalization.
- **WScale:** `PerTensor`
  - Defines the scale application strategy. ‚ÄòPerTensor‚Äô means that scaling is applied to the entire tensor, whereas ‚ÄòPerOutput‚Äô would apply scaling to each output individually.
- **quantscale:** `0.25`
  - This parameter sets the scale of the standard deviation for each tensor relative to the maximum value, effectively controlling the spread of weight values after quantization.
### Learning Parameters
- **batch\_size:** `128`
  - Indicates the number of training examples utilized in one iteration. A batch size of 128 means that 128 samples are processed before the model‚Äôs internal parameters are updated.
- **num\_epochs:** `60`
  - Specifies the number of complete passes through the training dataset. Training will occur over 60 epochs.
- **scheduler:** `Cosine`
  - The learning rate scheduler type. ‚ÄòCosine‚Äô annealing gradually reduces the learning rate following a cosine curve. Alternative schedulers include ‚ÄòStepLR‚Äô, which reduces the learning rate at regular intervals.
- **learning\_rate:** `0.001`
  - The initial learning rate for the optimizer, determining the step size at each iteration while moving toward a minimum of the loss function.
- **lr\_decay:** `0.1`
  - Factor by which the learning rate is reduced. This is used with step-based learning rate schedulers like ‚ÄòStepLR‚Äô but is not applicable with the ‚ÄòCosine‚Äô scheduler.
- **step\_size:** `10`
  - Step size for learning rate decay in the ‚ÄòStepLR‚Äô scheduler, indicating the number of epochs between each decay step.
### Data Augmentation
- **augmentation:** `True`
  - A Boolean flag indicating whether data augmentation is to be applied. If True, data augmentation techniques will be used to artificially expand the dataset.
- **rotation1:** `10`
  - Specifies the degree of rotation for data augmentation. Images will be rotated up to 10 degrees in one direction.
- **rotation2:** `10`
  - Specifies the degree of rotation in the opposite direction, allowing rotations up to 10 degrees.
### Model Parameters
- **network\_width1:** `32`
  - Width of the first layer in the neural network, indicating that the first layer contains 32 units or neurons.
- **network\_width2:** `16`
  - Width of the second layer in the neural network, with 16 units or neurons.
- **network\_width3:** `16`
  - Width of the third layer in the neural network, with 16 units or neurons.
### Name
- **runtag:** `opt_`
  - A string prefix used for naming the run or experiment. This helps in identifying and organizing different experimental runs.
## Summary
This configuration script sets the parameters for a machine learning experiment involving 4-bit symmetric quantization with RMS normalization and per-tensor weight scaling. The model will be trained using a batch size of 128 over 60 epochs with a cosine annealing learning rate scheduler starting at 0.001. Data augmentation includes rotations up to 10 degrees. The neural network architecture consists of three layers, each with 64 units. The run is tagged with the prefix ‚Äúopt\_‚Äù to facilitate easy identification.
## Training Neural Network model
Execute training of model using training.py file
1. Install python (We used python version 3.12.3 for this demo)
2. cd into BitNetMCU folder
3. Create virtual envioronment using following command
python -m venv bitnetenv
4. Activate virtual envioronment using following command
./bitnetenv/Scripts/activate
5. Install required dependencies in virtual envioronment using following command
pip install -r requirements.txt
6. Start traing by executing following command
python training.py
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/training_start-1-1024x636.jpeg)![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/training_end-1024x563.jpeg)
- Once training ends trained model will be saved in modeldata folder
## Exporting Model weights to C file for using with VSD
- Export weights of model using exportquant.py file
use following command
python exportquant.py
- This will model weights in¬†**BitNetMCU\_model.h**¬†file
- We Tried changing multiple model parameters via¬†**trainingparameters.yaml**¬†file and saved to parameters as files with network sizes added
## Weight Distribution of generated weights of model
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/weight_distribution.jpeg)
## Weight Intensity of generated weights of model
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/weight_intensity.jpeg)
## Testing Output prediction of model
- Here we try to provide multiple 16√ó16 images as input to the model and test the generated predictions
1. using gcc compile¬†**BitNetMCU\_MNIST\_test.c**¬†file
gcc BitNetMCU_MNIST_test.c -o testoutput.o
2. Execute the compiled file
./testoutput.o
- You should be able to see the labels and predictions generated for the test images
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/test_output-1024x563.jpeg)
## Generating dll file for inference
1. install Make
2. run make command
make
## Uploading BitNetMCU to VSDSquadron and realtime implementation
[https://github.com/dhanvantibhavsar/RiscV/blob/main/BitNetMCU/VsdSquadron/readme.md](https://github.com/dhanvantibhavsar/RiscV/blob/main/BitNetMCU/VsdSquadron/readme.md)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
[PrevPrevious](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![eSim_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/eSim_Logo-274x300.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/eSim_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 40. Roadshow {#roadshow}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/roadshow/](https://www.vlsisystemdesign.com/roadshow/)
**Word Count:** 695

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VLSI and RISC-V Roadshow
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NzEyIiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3MzgzIiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3MzQyIiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3MzUwIiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NDA0IiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NDI0IiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NDU1IiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NDE1IiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NDQzIiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3MzMwIiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NDM1IiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NjU2IiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3MzE2IiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3NDYyIiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3MjcyIiwidG9nZ2xlIjpmYWxzZX0%3D)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/map-location.webp)](https://www.vlsisystemdesign.com/roadshow/#elementor-action%3Aaction%3Dpopup%3Aopen%26settings%3DeyJpZCI6IjQ3Mzk1IiwidG9nZ2xlIjpmYWxzZX0%3D)
VSD conducts RISC-V Roadshow across India to create awareness about RISC-V and its potential to develop skilled manpower for India‚Äôs growing chip design ecosystem.
## Overview
VSD is conducting RISC-V Roadshow across India to create awareness about RISC-V and its potential to develop skilled manpower for India‚Äôs growing chip design ecosystem. This program will introduce students to foundational chip design concepts and explore exciting career opportunities in this sector.
Participants will gain insights into various aspects of electronic design, from RTL coding to physical implementation, and learn how RISC-V connects embedded systems, firmware, and hardware. The roadshow will highlight the importance of a multidisciplinary approach in driving innovation and shaping careers in the rapidly evolving semiconductor industry.
## Roadshow outcomes
## Empowering RISC-V Hardware Design:
- The workshops will provide students with knowledge and skills in RISC- V technology and hardware design, enabling them to explore the field and build a strong foundation for future learning.
- The workshops will also create awareness about RISC-V technology, hardware design and EDA toolchain flow.
## Hands-on Experience:
- The workshops will provide hands-on learning experiences for students to build RISC-V based basic applications on the RISC-V development board, test their designs and debug them.
- Students will gain practical experience in designing, testing, and debugging RISC-V applications, which will help them develop their technical skills and creativity.
## Creating Demand:
- The workshops will create demand for low-cost RISC-V development boards, enabling students and enthusiasts to explore RISC-V technology on their own.
- The workshops will also create demand for RISC-V chips using production foundry and EDA toolchain flow, which can offer cost- effective and customizable solutions for various applications
## Roadshow details (4hrs)
## Part 1: From low power IoT Application to Verilog Code: Steps to build customized RISC-V core (1-hr)
- Understanding RISC-V architecture
- Understanding sample IoT application (water-level detector) and extracting custom RISC-V instructions
- Use online utility to dump out customized RISC-V ASIC Verilog code for a sample IOT application.
## Part 2: Converting RISC-V Verilog RTL to GDS using EDA Tools: A Beginner's Guide (2-hr)
- This stage covers the process of converting Verilog RTL to GDS using EDA tools on the cloud.
- Participants will learn how to simulate their RISC-V processor Verilog RTL code and use EDA tools for synthesis.
- EDA tools will be used for generating floorplan, placement, and routing, optimizing for area, power, and performance.
- Layout tool will be used to generate a GDS file for the design.
- The stage will be presented in a workshop format with hands-on experience for participants on the cloud
## Part 3: Step-by-Step Guide to Programming RISC-V Development Board (1-hr)
- 1\. Participants will learn to set up and program the RISC-V development board.
- 2\. Steps Covered:
a. Install VSCode and the PlatformIO extension.
b. Set up and flash a "blink" example program on the board.
c. Test the functionality of the program.
- 3\. The stage will be conducted in a hands-on workshop format, enabling participants to directly interact with the board
## Target Audience
- Students in Electronics and Computer Engg, Electrical Engg
- Professionals seeking to enter or transition within the field of VLSI and Semiconductor design
- Training Placement Officer in the Electronics and Semiconductor Industries
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/roadshow/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 41. Secure Saiyan {#secure-saiyan}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/secure-saiyan/](https://www.vlsisystemdesign.com/secure-saiyan/)
**Word Count:** 1,948

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Secure-Saiyan-Circuit-Connection-Diagram.png)
# Secure Saiyan
## Introduction
Introducing Secure Saiyan, our digital lock system. This innovative security solution allows users to input their unique passcode via the keypad, which is processed by the VSD Squadron Mini to verify entry authorization. Upon correct code entry, the VSD Squadron Mini activates the servo motor, rotating the door handle to unlock the door. This system ensures not only security but also offers ease of use, making it suitable for various settings.
## Overview
The Secure Saiyan provides a modern, secure method of entry, integrating technology to improve traditional locking mechanisms. The primary components include a 4√ó4 matrix keypad for user input, a VSD Squadron Mini for processing and verification, a servo motor to operate the door handle and an LCD screen to display the Status. When a user enters their passcode on the keypad, the VSD Squadron Mini validates the code against stored authorized code. If the passcode is correct, the VSD Squadron Mini triggers the servo motor to rotate the door handle, while the LCD displays UNLOCKED, thereby unlocking the door, else the LCD displays LOCKED, with the servo motor untriggered. This combination of electronic and mechanical elements ensures reliability and user-friendliness.
## Working
The ‚Äò\*‚Äô key works as an Enter Key. Whenever we press it, it considers the characters entered earlier as the password and sends it for authentication. if we enter the correct password, it Unlocks else it stays Locked. After unlocking, if you want to lock it again, press the RESET button on the microcontroller.
## Components required
- VSD Squadron Mini
- 4√ó4 Matrix Keypad
- Servo Motor
- LCD Display
- Breadboard
- Jumper Wires
## Circuit Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Secure-Saiyan-Circuit-Connection-Diagram.png)
## Pin Connections
### Matrix Keypad Connections
- Wire 8 -> PD7
- Wire 7 -> PD6
- Wire 6 -> PD5
- Wire 5 -> PD4
- Wire 4 -> PD3
- Wire 3 -> PD2
- Wire 2 -> PD1
### LCD Display with I2C Interface Connections:
- GND (1) -> VSD Squadron Mini GND
- VCC (2) -> VSD Squadron Mini 5V
- SDA (3) -> PC1 (SDA Pin)
- SCL (4) -> PC2 (SCL Pin)
### Servo Motor Connections:
- Servo 5V -> VSD Squadron Mini 5V
- Servo GND -> VSD Squadron Mini GND
- Servo Input -> PC4
## Working Code for the Project
#include <debug.h>
#include <ch32v00x.h>
#include <ch32v00x_gpio.h>
// Defining the SDA and SCL Pins for I2C Communication
#define SDA_PIN GPIO_Pin_1
#define SCL_PIN GPIO_Pin_2
// Defining the LCD_Address
#define LCD_Address 0x27
void lcd_send_cmd(unsigned char cmd);
void lcd_send_data(unsigned char data);
void lcd_send_str(unsigned char *str);
void lcd_init(void);
void delay_ms(unsigned int ms);
// Defining the Keypad Pins
#define R1 GPIO_Pin_0
#define R2 GPIO_Pin_7
#define R3 GPIO_Pin_2
#define R4 GPIO_Pin_3
#define C1 GPIO_Pin_4
#define C2 GPIO_Pin_5
#define C3 GPIO_Pin_6
#define C4 GPIO_Pin_7
// Initializing the servo pin
#define servo GPIO_Pin_4
char Data = '\0'; // This varibale essentially stores each charecter
char password[16] = ""; // Array to store the password (15 chars max + null terminator)
char correctpassword[16] = "2004\0"; // Array to store the correct password
int pos = 0; // Position index for password
unsigned char LockedMessage[16] = "Locked...\0";
// Function to produce a delay
void delay_ms(unsigned int ms) {
    for (unsigned int i = 0; i < ms; i++) {
        for (unsigned int j = 0; j < 8000; j++) {
            __NOP();
// Function to compare the passwords
int compareStrings(char str1[], char str2[]) {
    int i = 0;
    while (str1[i] != '\0' && str2[i] != '\0') {
        if (str1[i] != str2[i]) {
            return 0;
        i++;
    if(str1[i] != '\0' || str2[i] != '\0')
        return 0;
    else
        return 1;
// Function to clear the password array using a for loop
void clear_password(char pwd[], int length) {
    for (int i = 0; i < length; i++) {
        pwd[i] = '\0'; // Set each element to null character
// Function to initialize GPIO pins
void GPIO_INIT(void) {
    GPIO_InitTypeDef GPIO_InitStructure;
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOC, ENABLE);
    // Initialize rows (output pins)
    GPIO_InitStructure.GPIO_Pin = R1 | R3 | R4 | C1 | C2 | C3 | C4;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    // Using PC4 for row 2
    GPIO_InitStructure.GPIO_Pin = R2;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    // // Initialize columns (input pins)
    // GPIO_InitStructure.GPIO_Pin = C1 | C2 | C3 | C4;
    // GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    // GPIO_Init(GPIOD, &GPIO_InitStructure);
    // Initialize SDA and SCL pins for I2C
    GPIO_InitStructure.GPIO_Pin = SDA_PIN | SCL_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    // Initialize Servo Pin
    GPIO_InitStructure.GPIO_Pin = servo;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
// Function to write a byte of data to the I2C bus
void i2c_write(unsigned char dat) {
    for (unsigned char i = 0; i < 8; i++) {
        GPIO_WriteBit(GPIOC, SCL_PIN, Bit_RESET);
        if (dat & (0x80 >> i)) {
            GPIO_WriteBit(GPIOC, SDA_PIN, Bit_SET);
        } else {
            GPIO_WriteBit(GPIOC, SDA_PIN, Bit_RESET);
        GPIO_WriteBit(GPIOC, SCL_PIN, Bit_SET);
    GPIO_WriteBit(GPIOC, SCL_PIN, Bit_RESET);
// Function to start I2C communication
void i2c_start(void) {
    GPIO_WriteBit(GPIOC, SCL_PIN, Bit_SET);
    GPIO_WriteBit(GPIOC, SDA_PIN, Bit_SET);
    delay_ms(1);
    GPIO_WriteBit(GPIOC, SDA_PIN, Bit_RESET);
    delay_ms(1);
    GPIO_WriteBit(GPIOC, SCL_PIN, Bit_RESET);
// Function to stop I2C communication
void i2c_stop(void) {
    GPIO_WriteBit(GPIOC, SDA_PIN, Bit_RESET);
    GPIO_WriteBit(GPIOC, SCL_PIN, Bit_RESET);
    delay_ms(1);
    GPIO_WriteBit(GPIOC, SCL_PIN, Bit_SET);
    delay_ms(1);
    GPIO_WriteBit(GPIOC, SDA_PIN, Bit_SET);
// Function to wait for an acknowledgment bit
void i2c_ACK(void) {
    GPIO_WriteBit(GPIOC, SCL_PIN, Bit_RESET);
    GPIO_WriteBit(GPIOC, SDA_PIN, Bit_SET);
    GPIO_WriteBit(GPIOC, SCL_PIN, Bit_SET);
    while(GPIO_ReadInputDataBit(GPIOC, SDA_PIN));
    GPIO_WriteBit(GPIOC, SCL_PIN, Bit_RESET);
// Function to send a command to the LCD
void lcd_send_cmd(unsigned char cmd) {
    unsigned char cmd_l = (cmd << 4) & 0xf0;
    unsigned char cmd_u = cmd & 0xf0;
    i2c_start();
    i2c_write(LCD_Address << 1);
    i2c_ACK();
    i2c_write(cmd_u | 0x0C);
    i2c_ACK();
    i2c_write(cmd_u | 0x08);
    i2c_ACK();
    delay_ms(1);
    i2c_write(cmd_l | 0x0C);
    i2c_ACK();
    i2c_write(cmd_l | 0x08);
    i2c_ACK();
    delay_ms(1);
    i2c_stop();
// Function to send data to the LCD
void lcd_send_data(unsigned char data) {
    unsigned char data_l = (data << 4) & 0xf0;
    unsigned char data_u = data & 0xf0;
    i2c_start();
    i2c_write(LCD_Address << 1);
    i2c_ACK();
    i2c_write(data_u | 0x0D);
    i2c_ACK();
    i2c_write(data_u | 0x09);
    i2c_ACK();
    delay_ms(1);
    i2c_write(data_l | 0x0D);
    i2c_ACK();
    i2c_write(data_l | 0x09);
    i2c_ACK();
    delay_ms(1);
    i2c_stop();
// Function to send a string to the LCD
void lcd_send_str(unsigned char *str) {
    while (*str) {
        lcd_send_data(*str++);
// Function to initialize the LCD
void lcd_init(void) {
    lcd_send_cmd(0x02); // Return home
    lcd_send_cmd(0x28); // 4-bit mode, 2 lines, 5x7 dots
    lcd_send_cmd(0x0C); // Display On, cursor off
    lcd_send_cmd(0x06); // Increment cursor (shift cursor to right)
    lcd_send_cmd(0x01); // Clear display
    delay_ms(20); // Wait for the LCD to process the clear command
// Function to set pin mode dynamically
void set_pin_mode(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIOMode_TypeDef GPIO_Mode) {
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOx, &GPIO_InitStructure);
// Functions to find the row for each column
void row_finder1(void) {
    set_pin_mode(GPIOD, C1 | C2 | C3 | C4, GPIO_Mode_Out_PP);
    set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_Out_PP);
    set_pin_mode(GPIOC, R2, GPIO_Mode_Out_PP);
    // delay_ms(20);
    GPIO_SetBits(GPIOD, R1 | R3 | R4);
    GPIO_SetBits(GPIOC, R2);
    GPIO_ResetBits(GPIOD, C1 | C2 | C3 | C4);
    set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_IN_FLOATING);
    set_pin_mode(GPIOC, R2, GPIO_Mode_IN_FLOATING);
    // delay_ms(20);
    if (GPIO_ReadInputDataBit(GPIOD, R1) == Bit_RESET)
        Data = '1';
        lcd_send_data('1');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOC, R2) == Bit_RESET)
        Data = '4';
        lcd_send_data('4');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOD, R3) == Bit_RESET)
        Data = '7';
        lcd_send_data('7');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOD, R4) == Bit_RESET)
        Data = '*';
        delay_ms(2);
        int result = compareStrings(password, correctpassword);
        if (result == 1)
            unsigned char UnlockedMessage[16] = "Unlocked...\0";
            lcd_send_cmd(0x01); // clear display
            lcd_send_cmd(0x80); // Move the cursor to fist row first column
            lcd_send_str(UnlockedMessage);
            // Now we rotate the servo
            for(int i = 0 ; i < 100 ; i ++)
                GPIO_WriteBit(GPIOC, servo, Bit_SET);
                delay_ms(2.2); // 21 implies 180 degree rotation
                GPIO_WriteBit(GPIOC, servo, Bit_RESET);
                delay_ms(0.1);
            // return 0;
        else
            lcd_send_cmd(0x01); // clear display
            unsigned char Message[16] = "Wrong Password\0";
            clear_password(password, 16);
            pos = 0;
            lcd_send_str(Message);
            delay_ms(2000);
            lcd_send_cmd(0x01); // clear display
            lcd_send_cmd(0x80); // Move the cursor to fist row first column
            lcd_send_str(LockedMessage);
            delay_ms(2000);
            lcd_send_cmd(0xC0); // Move the cursor to second row first column
        return;
void row_finder2(void) {
    set_pin_mode(GPIOD, C1 | C2 | C3 | C4, GPIO_Mode_Out_PP);
    set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_Out_PP);
    set_pin_mode(GPIOC, R2, GPIO_Mode_Out_PP);
    // delay_ms(20);
    GPIO_SetBits(GPIOD, R1 | R3 | R4);
    GPIO_SetBits(GPIOC, R2);
    GPIO_ResetBits(GPIOD, C1 | C2 | C3 | C4);
    set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_IN_FLOATING);
    set_pin_mode(GPIOC, R2, GPIO_Mode_IN_FLOATING);
    // delay_ms(20);
    if (GPIO_ReadInputDataBit(GPIOD, R1) == Bit_RESET)
        Data = '2';
        lcd_send_data('2');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOC, R2) == Bit_RESET)
        Data = '5';
        lcd_send_data('5');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOD, R3) == Bit_RESET)
        Data = '8';
        lcd_send_data('8');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOD, R4) == Bit_RESET)
        Data = '0';
        lcd_send_data('0');
        delay_ms(2);
        return;
void row_finder3(void) {
    set_pin_mode(GPIOD, C1 | C2 | C3 | C4, GPIO_Mode_Out_PP);
    set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_Out_PP);
    set_pin_mode(GPIOC, R2, GPIO_Mode_Out_PP);
    // delay_ms(20);
    GPIO_SetBits(GPIOD, R1 | R3 | R4);
    GPIO_SetBits(GPIOC, R2);
    GPIO_ResetBits(GPIOD, C1 | C2 | C3 | C4);
    set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_IN_FLOATING);
    set_pin_mode(GPIOC, R2, GPIO_Mode_IN_FLOATING);
    // delay_ms(20);
    if (GPIO_ReadInputDataBit(GPIOD, R1) == Bit_RESET)
        Data = '3';
        lcd_send_data('3');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOC, R2) == Bit_RESET)
        Data = '6';
        lcd_send_data('6');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOD, R3) == Bit_RESET)
        Data = '9';
        lcd_send_data('9');
        delay_ms(2);
        return;
    if (GPIO_ReadInputDataBit(GPIOD, R4) == Bit_RESET)
        Data = '#';
        lcd_send_data('#');
        delay_ms(2);
        return;
void row_finder4(void) {
    set_pin_mode(GPIOD, C1 | C2 | C3 | C4, GPIO_Mode_Out_PP);
    set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_Out_PP);
    set_pin_mode(GPIOC, R2, GPIO_Mode_Out_PP);
    // delay_ms(20);
    GPIO_SetBits(GPIOD, R1 | R3 | R4);
    GPIO_SetBits(GPIOC, R2);
    GPIO_ResetBits(GPIOD, C1 | C2 | C3 | C4);
    set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_IN_FLOATING);
    set_pin_mode(GPIOC, R2, GPIO_Mode_IN_FLOATING);
    // delay_ms(20);
    if (GPIO_ReadInputDataBit(GPIOD, R1) == Bit_RESET)
        lcd_send_data('A');
    if (GPIO_ReadInputDataBit(GPIOC, R2) == Bit_RESET)
        lcd_send_data('B');
    if (GPIO_ReadInputDataBit(GPIOD, R3) == Bit_RESET)
        lcd_send_data('C');
    if (GPIO_ReadInputDataBit(GPIOD, R4) == Bit_RESET)
        lcd_send_data('D');
int main(void) {
    GPIO_INIT(); // Initialize the GPIO pins
    delay_ms(20);
     // Initialize the Servo Motor
    for(int i = 0 ; i < 100 ; i ++)
        GPIO_WriteBit(GPIOC, servo, Bit_SET);
        delay_ms(1); // 7 implies 0 degree rotation
        GPIO_WriteBit(GPIOC, servo, Bit_RESET);
        delay_ms(0.019);
    // Initialize the LCD Display
    lcd_init();
    delay_ms(20);
    lcd_send_cmd(0x80); // Move the cursor to first row first column
    delay_ms(20);
    unsigned char WelcomeMessage[16] = "Secure Sayan\0";
    lcd_send_str(WelcomeMessage);
    delay_ms(2000);
    lcd_send_cmd(0x01); // clear display
    delay_ms(20);
    lcd_send_cmd(0x80); // Move the cursor to first row first column
    delay_ms(20);
    lcd_send_str(LockedMessage);
    delay_ms(2000);
    lcd_send_cmd(0xC0); // Move the cursor to second row first column
    delay_ms(20);
    while (1)
        set_pin_mode(GPIOD, C1 | C2 | C3 | C4, GPIO_Mode_Out_PP);
        set_pin_mode(GPIOD, R1 | R3 | R4, GPIO_Mode_Out_PP);
        set_pin_mode(GPIOC, R2, GPIO_Mode_Out_PP);
        // delay_ms(20);
        GPIO_SetBits(GPIOD, C1 | C2 | C3 | C4);
        // delay_ms(20);
        GPIO_ResetBits(GPIOD, R1 | R3 | R4);
        GPIO_ResetBits(GPIOC, R2);
        // delay_ms(20);
        set_pin_mode(GPIOD, C1 | C2 | C3 | C4, GPIO_Mode_IN_FLOATING);
        if (GPIO_ReadInputDataBit(GPIOD, C1) == Bit_RESET)
            row_finder1();
        else if (GPIO_ReadInputDataBit(GPIOD, C2) == Bit_RESET)
            row_finder2();
        else if (GPIO_ReadInputDataBit(GPIOD, C3) == Bit_RESET)
            row_finder3();
        else if (GPIO_ReadInputDataBit(GPIOD, C4) == Bit_RESET)
            row_finder4();
        delay_ms(500);
        if (Data != '*' && Data != '\0')
            password[pos] = Data;
            pos = pos + 1;
            password[pos] = '\0';
            Data = '\0';
## Demo Video
[https://github.com/TeoZakeru/VSD\_SquadronMini\_Internship/tree/test/Digital\_Lock](https://github.com/TeoZakeru/VSD_SquadronMini_Internship/tree/test/Digital_Lock)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
[PrevPrevious](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
[NextNext](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/secure-saiyan/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 42. Sfal {#sfal}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/sfal/](https://www.vlsisystemdesign.com/sfal/)
**Word Count:** 1,810

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/SFAL_Logo.png)
## Advanced Certification Program
## SoC Design and Implementation
Joint program by SFAL and VSD
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/VSD_SFAL_KDEM-1024x576.png)
## Overview
The 12-week SoC Design and Implementation course starts with 6 weeks covering semiconductor design basics like floorplanning, placement, CTS, routing, optimization, and verification. Students learn everything from chip size estimation to signal integrity fixes. Following this, they choose a specialization topic, allowing for targeted learning in a specific area of interest under expert guidance.
The course then shifts to a 4-week, in-depth exploration of industry-grade concepts, led by professionals and culminating in a design project that mirrors real-world challenges. The final 2 weeks focus on professional skills, including Github documentation and internship selection, equipping students for the semiconductor industry.
This blend of foundational learning, specialization, and practical application, guided by industry experts, prepares participants for successful careers in SoC design and implementation, balancing theoretical knowledge with hands-on experience.
## This program is your gateway to:
- Mastering the complete SoC design process, from floorplanning to physical verification.
- Personalizing your learning journey by selecting a topic for specialization.
- Gaining insights from industry experts through an in-depth, real-world design project.
- Enhancing your professional portfolio with Github documentation skills.
- Securing potential internship opportunities in the semiconductor industry.
## Seize this unparalleled opportunity to transform your passion into expertise!
## **8** compelling reasons to join this workshop
- Collaborative Excellence
- Program by SFAL, Synopsys, and VSD.
- Unique blend of academic and industry insights.
- Customized Learning Journey
- Tailored topics for in-depth specialization.
- Direct mentorship from field experts.
- Access to Industry Leaders
- Interactive sessions with seasoned professionals.
- Networking with industry pioneers.
- Hands-On Project Experience
- Tackle real-world challenges through a design project.
- Build a comprehensive portfolio piece.
- Gateway to Professional Growth
- Acquire skills in high demand across the semiconductor sector.
- Step into the professional world with potential internships.
- Jointly Offered Program
- Collaboration between SFAL, Synopsys, and VSD.
- Harnessing collective expertise and resources.
- Career Opportunities
- Industry recognitionfor participants who have experience in chip tapeout.
- Understand how Time-to-market is crucial in this field.
- Opportunity to work directly on advanced analog, mixed-signal and RISC-V projects.
- Cloud-Based Flexibility
- Self-paced learning
- Simple login to week's lectures and labs.
- 24/7 Slack channel with over 150 teaching assistants
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/A-Devipriya-Certificate-sfal-1024x724.png)
## Curriculum
- **Floorplanning**: Core and die size, I/O placement, power planning, block placement
- **Placement**: Initial techniques, optimization cycles, timing-driven adjustments
- **Clock Tree Synthesis (CTS)**: Clock regions, skew minimization, implementation
- **Routing**: Global and detail strategies, via insertion
- **Post-Placement Optimization**: Buffer insertion, gate sizing, logic repositioning
- **Post-Route Optimization & Physical Verification**: Timing closure, power optimization, signal integrity, DRC, LVS checks
- **Specialization** Topic Selection
- In-depth Project by **Industry Experts**
## Join us for this transformative journey and turn your fascinationinto tangible skills in the ever-evolving world of IC design!
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/sfal-flyer.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/SFAL_VSD_SNPS_SOCImplementationProgram.pdf)
## Tools - Synopsys
- **Design Compiler**: For high-quality synthesis of HDLs into gate-level representations.
- **IC Compiler** : A comprehensive place and route solution ensuring optimal chip layout.
- **PrimeTime**: For sign-off quality timing analysis, ensuring your design meets its timing requirements.
- **StarRC**: The industry standard for parasitic extraction, vital for accurate post-layout simulation and analysis.
- **HSPICE**: The gold standard for accurate circuit simulation, crucial for design verification.
- **Custom Compiler**: Tailored for designing custom integrated circuits with precision and efficiency.
- **IC Validator**: An essential tool for physical verification, performing DRC (Design Rule Checking) and LVS (Layout vs. Schematic) checks to ensure the design meets all manufacturing specifications.
## Projects
- RISC-V based mixed-signal SoC with PLL and 10-bit DAC
- VSDBabySoC, SoC including PLL, DAC, and a RISCV-based processor named RVMYTH
[![1](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/1.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/1.png)
[![2](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/2.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/2.png)
[![3](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/3.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/3.png)
## VSD Participants Profile
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/VSD-Participant-1024x817.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/VSD-Participant.png)
## Delivery Mode
We‚Äôve tailored every aspect of the program to ensure an effective and enjoyable learning journey:
- Easy-to-access labs, available through a virtual box image
- Insightful Lectures on an Innovative LMSPlatform
- Round-the-Clock Q&A Support on Slack
- Daily Check-in Calls for Direct Interaction
## Eligibility
Fresher or recently graduated or experienced professionals looking to brush fundamentals.
Atleast BE/BTech/ME/MTech or equivalent.
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Instructor Profile
Meet Your Guides to the World of VLSI Design
Kunal Ghosh
Kunal Ghosh
![](https://vsdsquadron.vlsisystemdesign.com/wp-content/uploads/2024/01/KunalVSDSQ_300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of **VLSI System Design (VSD) Corp. Pvt. Ltd.**, stands at the forefront of online open-source EDA and hardware design education, particularly in the realm of RISC-V.
With a portfolio of **50 top-tier VLSI online courses**, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality open-source Analog/Digital IPs, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he specialized in VLSI & Nano-electronics, with a focus on sub-100nm Electron Beam Lithography Optimization techniques.
## FAQ
### What's the cost to register?
### Can I participate according to my schedule?
Absolutely! The program is hosted on the cloud platform, offering flexibility to log in at your convenience. The platform is accessible 24 hours a day during the two weeks duration of the program.
### Can experienced system designers join to refresh their knowledge?
This program is primarily designed for newcomers to the field of VLSI. However, experienced professionals interested in sharing their expertise with students are more than welcome to join.
### Will I have access to the program content after it ends?
Yes, you will receive lifetime access to all lab files. However, access to the videos and the platform will end with the program.
### Do I need to install any software for the labs?
No, all labs will be conducted on the cloud platform using a Linux Terminal with all necessary tools pre-installed. Post-program, we will provide scripts for you to install these tools on your own computer for further practice and revision.
### How are the labs distributed for this program?
Labs will be shared via a virtual box image. You'll receive detailed instructions on accessing and using this image a day before the program starts.
### What platform is used for the lectures?
Lectures will be delivered through the LMS platform. This platform allows you to access course materials and interact with the content at your own pace.
### Is there support available during the program?
Yes, our instructors and Teaching Assistants are available 24/7 on Slack throughout the 12 Weeksprogram to answer questions, provide clarifications, and help.
### Is there a specific time for addressing urgent issues?
Indeed, there's a daily one-hour sync-up call during the program. This is a valuable time for discussing any immediate issues, challenges, and for receiving direct guidance from instructors and TAs.
### Is the program flexible for asynchronous participation?
Yes, the program is hosted on a cloud-based platform, allowing you to access materials and complete tasks at your convenience, ensuring flexibility in your learning schedule.
## Registration Fee
[75000](https://rzp.io/rzp/vsdsfal25usd)
\+ 18% GST
[1100](https://rzp.io/rzp/vsdsfal2025)
- 3 Months
00Days
00Hours
00Minutes
00Seconds
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/sfal/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/sfal/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/sfal/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/sfal/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/sfal/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 43. Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon Awaits You! {#shape-tomorrows-technology-today-elcia-hackathon-awaits-you}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
**Word Count:** 203

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/ELCIA-Hackathon1-768x1024.jpg)
# Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon Awaits You!
- [The Power of an Intense VLSI Program by SFAL/VSD](https://www.vlsisystemdesign.com/the-power-of-an-intense-vlsi-program-by-sfal-vsd/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Smart Dustbin using VSDSquadron Mini](https://www.vlsisystemdesign.com/smart-dustbin-using-vsdsquadron-mini/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Automatic Light System](https://www.vlsisystemdesign.com/automatic-light-system/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
[PrevPrevious](https://www.vlsisystemdesign.com/led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm/)
[NextNext](https://www.vlsisystemdesign.com/lifi-lock/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 44. Smart Door using IR sensor and servo motor {#smart-door-using-ir-sensor-and-servo-motor}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/smart-door-using-ir-sensor-and-servo-motor/](https://www.vlsisystemdesign.com/smart-door-using-ir-sensor-and-servo-motor/)
**Word Count:** 1,565

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Project-1.png)
# Smart Door using IR sensor and servo motor
## **Overview**
The Smart Door project presents an innovative integration of infrared (IR) sensing technology with the CH32V003 RISC-V processor to create an automated door system. This system operates by detecting the presence of objects within its range using an IR sensor, which then sends signals to the CH32V003 RISC-V processor. Upon receiving these signals, the processor activates a servo motor to rotate and subsequently open or close the door, providing seamless and efficient access control. By combining these technologies, the project aims to offer users a convenient, secure, and automated solution for door operation, eliminating the need for manual intervention.
## **Components Required to build Smart Door:**
- CH32V003X
- IR sensor
- Servo Motors (SG90)
- Power Supply
- Bread Board
- Jumper Wires
The CH32V003 RISC-V processor, employed in the smart door project, operates at voltages between 1.8V to 3.6V, featuring GPIO pins for interfacing with external devices and supporting communication protocols like SPI, I2C, and UART. The IR sensor utilized in the system typically operates at 3.3V or 5V, detecting infrared radiation emitted or reflected by objects within its range and converting it into electrical signals. The servo motor, integral to the project, operates within a voltage range of 4.8V to 6V and responds to PWM signals for position control, drawing current proportional to load and torque requirements. These electrical properties ensure compatibility and effective integration of components, facilitating the automated operation of the smart door system.
## **Circuit Connection for Smart Door**
In the Smart Door project, the IR sensor is connected to the CH32V003 RISC-V processor as follows: The output pin of the IR sensor, which provides digital signals indicating object detection, is connected to the D3 pin of the CH32V003 processor. Additionally, the VCC (power) pin of the IR sensor is connected to the appropriate voltage supply pin (VCC) on the CH32V003, while the GND (ground) pin of the sensor is connected to the ground pin (GND) of the processor. This setup ensures that the CH32V003 can receive and process signals from the IR sensor, enabling it to detect objects in the vicinity.
Furthermore, the servo motor is connected to the CH32V003 processor as follows: The control pin (usually marked as PWM) of the servo motor, which receives PWM signals to control its position, is connected to the D2 pin of the CH32V003 processor. Additionally, the VCC pin of the servo motor is connected to the appropriate voltage supply pin (VCC) on the processor, while the GND pin of the motor is connected to the ground pin (GND) of the processor. This setup allows the CH32V003 processor to send PWM signals to the servo motor via the D2 pin, thereby controlling its rotation and enabling the automated opening and closing of the door.
## **Pinout Diagram for Smart Door**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Pinout-Smart-Door.png)
## **Table for Pin connection:**
| Servo Motor (SG90) | CH32V003x |
| --- | --- |
| VCC (Red Wire) | VIN |
| PWM (Yellow Wire) | D2 |
| GND (Brown Wire) | GND |
| IR sensor | CH32V003x |
| --- | --- |
| VCC | VIN |
| OUT | D2 |
| GND | GND |
## **How to Program**
These lines include header files, such as ‚Äúch32v00x.h‚Äù, providing access to CH32V00x-specific functions and definitions. Additionally, ‚Äúdebug.h‚Äù likely includes debugging-related functionalities for debugging and monitoring the code execution.
#include <ch32v00x.h>
#include <debug.h>
/* PWM Output Mode Definition */
#define PWM_MODE1 0
#define PWM_MODE2 1
/* PWM Output Mode Selection */
//#define PWM_MODE PWM_MODE1
#define PWM_MODE PWM_MODE2
This function initializes the PWM output on TIM1 peripheral, configuring GPIO pin D2 for alternate function push-pull output. It sets up the timer base with given period and pre-scaler values, and initializes the PWM output mode based on the selected PWM mode (PWM\_MODE1 or PWM\_MODE2). Finally, it enables PWM output, configures pulse width with the provided value, and enables the TIM1 peripheral for PWM output.
void GPIO_Config(void)
GPIO_InitTypeDef GPIO_InitStructure = {0};
void TIM1_PWMOut_Init(u16 arr, u16 psc, u16 ccp)
GPIO_InitTypeDef GPIO_InitStructure={0};
TIM_OCInitTypeDef TIM_OCInitStructure={0};
TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure={0};
RCC_APB2PeriphClockCmd( RCC_APB2Periph_GPIOD, ENABLE ); GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
GPIO_Init( GPIOD, &GPIO_InitStructure );
RCC_APB2PeriphClockCmd( RCC_APB2Periph_TIM1, ENABLE ); TIM_TimeBaseInitStructure.TIM_Period = arr; TIM_TimeBaseInitStructure.TIM_Prescaler = psc; TIM_TimeBaseInitStructure.TIM_ClockDivision = TIM_CKD_DIV1; TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up; TIM_TimeBaseInit( TIM1, &TIM_TimeBaseInitStructure);
#if (PWM_MODE == PWM_MODE1)
TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
#elif (PWM_MODE == PWM_MODE2)
TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
#endif
TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
TIM_OCInitStructure.TIM_Pulse = ccp;
TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
TIM_OC1Init( TIM1, &TIM_OCInitStructure );
TIM_CtrlPWMOutputs(TIM1, ENABLE );
TIM_OC1PreloadConfig( TIM1, TIM_OCPreload_Disable );
TIM_ARRPreloadConfig( TIM1, ENABLE );
TIM_Cmd( TIM1, ENABLE );
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
GPIO_Init(GPIOD, &GPIO_InitStructure);
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init(GPIOD, &GPIO_InitStructure);
This function configures GPIO pins on Port D of the microcontroller. It enables the clock for Port D, initializes pin D3 as an input with pull-up resistor enabled, and configures pin D6 as an output with push-pull configuration and a speed of 50MHz.
void GPIO_Config(void)
GPIO_InitTypeDef GPIO_InitStructure = {0};
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
GPIO_Init(GPIOD, &GPIO_InitStructure);
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init(GPIOD, &GPIO_InitStructure);
This is the main function of the program. It initializes necessary components, such as the system clock, delays, and GPIO configurations. Then, it enters a continuous loop where it reads the status of input pin D3. If the input is low (indicating an object detected by the IR sensor), it blinks an LED connected to pin D6 and initializes a PWM output on TIM1 with a duty cycle of 95%. If the input is high (no object detected), it turns off the LED and initializes the PWM output with a duty cycle of 10%. The loop repeats with a delay of 100 milliseconds between iterations.
int main(void)
 uint8_t GPIOInputStatus = 0;
 NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 SystemCoreClockUpdate();
 Delay_Init(); GPIO_Config();
 while(1)
  GPIOInputStatus = GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_3);
  if(GPIOInputStatus == 0)
    GPIO_WriteBit(GPIOD, GPIO_Pin_6, SET);
    // blink led TIM1_PWMOut_Init( 100, 480-1, 95);
    //10% dutycycle pwm out
   else
    GPIO_WriteBit(GPIOD, GPIO_Pin_6, RESET);
    TIM1_PWMOut_Init( 100, 480-1, 10);
    //95% dutyclycle pwm out
  Delay_Ms(100);
void NMI_Handler(void) {}
void HardFault_Handler(void)
    while (1)
## **Smart Door ‚Äì Working**
In the Smart Door project, the IR sensor continuously monitors for the presence of an object. When the sensor detects an object, it sends a signal to the CH32V003 microcontroller. Upon receiving this signal, the microcontroller commands the
servo motor, which is likely attached to the door, to open the door. Conversely, when no object is detected by the IR sensor, indicating that the area is clear, the microcontroller commands the servo motor to return the door to its closed position. This automated process ensures that the door opens only when an object is detected and closes when the area is clear, providing convenience and security in accessing the space.
## **Code**
#include <ch32v00x.h>
#include <debug.h>
/* PWM Output Mode Definition */
#define PWM_MODE1 0
#define PWM_MODE2 1
/* PWM Output Mode Selection */
//#define PWM_MODE PWM_MODE1
#define PWM_MODE PWM_MODE2
// Configuration for Timer 1 void TIM1_PWMOut_Init(u16 arr, u16 psc, u16 ccp)
GPIO_InitTypeDef GPIO_InitStructure={0};
TIM_OCInitTypeDef TIM_OCInitStructure={0};
TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure={0};
RCC_APB2PeriphClockCmd( RCC_APB2Periph_GPIOD, ENABLE );
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; //alternate mode
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
GPIO_Init( GPIOD, &GPIO_InitStructure );
RCC_APB2PeriphClockCmd( RCC_APB2Periph_TIM1, ENABLE );
TIM_TimeBaseInitStructure.TIM_Period = arr;
TIM_TimeBaseInitStructure.TIM_Prescaler = psc;
TIM_TimeBaseInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
TIM_TimeBaseInit( TIM1, &TIM_TimeBaseInitStructure);
#if (PWM_MODE == PWM_MODE1) TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
#elif (PWM_MODE == PWM_MODE2) TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
#endif TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
TIM_OCInitStructure.TIM_Pulse = ccp;
TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
TIM_OC1Init( TIM1, &TIM_OCInitStructure );
TIM_CtrlPWMOutputs(TIM1, ENABLE );
TIM_OC1PreloadConfig( TIM1, TIM_OCPreload_Disable );
TIM_ARRPreloadConfig( TIM1, ENABLE );
TIM_Cmd( TIM1, ENABLE );
void GPIO_Config(void)
GPIO_InitTypeDef GPIO_InitStructure = {0};
//structure variable used for the GPIO configuration
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE); // to Enable the clock for Port D
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3; // Defines which Pin to configure
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // Defines Output Type
GPIO_Init(GPIOD, &GPIO_InitStructure);
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6; // Defines which Pin to configure
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Defines Output Type
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; // Defines speed
GPIO_Init(GPIOD, &GPIO_InitStructure);
int main(void)
uint8_t GPIOInputStatus = 0;
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
SystemCoreClockUpdate();
Delay_Init();
GPIO_Config();
 while(1)
  GPIOInputStatus = GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_3);
  if(GPIOInputStatus == 0)
  GPIO_WriteBit(GPIOD, GPIO_Pin_6, SET);
  // blink led TIM1_PWMOut_Init( 100, 480-1, 10);
 //10% dutycycle pwm out
 else
 GPIO_WriteBit(GPIOD, GPIO_Pin_6, RESET);
 TIM1_PWMOut_Init( 100, 480-1, 95);  //95% dutyclycle pwm out
 Delay_Ms(100);
void NMI_Handler(void)
void HardFault_Handler(void)
   while (1)
## **Application Video**
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
[PrevPrevious](https://www.vlsisystemdesign.com/nasscom-positions-vsd-at-the-forefront-of-vlsi-skilling-initiatives-in-india/)
[NextNext](https://www.vlsisystemdesign.com/implementing-moisture-sensor-using-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/smart-door-using-ir-sensor-and-servo-motor/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 45. Smart Dustbin using VSDSquadron Mini {#smart-dustbin-using-vsdsquadron-mini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/smart-dustbin-using-vsdsquadron-mini/](https://www.vlsisystemdesign.com/smart-dustbin-using-vsdsquadron-mini/)
**Word Count:** 1,076

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Project-9-circuit.png)
# Smart Dustbin using VSDSquadron Mini
## **Introduction**
Trash bins, whether termed dustbins, garbage receptacles, or trash cans, serve as essential containers for temporarily housing waste in a variety of settings, including households, workplaces, public spaces, and outdoor areas. They fulfill a vital role in waste management, particularly in regions where littering is prohibited, serving as the primary means for disposing of small waste items. Traditionally, waste segregation practices often involve the use of separate bins for wet and dry waste, as well as for recyclable and non-recyclable materials, contributing to efficient waste management and recycling efforts.
## **Overview**
The Smart Dustbin project showcased here introduces an innovative solution utilizing a VSD Squadron Mini Development Board, an Ultrasonic Sensor, and a Servo Motor. Its core functionality lies in its ability to autonomously open the lid of the dustbin upon detecting the presence of a human hand. Central to the project is the principle of object detection. Here, an Ultrasonic Sensor is strategically placed atop the dustbin‚Äôs lid. When the sensor detects an object, such as a human hand, it triggers the VSD Squadron Mini to activate the Servo Motor, thereby initiating the lid-opening mechanism. This technology-driven approach offers a hands-free and user-friendly solution for waste disposal, potentially enhancing hygiene and sanitation practices across various settings. Its implementation holds promise for streamlining waste management processes and fostering a cleaner and more sustainable environment.
## **Components Required**
- VSD Squadron Mini development board with CH32V003F4U6 chip with 32-bit RISC-V core based on RV32EC instruction set
- HC-SR04 Ultrasonic Sensor
- 500 RPM Gear Motor
- L298N Motor Driver Module
- External Power Supply
- Bread Board
- Jumper Wires
## **Software Required**
- MounRiver Studio
  - To download the studio [Click Here](http://www.mounriver.com/download)
## **Table for Pin connection**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/9th-table.png)
## **Circuit Connection Diagram**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/Project-9-circuit.png)
## **Design of the Project**
The trigger and echo pins of the Ultrasonic sensor are connected to PD3 and PD2 pins of the VSD Squadron Mini respectively. The VCC and GND pins are connected to the 5V and GND pins of the development board.
As a gear motor is used in this project, an external supply is needed to power it. Additionally, to control the motor actuations, a L298N motor driver module is used. The motor is connected to the OUT1 and OUT2 of the motor driver module. Furthermore, the input stimuli is given through the VSD Squadron Mini for which the IN1 and IN2 ports are connected to PD4 and PD6 of the development board (NOTE: PD6 is connected to the on board LED. Hence, this port is intentionally chosen to work as a debug LED).
Finally, the motor setup is powered by an external power supply of 6V which is connected to the 12V (port supporting up to 12V) and GND ports of the motor driver module. Completing the connection, the motor driver module and the VSD Squadron mini are connected to the common GND.
## **Working Code**
//Including Libraries
#include "debug.h"
//Function to configure GPIO Pins
void GPIO_Toggle_INIT(void)
    GPIO_InitTypeDef GPIO_InitStructure = {0};   ////Structure variable used for the GPIO configuration
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);  ////To Enable the clock for Port D
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_4 | GPIO_Pin_3; //// Defining Pins to configure
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;  ///// Setting Pin mode as Output type
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;  ////Defining GPIO Speed   -----NOTE: There are three options: GPIO_Speed_10MHz, GPIO_Speed_2MHz, GPIO_Speed_50MHz
    GPIO_Init(GPIOD, &GPIO_InitStructure);    ////Instantiating the GPIO pins with the structure variable
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;  //// Instantiation of Pins
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;  ///// Setting Pin mode as Input type
    GPIO_Init(GPIOD, &GPIO_InitStructure);    ////Instantiating the GPIO pins with the structure variable
//Main Function
int main(void)
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
    SystemCoreClockUpdate(); //// Configure MCU Clock HSI
    Delay_Init();    ////Dealy for allowing clock to Stabilize
//USART initialization
#if (SDI_PRINT == SDI_PR_OPEN)
    SDI_Printf_Enable();
#else
    USART_Printf_Init(115200);
#endif
    printf("SystemClk:%d\r\n", SystemCoreClock);
    printf( "ChipID:%08x\r\n", DBGMCU_GetCHIPID() );
    //Calling Function to Configure GPIO Pins
    GPIO_Toggle_INIT();
    while(1)
        u8 i = 0, j = 0, k = 0;  //// Declaring local Variables
        GPIO_WriteBit(GPIOD, GPIO_Pin_3, SET);  //// Setting Trigger Pin to send pulses
        Delay_Ms(10);      ///// Pulse Width
        k = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_2); //// Reading pulse captured by echo pin
        if (k  == 0){
            Delay_Ms(1000);   //// Delay to Synchronise with the Clock
            //Defining condition for Motor Spin Direction
            GPIO_WriteBit(GPIOD, GPIO_Pin_6, (i == 0) ? (i = Bit_SET) : (i = Bit_RESET));
            GPIO_WriteBit(GPIOD, GPIO_Pin_4, (j == 0) ? (j = Bit_RESET) : (j = Bit_SET));
            Delay_Ms(1300);
            //Defining condition to stop Motor
            GPIO_WriteBit(GPIOD, GPIO_Pin_6, (i == 0) ? (i = Bit_SET) : (i = Bit_RESET));
            GPIO_WriteBit(GPIOD, GPIO_Pin_4, (j == 0) ? (j = Bit_RESET) : (j = Bit_SET));
            Delay_Ms(5000);
            //Defining condition for Motor Spin Direction
            GPIO_WriteBit(GPIOD, GPIO_Pin_4, (i == 0) ? (i = Bit_SET) : (i = Bit_RESET));
            GPIO_WriteBit(GPIOD, GPIO_Pin_6, (j == 0) ? (j = Bit_RESET) : (j = Bit_SET));
            Delay_Ms(1300);
            //Defining condition to stop Motor
            GPIO_WriteBit(GPIOD, GPIO_Pin_6, (i == 0) ? (i = Bit_SET) : (i = Bit_RESET));
            GPIO_WriteBit(GPIOD, GPIO_Pin_4, (j == 0) ? (j = Bit_RESET) : (j = Bit_SET));
            Delay_Ms(4000);
        //Conditions to disable motor actuation
        if (k != 0){
            Delay_Ms(1000); //// Delay to Synchronise with the Clock
            //Defining condition to stop Motor
            GPIO_WriteBit(GPIOD, GPIO_Pin_4, (i == 0) ? (i = Bit_SET) : (i = Bit_RESET));
            GPIO_WriteBit(GPIOD, GPIO_Pin_6, (j == 0) ? (j = Bit_SET) : (j = Bit_RESET));
            Delay_Ms(4000);
        //Resetting Trigger Pin
        GPIO_WriteBit(GPIOD, GPIO_Pin_3, RESET);
        Delay_Ms(5);
## **Demo Video and Project Details**
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
[PrevPrevious](https://www.vlsisystemdesign.com/over-the-airota-programmer-for-vsdsquadron-mini-board-using-nodemcu-1-0-esp-12e/)
[NextNext](https://www.vlsisystemdesign.com/implementing-full-adder-using-vsdsquadron-mini/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/smart-dustbin-using-vsdsquadron-mini/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 46. Smart Plant Care using the VSD_Squadron-MINI-BOARD {#smart-plant-care-using-the-vsdsquadron-mini-board}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
**Word Count:** 1,744

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Smart-Plant-Care-using-the-VSD_Squadron-MINI-BOARD-Circuit-Connection-Diagram-1024x795.png)
# Smart Plant Care using the VSD\_Squadron-MINI-BOARD
## Introduction
The ‚ÄúSmart Plant Care‚Äù project is an innovative IoT solution aimed at optimizing plant growth by monitoring essential environmental parameters. By leveraging advanced sensors and microcontrollers, our system measures the moisture content of the soil, temperature, and humidity. This information is crucial for maintaining optimal plant health and growth. The project addresses the increasing need for efficient plant care in both residential and agricultural settings, ensuring that plants receive the right amount of water at the right time.
## Overview
The Smart Plant Care system operates through a network of interconnected components that work together to provide real-time monitoring and automated watering solutions. The user can remotely monitor the plant‚Äôs environment and adjust the soil moisture threshold via a WiFi-connected interface. When the soil moisture level falls below the set threshold, the system automatically activates a water pump to deliver the necessary amount of water to the plant. This process helps in conserving water and ensuring that the plant remains healthy.
### User Flow
1. **Data Collection**: Sensors measure soil moisture levels, temperature, and humidity.
2. **Data Transmission**: The CH32V003F4U6 microcontroller collects data from the sensors and sends it to the ESP-01S ESP8266 WiFi Module.
3. **Remote Monitoring**: The ESP8266 transmits the data over WiFi, allowing the user to monitor real-time conditions through a web interface.
4. **Threshold Setting**: Users can set and adjust the soil moisture threshold via the web interface.
5. **Automated Watering**: When soil moisture falls below the threshold, the system activates the water pump to irrigate the plant.
### How It Works
1. **Sensor Data Acquisition**:
   - The soil moisture sensor checks the soil‚Äôs moisture level.
   - The DHT11 sensor measures ambient temperature and humidity.
2. **Data Processing**:
   - The CH32V003F4U6 microcontroller processes the sensor data and determines if the soil moisture is below the user-defined threshold.
   - It also monitors temperature and humidity data.
3. **Data Transmission**:
   - Processed data is sent to the ESP-01S ESP8266 WiFi module, which transmits it to the user‚Äôs web interface for real-time monitoring.
4. **Automated Response**:
   - If the soil moisture is below the threshold, the microcontroller activates the water pump through a switch to irrigate the plant.
5. **User Interaction**:
   - The user can monitor real-time data, set moisture thresholds, and control the watering system remotely via the web interface.
## Components Required
- **CH32V003F4U6 Microcontroller**: Acts as the central processing unit, managing sensor data and system operations.
- **ESP-01S ESP8266 WiFi Module**: Facilitates wireless communication, allowing remote data monitoring and control.
- **Soil Moisture Sensor Module**: Detects the moisture content in the soil.
- **DHT11 Humidity and Temperature Sensor**: Measures ambient temperature and humidity.
- **Water Pump**: Provides irrigation to the plant when needed.
- **Relay Module**: Helps to control high-power pump with low-power signals.
- **Switch**: Manages the on/off states of the water pump.
* * *
This project aims to create a reliable and efficient system for plant care, suitable for both residential and agricultural use. By leveraging IoT technology, Smart Plant Care ensures plants receive the optimal amount of water and thrive in their environment.
## Circuit Connection Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Smart-Plant-Care-using-the-VSD_Squadron-MINI-BOARD-Circuit-Connection-Diagram-1024x795.png)
### Table For Pin Configuration
For Soil Moisture senosor
| Soil Moisture sensor | VSDsquadron |
| --- | --- |
| VCC | 3.3V |
| GND | GND |
| SIG | PA2 |
For Relay module
| Relay | VSDsquadron | external battery | Motor |
| --- | --- | --- | --- |
| VCC | 3.3V | ‚Äì | ‚Äì |
| GND | GND | ‚Äì | ‚Äì |
| IN | PC0 | ‚Äì | ‚Äì |
| common contact | ‚Äì | 9V | ‚Äì |
| Normally Closed | ‚Äì | ‚Äì | ‚Äì |
| Normally Open | ‚Äì | ‚Äì | VCC |
For ESP 01S 8266 wifi module
| ESP 8266 | VSDsquadron |
| --- | --- |
| VCC | 3.3V |
| CH\_EN | 3.3V |
| GND | GND |
| U0RXD | TX(PD5) |
| U0TXD | RX(PD6) |
## Working Code
**Code for VSD squadron mini for getting the moisture content of the soil and communicating with the wifi module**
#include <ch32v00x.h>
#include <debug.h>
/* Macros for ADC Pin and Port */
#define ANALOG1_PIN     GPIO_Pin_4
#define ANALOG1_PORT    GPIOD
#define MOTOR_PIN     GPIO_Pin_2
//#define MOTOR_PORT   GPIOD
/* Global Variables */
volatile uint8_t adcFlag = 0;
#define LED_PIN GPIO_Pin_3 // Assuming the LED is connected to GPIO pin 3 (D3 on port D)
/* Function Prototypes */
void NMI_Handler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void HardFault_Handler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void ADC1_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void Delay_Init(void);
void Delay_Ms(uint32_t n);
void ADCConfig(void);
void USARTx_CFG(void);
void USART_SendString(char* str);
void ADCConfig(void) {
    ADC_InitTypeDef ADC_InitStructure = {0};
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    NVIC_InitTypeDef NVIC_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
    RCC_ADCCLKConfig(RCC_PCLK2_Div8);
    GPIO_InitStructure.GPIO_Pin = ANALOG1_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(ANALOG1_PORT, &GPIO_InitStructure);
    ADC_DeInit(ADC1);
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigInjecConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 1;
    ADC_Init(ADC1, &ADC_InitStructure);
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
    ADC_InjectedChannelConfig(ADC1, ADC_Channel_7, 1, ADC_SampleTime_241Cycles);  // Increased sample time for stability
    ADC_ExternalTrigInjectedConvCmd(ADC1, DISABLE);
    NVIC_InitStructure.NVIC_IRQChannel = ADC_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
    ADC_Calibration_Vol(ADC1, ADC_CALVOL_50PERCENT);
    ADC_ITConfig(ADC1, ADC_IT_JEOC, ENABLE);
    ADC_Cmd(ADC1, ENABLE);
    ADC_ResetCalibration(ADC1);
    while (ADC_GetResetCalibrationStatus(ADC1));
    ADC_StartCalibration(ADC1);
    while (ADC_GetCalibrationStatus(ADC1));
void USARTx_CFG(void) {
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    USART_InitTypeDef USART_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_USART1, ENABLE);
    /* USART1 TX-->D.5   RX-->D.6 */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    USART_InitStructure.USART_BaudRate = 115200;
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
    USART_Init(USART1, &USART_InitStructure);
    USART_Cmd(USART1, ENABLE);
void USART_SendString(char* str) {
    while (*str) {
        USART_SendData(USART1, *str++);
        while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET) {
            /* waiting for sending finish */
void ADC1_IRQHandler() {
    if (ADC_GetITStatus(ADC1, ADC_IT_JEOC) == SET) {
        adcFlag = 1;
        ADC_ClearITPendingBit(ADC1, ADC_IT_JEOC);
void LED_Config(void) {
    GPIO_InitTypeDef GPIO_InitStructure;
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    GPIO_InitStructure.GPIO_Pin = LED_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Output push-pull
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    GPIO_InitStructure.GPIO_Pin = MOTOR_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Output push-pull
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
int main(void) {
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
    SystemCoreClockUpdate();
    Delay_Init();
    USART_Printf_Init(115200);
    Delay_Ms(100); // give serial monitor time to open
    USARTx_CFG();
    ADCConfig();
    LED_Config();
    int accumulatedValue   = 0;
    while (1) {
        ADC_SoftwareStartInjectedConvCmd(ADC1, ENABLE);
        uint16_t adcAverage = 0;
        if (adcFlag == 1) {
            static uint32_t adcAccumulated = 0;
            static uint8_t sampleCount = 0;
            const uint8_t maxSamples = 100;
            while(sampleCount <= maxSamples)
                uint16_t adcReading = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1);
                // Optional: Apply averaging filter to stabilize the readings
                // Adjust number of samples for averaging
                adcAccumulated += adcReading;
                sampleCount++;
            if (sampleCount >= maxSamples) {
                adcAverage = adcAccumulated / maxSamples;
                adcAccumulated = 0;
                sampleCount = 0;
                printf("%d\n", adcAverage);
            adcFlag = 0;
            accumulatedValue   = 0;
            int i = 0;
            while(1)
                while (USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET) {
                char receivedChar = USART_ReceiveData(USART1);
                if (receivedChar !='a' ) {
                    accumulatedValue = accumulatedValue * 10 + (receivedChar - '0');
                } else {
                    break;
                i++;
            if (accumulatedValue > adcAverage) {   // less water
                GPIO_SetBits(GPIOD, LED_PIN); // Turn on LED
                GPIO_SetBits(GPIOD, MOTOR_PIN);
            } else {
                GPIO_ResetBits(GPIOD, LED_PIN); // Turn off LED  // water ok
                GPIO_ResetBits(GPIOD, MOTOR_PIN);
            Delay_Ms(10);
void NMI_Handler(void) {}
void HardFault_Handler(void) {
    while (1) {
**Code for ESP01-8266 wifi module for coummunation between the VSD squadron mini and the backend server**
#include <ESP8266WiFi.h>
#include <ESP8266HTTPClient.h>
#include <ArduinoJson.h>
const char* ssid = "Redmi";
const char* password = "kafil1234";
const char* serverUrlPost = "http://13.234.21.117:8000/api/receive/"; // URL for POST requests
const char* serverUrlGet = "http://13.234.21.117:8000/api/send/"; // URL for GET requests
WiFiClient wifiClient;
HTTPClient http;
unsigned long lastSendTime = 0;
const unsigned long sendInterval = 1000;  // 5 seconds
unsigned long lastGetTime = 0;
const unsigned long getInterval = 1000;   // 5 seconds
void setup() {
  Serial.begin(115200); // Initialize serial communication at 115200 baud rate
  delay(1000); // Small delay to stabilize the Serial connection
  WiFi.begin(ssid, password);
  while (WiFi.status() != WL_CONNECTED) {
    delay(500);
void loop() {
  // Check if there's data available from the Arduino
  if (Serial.available() > 0) {
    String sensorData = Serial.readStringUntil('\n');
    sensorData.trim();
    while (millis() - lastSendTime < sendInterval) {
      delay(10); // small delay to avoid blocking other tasks
    if (millis() - lastSendTime >= sendInterval) {
      if (WiFi.status() == WL_CONNECTED) {
        http.begin(wifiClient, serverUrlPost);
        http.addHeader("Content-Type", "application/json");
        // Create the JSON payload with the received string
        String postData = "{\"sensor_data\": \"" + sensorData + "\"}";
        int httpResponseCode = http.POST(postData);
        if (httpResponseCode > 0) {
          // Successfully sent
        } else {
          // Error on sending POST
        http.end();
      } else {
        WiFi.begin(ssid, password);
        while (WiFi.status() != WL_CONNECTED) {
          delay(500);
      lastSendTime = millis();
  // Periodically send a GET request to the server to check for new data
  if (millis() - lastGetTime >= getInterval) {
    if (WiFi.status() == WL_CONNECTED) {
      http.begin(wifiClient, serverUrlGet);
      int httpResponseCode = http.GET();
      if (httpResponseCode > 0) {
        String response = http.getString();
        StaticJsonDocument<200> doc;
        DeserializationError error = deserializeJson(doc, response);
        if (!error) {
          if (doc.containsKey("value")) {
            int value = doc["value"];
            String output = String(value) + "a";
            Serial.print(output);
            //delay(10);
      http.end();
    } else {
      WiFi.begin(ssid, password);
      while (WiFi.status() != WL_CONNECTED) {
        delay(500);
    lastGetTime = millis();
## Demo Video
## Conclusion
The Smart Plant Care project integrates advanced IoT technology to provide an efficient and automated plant care system. By ensuring that plants receive the optimal amount of water based on real-time environmental data, this system enhances plant health and growth while conserving resources. With remote monitoring and control capabilities, users can manage their plants effortlessly, making Smart Plant Care a valuable tool for both hobbyists and professional growers.
[https://github.com/1kushagra2/Newbees](https://github.com/1kushagra2/Newbees)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
[PrevPrevious](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
[NextNext](https://www.vlsisystemdesign.com/secure-saiyan/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 47. TCL Workshop: From Introduction to Advanced Scripting Techniques in Design and Synthesis {#tcl-workshop-from-introduction-to-advanced-scripting-techniques-in-design-and-synthesis}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/tclworkshop/](https://www.vlsisystemdesign.com/tclworkshop/)
**Word Count:** 1,711

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## Tool Command Language (TCL) Workshop
## Mastering TCL & Linux for Semiconductor Interview Success
## (Duration - 10 Days)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/tcl_banner1.png.webp)
## Overview
A Hands-On Workshop to Tackle Scripting based Questions in Synthesis, Physical design and STA roles. This transformative 10-day workshop equips participants with **advanced TCL scripting skills for automating digital design flows**. The journey begins with TCL fundamentals and extends into complex topics such as constraints parsing, memory module synthesis with Yosys, and quality of results (QOR) analysis. The program is **tailored for professionals and students requiring industry-grade lab certification from VSD**.
## Course Highlights
- **Script-driven approach to design automation**
- **Includes industry-grade certificate by VSD**
- **Focus on SDC constraint handling and optimization**
- **Yosys-based synthesis of RTL designs**
## Skills You Will Gain
- **TCL scripting fundamentals and advanced procedures**
- **Constraint file generation (CSV, SDC to OpenTimer)**
- **Yosys flow integration and RTL synthesis**
- **Hierarchical design checking and error scripts**
- **QOR metrics analysis (WNS, FEP)**
## Compelling Reasons to Join This Workshop
- **Hands-on lab-based workshop with TCL scripting for design and synthesis**.
- **Build scripts to process CSV and SDC constraints automatically**.
- **Gain practical experience with Yosys for memory module synthesis**.
- **Create QOR reports with metrics like WNS, FEP, and instance counts**.
- **Receive industry-grade certificates to strengthen your job profile**.
## Curriculum
- **Introduction to TCL and VSDSYNTH Toolbox usage**
- **Variable creation and CSV/SDC constraint processing**
- **Clock and input constraint scripting**
- **Complete synthesis scripts and Yosys integration**
- **QOR report generation and output formatting**
## Modulewise Content
- **Module 1**:
**Introduction to TCL and VSDSYNTH Toolbox usage**
- TCL task and sub-task fundamentals
- VSDSYNTH Toolbox scenarios and help flow
- Handling user input and CSV formats
- **Module 2**:
**Variable creation and CSV/SDC constraint processing**
- Creating variables using matrix and array methods
- Checking for design file existence
- Complex CSV row/column processing
- **Module 3**:
**Clock and input constraint scripting**
- Writing clock constraints with periods and duty cycles
- Parsing input ports to classify bits vs. bussed signals
- Regular expression-based input port extraction
- **Module 4**:
**Complete synthesis scripts and Yosys integration**
- Full TCL script generation and Yosys tool introduction
- Memory module RTL to gate-level synthesis using Yosys
- Hierarchy checks and error handling with TCL
- **Module 5**:
**QOR report generation and output formatting**
- Using 'procs' for runtime, delay, and QOR extraction
- Converting SDC constraints to OpenTimer format
- Bit-blasting bussed constraints and QOR automation
## Tools You Will Use
- **TCL Development Suite**
- **Yosys**
- **OpenTimer**
- **Custom VSD Libraries**
## Delivery Mode
- You can login at your own convenient time, complete lectures and labs for the day and logout
- Cloud-based virtual lab access for 10 days
- 24-hour lab access and project allocation with Intelligent Assessment Technology (IAT)
## Lab Exercises
- Write full synthesis scripts using TCL
- Generate constraints from input CSV/SDC files
- Run memory synthesis using Yosys
- Convert SDC constraints to OpenTimer format
- Generate QOR metrics for synthesized designs
## Possible Projects List
- Auto-generation of design SDC files using TCL
- Yosys-based memory block synthesis and QOR reporting
- Script to parse and bit-blast bussed signals
- Automated report generation tool using TCL
## Pre-requisites
- Basic digital design knowledge, exposure to Verilog, familiarity with Linux CLI.
## Eligibility
- Open to students, faculty, and professionals in VLSI design or related domains.
## Instructor Profile
Kunal Ghosh
Kunal Ghosh
![](https://vsdsquadron.vlsisystemdesign.com/wp-content/uploads/2024/01/KunalVSDSQ_300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of **VLSI System Design (VSD) Corp. Pvt. Ltd**., stands at the forefront of online **open-source EDA** and hardware design education, particularly in the realm of RISC-V.
With a portfolio of 50 top-tier VLSI online courses, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality **open-source Analog/Digital IPs**, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he specialized in VLSI & Nano-electronics, with a focus on **sub-100nm Electron Beam Lithography** Optimization techniques.
## Frequently Asked Questions (FAQs)
### Is prior scripting experience required to join this workshop?
No. This workshop starts from the basics of TCL scripting and progressively builds up to advanced topics, making it suitable even for beginners.
### Will I receive a certificate upon completion?
Yes. Participants who successfully complete the workshop and lab exercises will receive an industry-grade certificate from VLSI System Design (VSD).
### Do I need to install any tools beforehand?
No installation is required. All tools (TCL suite, Yosys, OpenTimer) will be pre-configured on a cloud-based virtual lab that you'll access remotely.
### Is this workshop useful for job or internship applications?
Yes. The skills covered‚Äîlike automated synthesis, constraint parsing, and QOR analysis‚Äîare directly applicable in industry roles, and the VSD certificate adds value to your resume.
### Can I access the lab environment outside of class hours?
Yes. You will have 24x7 access to the virtual lab environment during the 10-day workshop.
### Will there be hands-on practice during the workshop?
Absolutely. Each day includes guided labs and real-world design scripting tasks, including CSV/SDC parsing, synthesis with Yosys, and QOR generation.
### Who should attend this workshop?
The workshop is ideal for VLSI students, faculty, and working professionals who want to automate digital design flows using TCL.
### What are the system requirements for attending the workshop?
A stable internet connection is all you need. Since tools run on the cloud, there‚Äôs no need for local setup.
### What project will I be working on?
You will build scripts to automate constraint generation, memory synthesis using Yosys, and generate QOR reports using custom TCL scripts.
### Who are the instructors and what is their experience?
The lead instructor is Kunal Ghosh, co-founder of VSD, with extensive experience in open-source VLSI education and tools like Yosys, OpenROAD, and qflow.
## VSD Participants Profile
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)
## Registration Fee
Cloud based Workshop
[~~‚Çπ7000~~ **‚Çπ1800**](https://rzp.io/rzp/vsdtclworkshop)
**[~~$70~~ **$25**](https://rzp.io/rzp/vsdtcl25USD)**
**- 1-10 September 2025**
**- Duration: 10 Days**
**This will be the first-ever workshop where you will not only write TCL scripts for synthesis and timing, but also learn to leverage AI tools to debug, correct, and optimize your scripts in real time ‚Äî making your design automation workflow smarter and faster.**
**06Days**
**22Hours**
**45Minutes**
**07Seconds**
**## About VSD**
**VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.**
**Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.**
**At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.**
**We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.**
**## Media Coverage**
**VSD Team interview taken by DD News at SEMICON India 2024 - YouTube**
**[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)**
**VLSI System Design**
**[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)**
**VLSI System Design**
**Watch later**
**Share**
**Copy link**
**Info**
**Shopping**
**Tap to unmute**
**If playback doesn't begin shortly, try restarting your device.**
**More videos**
**## More videos**
**You're signed out**
**Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.**
**CancelConfirm**
**Share**
**Include playlist**
**An error occurred while retrieving sharing information. Please try again later.**
**[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)**
**0:00**
**0:00 / 1:03**
**‚Ä¢Live**
**‚Ä¢**
**## VSD Team interview taken by DD News at SEMICON India 2024**
**## RISC-V Roadshow on SHAKTI Ideology**
**![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/VSDSquadron-Video-Cover-1.jpg)**
**![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Media-2-cover.jpg)**
**VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/tclworkshop/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**### [Innovation & Education Unite](https://www.vlsisystemdesign.com/tclworkshop/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)**
**### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)**
**Job Roles, Convergence With Embedded Systems, and Startups**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)**
**### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)**
**VSD showcased at Semicon India 2023**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/tclworkshop/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/tclworkshop/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**VSDSquadron Educational board on Tamil News channel**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)**
**### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)**
**5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Vartha-loka-logo.png.webp)](https://varthaloka.com/22859%20)**
**### [Sahyadri College](https://varthaloka.com/22859%20)**
**Karnataka VLSI roadshow at Sahyadri College, Mangalore**
**## VSD Statistics**
**0**
**### Online Beginner Course**
**0**
**### RTL GDSII VSD-IAT Workshop**
**0**
**### VSD Community Based Silicon Tape Out**
**0**
**### Analog & Mixed Signal IPs**
**0**
**### VSDOpen Online Conference**
**0**
**### Unique Global students**
**0**
**### VSD Hackathon Participants**
**0**
**### VSDSquadron Educational and Dev Kit**
**## VSD - Supporters**
**[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)**
**[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)**
**[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)**
**[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)**
**[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)**
**[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)**
**[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)**
**[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)**
**[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)**
**[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)**
**[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)**
**[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)**
**[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)**
**[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)**
**[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)**
**[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)**
**[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)**
**[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)**
**[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)**
**[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)**
**[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)**
**[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)**
**[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)**
**[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)**
**[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)**
**[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)**
**[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)**
**[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)**
**[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)**
**[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)**
**[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)**
**#### Quick Link**
**- [Home](https://www.vlsisystemdesign.com/)**
**- [Products](https://www.vlsisystemdesign.com/vsd_products/)**
**- [Blogs](https://www.vlsisystemdesign.com/blogs/)**
**- [About Us](https://www.vlsisystemdesign.com/about-us/)**
**HTML**
**Stay Tuned to VSD Updates**
**![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)**
**- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)**
**- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)**
**- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)**
**[Back To Top](https://www.vlsisystemdesign.com/tclworkshop/# "Back To Top")**
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 48. Terms and Conditions {#terms-and-conditions}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/terms-and-conditions/](https://www.vlsisystemdesign.com/terms-and-conditions/)
**Word Count:** 130

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## Terms and Conditions
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/terms-and-conditions/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 49. The Future of Chip Design: The Next Generation is Already Ahead {#the-future-of-chip-design-the-next-generation-is-already-ahead}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
**Word Count:** 192

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/08/ojaswi.jpeg)
# The Future of Chip Design: The Next Generation is Already Ahead
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
[PrevPrevious](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
[NextNext](https://www.vlsisystemdesign.com/vsd-iesa/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 50. The Power of an Intense VLSI Program by SFAL/VSD {#the-power-of-an-intense-vlsi-program-by-sfalvsd}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/the-power-of-an-intense-vlsi-program-by-sfal-vsd/](https://www.vlsisystemdesign.com/the-power-of-an-intense-vlsi-program-by-sfal-vsd/)
**Word Count:** 202

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/SFALprogram.jpg)
# The Power of an Intense VLSI Program by SFAL/VSD
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
[PrevPrevious](https://www.vlsisystemdesign.com/platformio-i2c-proof-of-concept-poc-for-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/home-automation-using-arduino-iot-cloud/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/the-power-of-an-intense-vlsi-program-by-sfal-vsd/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 51. VSD (Initial phase) {#vsd-initial-phase}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/inception-content-vsd/](https://www.vlsisystemdesign.com/inception-content-vsd/)
**Word Count:** 1,566

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
# **Introduction To Industrial Physical Design Flow**
VLSI Physical Design Flow is an algorithm with several objectives. Some of them include minimum area, wire length and power optimization. It also involves preparing timing constraints and making sure, that netlist generated after physical design flow meets those constraints.
Following section will help you to understand the very basic and beginning steps for chip design. It is exactly the way it happens in leading VLSI chip design industries.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/Week_1_1_1.jpg)The very first step in chip design is [floorplanning](https://www.vlsisystemdesign.com/floorplanning/), in which the width and height of the chip, basically the area of the chip, is defined. A chip consists of two parts, ‚Äòcore‚Äô and ‚Äòdie‚Äô.
![die](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/die.jpg)
A ‚Äòcore‚Äô is the section of the chip where the fundamental [logic](https://www.vlsisystemdesign.com/combinational-logic/) of the design is placed. A die, which consists of core, is small semiconductor material specimen on which the fundamental circuit is fabricated. IC‚Äôs are fabricated on a single 9 inch or 12 inch diameter silicon wafer, which contains hundreds of mirror images of the fundamental [logic](https://www.vlsisystemdesign.com/combinational-logic/ ""). This wafer is then cut into small pieces, each piece has similar functionality of the fundamental [logic](https://www.vlsisystemdesign.com/combinational-logic/ ""). This is called ‚Äòdie‚Äô
![Week_1_2_1](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/Week_1_2_1.jpg)
During placement and routing, most of the placement tools, place/move [logic](https://www.vlsisystemdesign.com/combinational-logic/ "") cells based on [floorplan](https://www.vlsisystemdesign.com/floorplanning/) specifications. Some of the important or critical cell‚Äôs locations has to be pre-defined before actual placement and routing stages. The critical cells are mostly the cells related to clocks, viz. clock buffers, clock mux, etc. and also few other cells such as RAM‚Äôs, ROM,s etc. Since, these cells are placed in to core before placement and routing stage, they are called ‚Äòpreplaced cells‚Äô. The above diagram describes the same.
![Week_1_3_1](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/Week_1_3_1.jpg)
Once the critical cells are placed on the chip, it becomes necessary to surround the critical cells by [decoupling capacitors](https://www.vlsisystemdesign.com/decoupling-capacitors/ ""). The placement of de-coupling capacitors surrounding the pre-placed cells improves the reliability and efficiency of the chip.
![Week_1_4_1](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/Week_1_4_1.jpg)
Usually, while drawing any circuit on paper, we have only one ‚Äòvdd‚Äô at the top and one ‚Äòvss‚Äô at the bottom. But on a chip, it becomes necessary to have a grid structure of power, with more than one ‚Äòvdd‚Äô and ‚Äòvss‚Äô. The concept of power grid structure would be uploaded soon. It is actually the [scaling trend](https://www.vlsisystemdesign.com/interconnect-scaling-trends/) that drives chip designers for power grid structure.
![Week_1_5_1](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/Week_1_5_1.jpg)
During [floorplan](https://www.vlsisystemdesign.com/floorplanning/), we define the width and height of both, core and die. The space between core and die is reserved for pin placement. For eg. an 8085 has around 40 pins viz. reset, AD0, AD1, etc.
Also, the clock pins (for eg. CLK1, CLK2, CLKOUT1, CLKOUT2 in above diagram) are wider compared to other pins on the chip. It is the clock on a chip that drives most of the [logic](https://www.vlsisystemdesign.com/combinational-logic/) inside the chip. Hence, it should have very low resistance, and thus wide area, as resistance is inversely proportional to area.
![Week_1_6_1](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/Week_1_6_1.jpg)
To avoid the placement of cells by placement tools, in the area between core and die (which is reserved for pin placement), it needs to be blocked by logical cell placement blockages. It is very similar to blocking a road under renovation, so that no one drives on that road, and that road is reserved for some special purpose.
Once the floorplan is freezed, it is given as an input to the placement and routing (PNR) tools. These tools are built with intelligent algorithms which would consider the design requirements (usually called as ‚Äòconstraints‚Äô) such as clock frequency, timing margin, max capacitance etc., calculate the location of the [logical](https://www.vlsisystemdesign.com/combinational-logic/) cells (Flipflops, AND, OR, BUFFER, etc) and place them in the floorplan. All the design requirements (or constraints) are stored in a single file called as ‚Äòdesign constraints‚Äô file, which is recognized by most of PNR tools.
Lets talk about few examples on how the built-in algorithms of PNR tools behave after detecting design constraint. The inputs to PNR tools are the design netlist, [floorplan](https://www.vlsisystemdesign.com/floorplanning/), timing libraries and design constraints.
Timing libraries is a database that stores complete information about input capacitances, timing arcs, etc. of the [logical](https://www.vlsisystemdesign.com/combinational-logic/) cells. It also stores the list of all [logical](https://www.vlsisystemdesign.com/combinational-logic/) cells of different sizes.
![Week_2_1_1](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/Week_2_1_1.jpg)
Assume, the design has a constraint which specifies that **maximum capacitance on a net should not exceed 2F**. Now consider the schematic in the above diagram. Clock source has a node ‚ÄòB‚Äô which is connected to the ‚Äòclk‚Äô pin of 4 flip-flops. Assume that the input capacitance at ‚Äòclk‚Äô pin of each flip-flop is 1F. So now, the PNR tool built-in algorithm calculates the total capacitance on node ‚ÄòB‚Äô as addition of all input capacitance‚Äôs at ‚Äòclk‚Äô pins of 4 flip-flops i.e 4F. Then the tool compares this capacitance number with the **max capacitance constraint** in the constraints file which is 2F.
Since the capacitance at node ‚ÄòB‚Äô is exceeding by 2F, the tool divides the load on node ‚ÄòB‚Äô through 2 buffers as shown in right side of the above figure. It selects buffers from timing library in such a way that each of those buffer has an input capacitance of 1F, and builds a tree, called as ‚Äòclock tree‚Äô. The whole process of dividing the load on clock net is called ‚ÄòClock tree synthesis (CTS)‚Äô. Above example is one of the scenarios that is considered during CTS.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/07/shielding_1.jpg)
The PNR tools looks for any special physical requirements from user other than timing constraints.
Let us create a scenario in which output net of clock buffer and output net of an AND gate are placed very close to each other, as shown in above figure. Also assume that output of AND gate is at logic ‚Äò0‚Äô, while the clock is [switching](https://www.vlsisystemdesign.com/switching-activity-of-cmos/) at regular intervals. Consider clock [switching](https://www.vlsisystemdesign.com/switching-activity-of-cmos/) from ‚Äòlow‚Äô to ‚Äòhigh‚Äô. Since, the output net of AND gate is placed very close to the clock net, there is a high possibility that, during switching, the logic ‚Äò1‚Äô might get coupled to the output of AND gate, which causes a bump with voltage ‚ÄòVbump‚Äô.
Since, a logic change or voltage level change on clock net, is causing a voltage level change on the nearby output net of AND gate, the clock net is called as ‚ÄòAGGRESSOR‚Äô whereas the output net of AND gate is called as ‚ÄòVICTIM‚Äô. If the bump voltage Vbump on VICTIM exceeds a certain margin or threshold, the output of AND gate switches to logic ‚Äò1‚Äô which changes the functionality of the design. This phenomenon is called [Crosstalk](https://www.vlsisystemdesign.com/effect-of-coupling-capacitance/).
An efficient way to avoid the above scenario is to add a shield between VICTIM and AGGRESSOR which would break the coupling between them and hence logic level on the output net of AND gate would be retained. This requirement of adding shield around specific nets could be fed as an external input to the PNR tool. Cost paid in the above scenario would be an increase in the chip area.
![Week_2_4_1](https://www.vlsisystemdesign.com/wp-content/uploads/2017/05/Week_2_4_1.jpg)
Finally when design layout is complete, the PNR tool generates a new netlist which has information about any modifications done to the original netlist, for eg. buffer addition, cell size changes, etc. It also creates a ‚Äòdefinition‚Äô file, which has the connectivity information between the logical cells, viz. wire length, width, locations, etc. This definition file is used to extract additional timing information due to wire inbuilt RC‚Äôs (resistances and capacitance‚Äôs) and store them into a separate file usually referred to as SPEF (Standard Parasitic Extraction Format) file. The design, which has the logical cells and the physical connectivity information between the cells, needs to be analysed in terms of timing i.e. the design should meet timing constraints defined by user in the beginning of PNR. Plugging the SPEF information to logical design (which is the new netlist generated by PNR tool), the complete timing information of the design is fed as an input to any [Static Timing Analysis (STA)](https://www.vlsisystemdesign.com/static-timing-analysis-sta/) tool.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2017/07/Week_2_5_1.jpg)
[Static Timing Analysis (STA)](https://www.vlsisystemdesign.com/static-timing-analysis-sta/) tool helps to identify specific paths in the design which fail to meet timing requirements specified in the constraint file. These failing paths are flagged as ‚ÄòVIOLATED‚Äô. There are 4 kind of checks for which the design is tested viz. Setup check, Hold check, Max Capacitance check and Transition Check. Above figure displays the scenarios under which the timing analysis tool will flag or detect violations. Once these violations are detected, it becomes necessary to analyse these violations, and plug the fixes to these violations back to the PNR netlist. This process of fixing violations by modifying the routed PNR netlist is referred to as [Engineering Change Order (ECO)](https://www.vlsisystemdesign.com/propagation-delay-of-cmos-inverter/).
Above steps covers the complete flowchart of industrial physical design flow. For detailed understanding, peep inside the underlined words (hyperlinks).
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/inception-content-vsd/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 52. VSD Intern Free Webinar {#vsd-intern-free-webinar}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsd-intern-free-webinar/](https://www.vlsisystemdesign.com/vsd-intern-free-webinar/)
**Word Count:** 2,388

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSD HDP Interns made it happen !!
VSD is working towards creating innovative talent pool who are ready to develop design and products for the new tech world. VSD believes in _‚ÄúLearning by doing principle‚Äù_, and always prepare the student to apply the knowledge learned in the workshops, webinars and courses. We always push our students to work on new designs, test it and work continuously till it becomes the best performing design. Any student who enrolls to VSD community starts working with small design and grows with us and develops a tapeout level design with complete honesty and dedication towards the Work !! **Check out VSD Interns Achievement!**
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/VSD%20Intern%20page%20banner-960x480.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/VSD%20Intern%20page%20banner-960x480.png)
## VSD-HDP Success Stories
## Introduction to RISC-V TensorCore Accelerator for Machine Learning
## Mentor:  **Dr. Theodore Omtzigt**
## Intern:   **Ryan**
## High speed VCO design/Tapeout using SKY130
## Mentor:  **Dr G S Javed**
## Intern:   **Dar√≠o San Mart√≠n Molina**
VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130](https://www.youtube.com/watch?v=NXmTXynQnBA)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
0:00
0:00 / 1:17
‚Ä¢Watch full videoLive
## [Mixed Signal Physical Design Flow with Sky130](https://www.vlsisystemdesign.com/vsdintern-mixed-signal-pd/)
![Praharsha](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Praharsha-p5gacn11xewoqfso8d3ofcoehj9iui2c7rfixyhtsk.jpeg)
## Intern:   **Praharsha Mahurkar**
VSD Intern - OpenRAM configuration for 4kB SRAM using Sky130 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Intern - OpenRAM configuration for 4kB SRAM using Sky130](https://www.youtube.com/watch?v=gLfvy6ZK4FI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
0:00
0:00 / 1:39
‚Ä¢Watch full videoLive
## [OpenRAM configuration for 4kB SRAM using Sky130](https://www.vlsisystemdesign.com/openram-sram-sky130/)
![Shon](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Shon-p5ge7a81zop97ueonakn7d60tjwk7ah19zjt98xc0k.jpeg)
## Intern:   **Shon Taware**
General Purpose Bandgap Reference Circuit - avsdbgp\_3v3\_sky130 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[General Purpose Bandgap Reference Circuit - avsdbgp\_3v3\_sky130](https://www.youtube.com/watch?v=tlW0ruaCZS4)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
[ALIGN Open-Source Tool for Analog Circuit Layout Synthesis: Hands-on Lab-based Training Webinar\\
VLSI System Design ‚Ä¢ 2.1K views\\
52:41](https://www.youtube.com/watch?v=RsoFEqCfU94) [OpenFASoC And ALIGN For Chip Core Generation\\
VLSI System Design ‚Ä¢ 842 views\\
1:12:45](https://www.youtube.com/watch?v=awVz1QxbXpA) [VSD Journey from Chip Design to Product\\
VLSI System Design ‚Ä¢ 839 views\\
7:06](https://www.youtube.com/watch?v=xmnfvUSPj80) [VSDSquadron Mini Application - Binary to Gray Code Converter\\
VLSI System Design ‚Ä¢ 408 views\\
0:15](https://www.youtube.com/watch?v=qnPN3RU-45A) [VSDSquadron Mini Application - Smart Door using IR sensor and servo motor\\
VLSI System Design ‚Ä¢ 415 views\\
0:09](https://www.youtube.com/watch?v=6bZ7d-QWZzE)
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=tlW0ruaCZS4&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:37
‚Ä¢Watch full videoLive
## [Analog Bandgap Reference design using Sky130](https://www.vlsisystemdesign.com/openram-sram-sky130/)
![Anmol](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Anmol-e1628612110849-pbf1sy10wuunemld218ge5x05mradk0w0ro00cet5g.jpg)
## Intern:   **Anmol Purty**
VSD Intern - Analog Comparator Design using Sky130 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Intern - Analog Comparator Design using Sky130](https://www.youtube.com/watch?v=nD0pxyxXTus)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
[ALIGN Open-Source Tool for Analog Circuit Layout Synthesis: Hands-on Lab-based Training Webinar\\
VLSI System Design ‚Ä¢ 2.1K views\\
52:41](https://www.youtube.com/watch?v=RsoFEqCfU94) [Designing a Single-Cycle RISC-V (RV32IM) on VSDSquadronFM\\
VLSI System Design ‚Ä¢ 265 views\\
4:25](https://www.youtube.com/watch?v=bV-EinGz9Gs) [OpenFASoC And ALIGN For Chip Core Generation\\
VLSI System Design ‚Ä¢ 842 views\\
1:12:45](https://www.youtube.com/watch?v=awVz1QxbXpA) [VSD Journey from Chip Design to Product\\
VLSI System Design ‚Ä¢ 839 views\\
7:06](https://www.youtube.com/watch?v=xmnfvUSPj80) [VSDSquadron Mini Application - Implementing Moisture Sensor\\
VLSI System Design ‚Ä¢ 206 views\\
0:23](https://www.youtube.com/watch?v=mUvz6sB-cfc) [VSDSquadron Mini Application - Binary to Gray Code Converter\\
VLSI System Design ‚Ä¢ 408 views\\
0:15](https://www.youtube.com/watch?v=qnPN3RU-45A) [VSD at SEMICON INDIA 2024 www.vlsisystemdesign.com/vsdsquadronmini/ #semiconindia2024 #riscv\\
VLSI System Design ‚Ä¢ 16K views\\
0:53](https://www.youtube.com/watch?v=feopepskSvc) [VSDSquadron Mini Application - Smart Door using IR sensor and servo motor\\
VLSI System Design ‚Ä¢ 415 views\\
0:09](https://www.youtube.com/watch?v=6bZ7d-QWZzE)
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Up NextCancelAutoplay is paused
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=nD0pxyxXTus&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:15
‚Ä¢Watch full videoLive
## [Analog Comparator Design using Sky130](https://www.vlsisystemdesign.com/vsd-intern-analog-comparator-design-using-sky130/)
![Malay](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Malay-p6lxdq24gb1fomi11kgqpy8oqe8et8pi24niglxdec.jpeg)
## Intern:   **Malay Das**
VSD - 10 Bit DAC using Sky130 Part 1 - Overview and project implementation flow - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD - 10 Bit DAC using Sky130 Part 1 - Overview and project implementation flow](https://www.youtube.com/watch?v=rJo8RqxXveE)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
[ALIGN Open-Source Tool for Analog Circuit Layout Synthesis: Hands-on Lab-based Training Webinar\\
VLSI System Design ‚Ä¢ 2.1K views\\
52:41](https://www.youtube.com/watch?v=RsoFEqCfU94) [Designing a Single-Cycle RISC-V (RV32IM) on VSDSquadronFM\\
VLSI System Design ‚Ä¢ 265 views\\
4:25](https://www.youtube.com/watch?v=bV-EinGz9Gs) [VSD Journey from Chip Design to Product\\
VLSI System Design ‚Ä¢ 839 views\\
7:06](https://www.youtube.com/watch?v=xmnfvUSPj80) [OpenFASoC And ALIGN For Chip Core Generation\\
VLSI System Design ‚Ä¢ 842 views\\
1:12:45](https://www.youtube.com/watch?v=awVz1QxbXpA) [Warehouse automation using VSDSquadron mini RISC-V boards\\
VLSI System Design ‚Ä¢ 228 views\\
0:51](https://www.youtube.com/watch?v=b6fnfSMcWnY) [Chip Design for High School by VSD\\
VLSI System Design ‚Ä¢ 1.2K views\\
1:10:01](https://www.youtube.com/watch?v=WsSnl2-WogM) ["VSDSquadron" RISC-V development board to learn RISC-V architecture & Chip Design using Open Source\\
VLSI System Design ‚Ä¢ 590 views\\
7:10](https://www.youtube.com/watch?v=ZuxW2vs58FM) [VSDSquadron - One Chip, One Board, One lab, One Course - Free Shipping and Lifetime Access\\
VLSI System Design ‚Ä¢ 160 views\\
2:24](https://www.youtube.com/watch?v=NBJgXqX_F1M) [VSDSquadron Mini Application - Object Detector Using Ultrasonic Sensor\\
VLSI System Design ‚Ä¢ 389 views\\
0:13](https://www.youtube.com/watch?v=Lbvr4V5Jrrc) [VLSI System Design- Open to Innovate !!\\
VLSI System Design ‚Ä¢ 1.1K views\\
2:22](https://www.youtube.com/watch?v=_tS2fT1Q48A) [VSD Hardware Design Program details\\
VLSI System Design ‚Ä¢ 716 views\\
4:35](https://www.youtube.com/watch?v=PfnQS5PCXow) [VSDOpen 2022 Online Conference\\
VLSI System Design ‚Ä¢ 787 views\\
3:13:07](https://www.youtube.com/watch?v=ZeyBiUlsaCE)
Up NextCancelAutoplay is paused
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=rJo8RqxXveE&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:45
‚Ä¢Watch full videoLive
## [DAC IP design using Sky130 PDKs ‚Äì Part 1](https://www.vlsisystemdesign.com/vsd-intern-dac-ip-design-using-sky130-pdks-part-1/)
![Dr.-Skandha-Deepsita-S.jpeg](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Dr.-Skandha-Deepsita-S-qkweblotayiku9c6xuv6woo1crrbishdarokdjx3is.jpeg)
## Intern:   **Skandha Deepsita Sarvepalli**
10 Bit DAC using Sky130 Part 2 - LIVE Circuit Design using Xschem - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[10 Bit DAC using Sky130 Part 2 - LIVE Circuit Design using Xschem](https://www.youtube.com/watch?v=tqazqSHUm5I)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
[OpenFASoC And ALIGN For Chip Core Generation\\
VLSI System Design ‚Ä¢ 842 views\\
1:12:45](https://www.youtube.com/watch?v=awVz1QxbXpA) [VSD Journey from Chip Design to Product\\
VLSI System Design ‚Ä¢ 839 views\\
7:06](https://www.youtube.com/watch?v=xmnfvUSPj80) [VSD Intern - Analog Comparator Design using Sky130\\
VLSI System Design ‚Ä¢ 1.1K views\\
1:15](https://www.youtube.com/watch?v=nD0pxyxXTus) [VLSI System Design- Open to Innovate !!\\
VLSI System Design ‚Ä¢ 1.1K views\\
2:22](https://www.youtube.com/watch?v=_tS2fT1Q48A) [VSD Intern - 10-bit DAC design using eSim and Sky130\\
VLSI System Design ‚Ä¢ 1.4K views\\
1:44](https://www.youtube.com/watch?v=voc4TithY_M) [Chip Design for High School by VSD\\
VLSI System Design ‚Ä¢ 1.2K views\\
1:10:01](https://www.youtube.com/watch?v=WsSnl2-WogM) [VSDOpen 2022 Online Conference\\
VLSI System Design ‚Ä¢ 787 views\\
3:13:07](https://www.youtube.com/watch?v=ZeyBiUlsaCE) ["VSDSquadron" RISC-V development board to learn RISC-V architecture & Chip Design using Open Source\\
VLSI System Design ‚Ä¢ 590 views\\
7:10](https://www.youtube.com/watch?v=ZuxW2vs58FM) [VSDSquadron Mini Application - Binary to Gray Code Converter\\
VLSI System Design ‚Ä¢ 408 views\\
0:15](https://www.youtube.com/watch?v=qnPN3RU-45A) [VSDSquadron Mini Application - Smart Door using IR sensor and servo motor\\
VLSI System Design ‚Ä¢ 415 views\\
0:09](https://www.youtube.com/watch?v=6bZ7d-QWZzE)
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Up NextCancelAutoplay is paused
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=tqazqSHUm5I&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:19
‚Ä¢Watch full videoLive
## [DAC IP Design using Sky130 PDKs ‚Äì Part 2](https://www.vlsisystemdesign.com/vsd-intern-dac-ip-design-using-sky130-pdks-part-2/)
![Harshita](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Harshita-e1628615065540-pbf3y2o9pgfo2qk4odgdzp8mxuljzg7zaisbnq1ul0.jpeg)
## Intern:   **Harshitha Basavaraju**
10Bit DAC using Sky130 Part 3 - LIVE Layout Design using Sky130 PDKs - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[10Bit DAC using Sky130 Part 3 - LIVE Layout Design using Sky130 PDKs](https://www.youtube.com/watch?v=uAzPLSsiiKw)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
[OpenFASoC And ALIGN For Chip Core Generation\\
VLSI System Design ‚Ä¢ 842 views\\
1:12:45](https://www.youtube.com/watch?v=awVz1QxbXpA) [VSD Journey from Chip Design to Product\\
VLSI System Design ‚Ä¢ 839 views\\
7:06](https://www.youtube.com/watch?v=xmnfvUSPj80) [Designing a Single-Cycle RISC-V (RV32IM) on VSDSquadronFM\\
VLSI System Design ‚Ä¢ 266 views\\
4:25](https://www.youtube.com/watch?v=bV-EinGz9Gs) [VSDOpen 2022 Online Conference\\
VLSI System Design ‚Ä¢ 787 views\\
3:13:07](https://www.youtube.com/watch?v=ZeyBiUlsaCE) [Warehouse automation using VSDSquadron mini RISC-V boards\\
VLSI System Design ‚Ä¢ 228 views\\
0:51](https://www.youtube.com/watch?v=b6fnfSMcWnY) [VSD Intern ‚Äì Mixed Signal Physical Design Flow with Sky130\\
VLSI System Design ‚Ä¢ 1.3K views\\
1:18](https://www.youtube.com/watch?v=NXmTXynQnBA) [VLSI System Design- Open to Innovate !!\\
VLSI System Design ‚Ä¢ 1.1K views\\
2:22](https://www.youtube.com/watch?v=_tS2fT1Q48A) [VSDSquadron Mini Application - Object Detector Using Ultrasonic Sensor\\
VLSI System Design ‚Ä¢ 389 views\\
0:13](https://www.youtube.com/watch?v=Lbvr4V5Jrrc) [Chip Design for High School by VSD\\
VLSI System Design ‚Ä¢ 1.2K views\\
1:10:01](https://www.youtube.com/watch?v=WsSnl2-WogM) [VSDSquadron Mini Application - Smart Door using IR sensor and servo motor\\
VLSI System Design ‚Ä¢ 418 views\\
0:09](https://www.youtube.com/watch?v=6bZ7d-QWZzE) [VSD at SEMICON INDIA 2024 www.vlsisystemdesign.com/vsdsquadronmini/ #semiconindia2024 #riscv\\
VLSI System Design ‚Ä¢ 16K views\\
0:53](https://www.youtube.com/watch?v=feopepskSvc)
Up NextCancelAutoplay is paused
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=uAzPLSsiiKw&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:34
‚Ä¢Watch full videoLive
## [DAC IP design using Sky130 PDKs ‚Äì Part 3](https://www.vlsisystemdesign.com/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/)
![Shalini](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Shalini-p7mie9cabj85yd5b4wblqk9k67vp3b6s0e4lnavyms.jpeg)
## Intern:   **Shalini Kanna**
VSD Intern - 10-bit DAC design using eSim and Sky130 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Intern - 10-bit DAC design using eSim and Sky130](https://www.youtube.com/watch?v=voc4TithY_M)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
[OpenFASoC And ALIGN For Chip Core Generation\\
VLSI System Design ‚Ä¢ 842 views\\
1:12:45](https://www.youtube.com/watch?v=awVz1QxbXpA) [VSD Journey from Chip Design to Product\\
VLSI System Design ‚Ä¢ 839 views\\
7:06](https://www.youtube.com/watch?v=xmnfvUSPj80) [Designing a Single-Cycle RISC-V (RV32IM) on VSDSquadronFM\\
VLSI System Design ‚Ä¢ 265 views\\
4:25](https://www.youtube.com/watch?v=bV-EinGz9Gs) [Chip Design for High School by VSD\\
VLSI System Design ‚Ä¢ 1.2K views\\
1:10:01](https://www.youtube.com/watch?v=WsSnl2-WogM) [10 Bit DAC using Sky130 Part 2 - LIVE Circuit Design using Xschem\\
VLSI System Design ‚Ä¢ 1K views\\
1:19](https://www.youtube.com/watch?v=tqazqSHUm5I) [VSDSquadron - One Chip, One Board, One lab, One Course - Free Shipping and Lifetime Access\\
VLSI System Design ‚Ä¢ 160 views\\
2:24](https://www.youtube.com/watch?v=NBJgXqX_F1M) [VLSI System Design- Open to Innovate !!\\
VLSI System Design ‚Ä¢ 1.1K views\\
2:22](https://www.youtube.com/watch?v=_tS2fT1Q48A) ["VSDSquadron" RISC-V development board to learn RISC-V architecture & Chip Design using Open Source\\
VLSI System Design ‚Ä¢ 590 views\\
7:10](https://www.youtube.com/watch?v=ZuxW2vs58FM) [VSDOpen 2022 Online Conference\\
VLSI System Design ‚Ä¢ 787 views\\
3:13:07](https://www.youtube.com/watch?v=ZeyBiUlsaCE) [VSD Hardware Design Program details\\
VLSI System Design ‚Ä¢ 716 views\\
4:35](https://www.youtube.com/watch?v=PfnQS5PCXow) [VSDSquadron Mini Application - Smart Door using IR sensor and servo motor\\
VLSI System Design ‚Ä¢ 418 views\\
0:09](https://www.youtube.com/watch?v=6bZ7d-QWZzE)
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Up NextCancelAutoplay is paused
![](https://i.ytimg.com/an/8xyENEltc3DXGbARgbC38A/featured_channel.jpg?v=64587e7c)
VLSI System Design
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=voc4TithY_M&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:43
‚Ä¢Watch full videoLive
## [10-bit DAC design using eSim and Sky130](https://www.vlsisystemdesign.com/vsd-intern-10-bit-dac-design-using-esim-and-sky130/)
![SAMEER-photo](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/SAMEER-photo-e1628615109879-pbf3z8z0901kl6uotdqllwkdo6t2ltvwgc5696b4t0.jpg)
## Intern:   **Sameer S Durgoji**
VSD - Mixed-signal RISC-V based SoC on FPGA. - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD - Mixed-signal RISC-V based SoC on FPGA.](https://www.youtube.com/watch?v=kzJYE8DBW8k)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
[ALIGN Open-Source Tool for Analog Circuit Layout Synthesis: Hands-on Lab-based Training Webinar\\
VLSI System Design ‚Ä¢ 2.1K views\\
52:41](https://www.youtube.com/watch?v=RsoFEqCfU94) [OpenFASoC And ALIGN For Chip Core Generation\\
VLSI System Design ‚Ä¢ 842 views\\
1:12:45](https://www.youtube.com/watch?v=awVz1QxbXpA) [Designing a Single-Cycle RISC-V (RV32IM) on VSDSquadronFM\\
VLSI System Design ‚Ä¢ 266 views\\
4:25](https://www.youtube.com/watch?v=bV-EinGz9Gs) [VSDOpen 2022 Online Conference\\
VLSI System Design ‚Ä¢ 787 views\\
3:13:07](https://www.youtube.com/watch?v=ZeyBiUlsaCE) [VSD Journey from Chip Design to Product\\
VLSI System Design ‚Ä¢ 839 views\\
7:06](https://www.youtube.com/watch?v=xmnfvUSPj80) ["VSDSquadron" RISC-V development board to learn RISC-V architecture & Chip Design using Open Source\\
VLSI System Design ‚Ä¢ 590 views\\
7:10](https://www.youtube.com/watch?v=ZuxW2vs58FM) [Chip Design for High School by VSD\\
VLSI System Design ‚Ä¢ 1.2K views\\
1:10:01](https://www.youtube.com/watch?v=WsSnl2-WogM) [VLSI System Design- Open to Innovate !!\\
VLSI System Design ‚Ä¢ 1.1K views\\
2:22](https://www.youtube.com/watch?v=_tS2fT1Q48A) [VSD Hardware Design Program details\\
VLSI System Design ‚Ä¢ 716 views\\
4:35](https://www.youtube.com/watch?v=PfnQS5PCXow) [VSDSquadron Mini Application - Smart Door using IR sensor and servo motor\\
VLSI System Design ‚Ä¢ 418 views\\
0:09](https://www.youtube.com/watch?v=6bZ7d-QWZzE) [VSD at SEMICON INDIA 2024 www.vlsisystemdesign.com/vsdsquadronmini/ #semiconindia2024 #riscv\\
VLSI System Design ‚Ä¢ 16K views\\
0:53](https://www.youtube.com/watch?v=feopepskSvc)
Up NextCancelAutoplay is paused
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=kzJYE8DBW8k&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:28
‚Ä¢Watch full videoLive
## [Mixed-signal RISC-V based SoC on FPGA](https://www.vlsisystemdesign.com/vsd-intern-fpga/)
![Shivani](https://www.vlsisystemdesign.com/wp-content/uploads/elementor/thumbs/Shivani-payidwstsrwlpu6clmf987xtw1b9bmfaz7797iclqs.jpeg)
## Intern:   **Shivani Shah**
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsd-intern-free-webinar/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 53. VSD Library {#vsd-library}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsdlibrary/](https://www.vlsisystemdesign.com/vsdlibrary/)
**Word Count:** 121

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
# VSD Library
[PrevPrevious](https://www.vlsisystemdesign.com/sign-up/)
[NextNext](https://www.vlsisystemdesign.com/upcoming-event/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsdlibrary/# "Back To Top")

---

## 54. VSD Tapeout {#vsd-tapeout}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/tapeout/](https://www.vlsisystemdesign.com/tapeout/)
**Word Count:** 889

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
### VSD Community Silicon Tapeout
Open Source Hardware Journey Begins !!
A dream and a mission statement that was framed 10 years back by VSD and Efabless (or let us say, e-fabulous) has now taken a surprisingly good shape and **IS FINALLY SILICON PROVEN**. Release of Google/Skywater-130nm open PDK‚Äôs was really the final piece of entire VLSI training model puzzle.
Find all repository at
[https://github.com/vsdip](https://github.com/vsdip)
[https://github.com/kunalg123](https://github.com/kunalg123)
## Upcoming Events
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CDHS_Samsung_IIIT%20Bangalore_VSD-1024x576.png)](https://www.vlsisystemdesign.com/highschoolchips/)
[Know More](https://www.vlsisystemdesign.com/highschoolchips/)
**IIIT Bangalore** (MPW8)
**IIIT Bangalore**
**IIIT Bangalore** (MPW8)
**Bidirectional Counter**
Pankaj Agrawal
[GitHub](https://github.com/Pankaj1811/iiitb_bidicntr)
**Synchronous First In First Out for Memory Storage and Processing**
Anmol Shetty
[GitHub](https://github.com/Anmol-S314/iiitb_sfifo)
**Universal Asynchronous Receiver Transmitter Protocol based Hardware Transmitter**
Jay shah
[GitHub](https://github.com/jayshah1x/iiitb_uarttx)
**Universal Shift Register**
Rakshit Bhatia
[GitHub](https://github.com/rakshit-23/iiitb_usr)
**Vending Machine with Change System**
Siddhant Nayak
[GitHub](https://github.com/SiddhantNayak5/iiitb_vm)
**Car Parking System**
Ishan Desai
[GitHub](https://github.com/ishan-desai64/iiitb_cps)
**Parallel input Serial output Shift register**
Raj Kachhadiya
[GitHub](https://github.com/kachhadiyaraj15/iiitb_piso)
**8 bit BCD counter**
Sritam Birtia
[GitHub](https://github.com/Sritam519/iiitb_bcdc)
**Johnson counter**
Aman Prajapati
[GitHub](https://github.com/AmanP-IIITB/iiitb_jc)
**8-bit Gray code counter**
Tejas B N
[GitHub](https://github.com/TejasBN28/iiitb_gc)
**Linear feedback shift register**
Ritesh Lalwani
[GitHub](https://github.com/Riteshlalwani/iiitb_lfsr)
**Traffic Light Controller**
Lokesh Maji
[GitHub](https://github.com/majilokesh/iiitb_tlc)
**LIFO (Last in First out) Buffer**
Yash Kothari
[GitHub](https://github.com/yashkthr/iiitb_lifo)
**Three Bit Ring Counter**
Arsh Kedia
[GitHub](https://github.com/ArshKedia/iiitb_3bit_rc)
**Baud Rate Generator**
Rohit Raj
[GitHub](https://github.com/RohitR1301/iiitb_brg)
**PWM**(Pulse width modulation) **Generator**
Himanshu Rai
[GitHub](https://github.com/himanshu1308/iiitb_pwm)
**Serial In Parallel Out Shift Register**
Aditya Singh
[GitHub](https://github.com/adityasingh6256/iiitb_sipo)
**Elevator Controller**
Nishit Chechani
[GitHub](https://github.com/itsnishit/iiitb_elc)
**Bidirectional up/down counter**
Ujjawal Sharma
[GitHub](https://github.com/ujjawal0503/iiitb_bc)
**4 Bit Bidirectional Counter**
Sahil Mahajan
[GitHub](https://github.com/isahilmahajan/iiitb_4bbc)
**ASIC design of automatic washing machine**
Archan Desai
[GitHub](https://github.com/archandesai/iiitb_wm)
**Sequence Detection using Moore FSM**
Anshul Mdurwar
[GitHub](https://github.com/McLucifer2646/iiitb_sd)
**Sequence Detector 1010 (Without Overlapping) using Mealy Finite State Machine**
Anuj Kumar Jha
[GitHub](https://github.com/Anujjha1031/iiitb_sqd_1010)
**Parking Ticket Vending Machine**
Suysh Mishra
[GitHub](https://github.com/suysh-msra/iiitb_ptvm)
**Parallel in parallel out shift register**
Priyanshu
[GitHub](https://github.com/Priyanshu5437/iiitb_pipo)
**Arithmatic Logic Unit**
Aashish Tiwary
[GitHub](https://github.com/aashish-tiwary/iiitb_alu)
**IIIT Bangalore**
[Visit our VSD-HDP page for details](https://www.vlsisystemdesign.com/hdp/)
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/tapeout/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/tapeout/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/tapeout/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/tapeout/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/tapeout/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 55. VSD Video blog {#vsd-video-blog}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/video-blog/](https://www.vlsisystemdesign.com/video-blog/)
**Word Count:** 699

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
# VSD Video blog
Let me take you through my journey of the videos i have been making all this years to cater the complete VLSI Architecture and understand the concepts through info graphical video, the way i like doing it.
Come have a sneak peak‚Ä¶
- Playlists
- [![VSDSquadron Mini](https://i.ytimg.com/vi/6bZ7d-QWZzE/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60toMRPzKNsqU7foP0EeVOA8 "VSDSquadron Mini")
[VSDSquadron Mini](https://www.youtube.com/playlist?list=PLUSK3BZWA60toMRPzKNsqU7foP0EeVOA8 "VSDSquadron Mini")
7 videos1 year ago
- [![Yoga](https://i.ytimg.com/vi/M9FXAMXKFME/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60vehdAfC8lWNqVzd0iecp2M "Yoga")
[Yoga](https://www.youtube.com/playlist?list=PLUSK3BZWA60vehdAfC8lWNqVzd0iecp2M "Yoga")
3 videos3 years ago
- [![Mixed Signal Circuit Design & Simulation Marathon using eSim FOSSEE, IIT Bombay, VSD and RedwoodEDA](https://i.ytimg.com/vi/EQEnm7q0F-4/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60vvC-8LPBRbD9IHhcl-E5PI "Mixed Signal Circuit Design & Simulation Marathon using eSim FOSSEE, IIT Bombay, VSD and RedwoodEDA")
[Mixed Signal Circuit Design & Simulation Marathon using eSim FOSSEE, IIT Bombay, VSD and RedwoodEDA](https://www.youtube.com/playlist?list=PLUSK3BZWA60vvC-8LPBRbD9IHhcl-E5PI "Mixed Signal Circuit Design & Simulation Marathon using eSim FOSSEE, IIT Bombay, VSD and RedwoodEDA")
7 videos4 years ago
- [![VSD - IAT](https://i.ytimg.com/vi/vBlUDGQR4k8/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60ujUxqA_xqDKUMtQ37r97JQ "VSD - IAT")
[VSD - IAT](https://www.youtube.com/playlist?list=PLUSK3BZWA60ujUxqA_xqDKUMtQ37r97JQ "VSD - IAT")
6 videos5 years ago
- [![](https://i.ytimg.com/vi/OT9cecr9aFM/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60uPk0s3i1C0cUiq7HMcw5m- "")
["Knowledge Sharing Hero"](https://www.youtube.com/playlist?list=PLUSK3BZWA60uPk0s3i1C0cUiq7HMcw5m- "")
1 videos5 years ago
- [![Pipelining RISC-V with Transaction-Level Verilog](https://i.ytimg.com/vi/uv1pwroH-Rc/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60vcYX17wf374vznNdQhHCve "Pipelining RISC-V with Transaction-Level Verilog")
[Pipelining RISC-V with Transaction-Level Verilog](https://www.youtube.com/playlist?list=PLUSK3BZWA60vcYX17wf374vznNdQhHCve "Pipelining RISC-V with Transaction-Level Verilog")
6 videos8 years ago
- [![Physical Design Webinar using EDA tool 'Proton'](https://i.ytimg.com/vi/jVKOyyzZgxE/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60um5HOoPB5cVx9oTztbWERR "Physical Design Webinar using EDA tool 'Proton'")
[Physical Design Webinar using EDA tool 'Proton'](https://www.youtube.com/playlist?list=PLUSK3BZWA60um5HOoPB5cVx9oTztbWERR "Physical Design Webinar using EDA tool 'Proton'")
6 videos8 years ago
- [![Timing ECO webinar](https://i.ytimg.com/vi/_GURGa3y7EU/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60tLMQPTWey1giOaERH4AJz3 "Timing ECO webinar")
[Timing ECO webinar](https://www.youtube.com/playlist?list=PLUSK3BZWA60tLMQPTWey1giOaERH4AJz3 "Timing ECO webinar")
4 videos8 years ago
- [![VSD - RISCV : Instruction Set Architecture (ISA) - Part 1a](https://i.ytimg.com/vi/TSVqc_CF9K0/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60shAsQN6cvM4TELD99CLKj0 "VSD - RISCV : Instruction Set Architecture (ISA) - Part 1a")
[VSD - RISCV : Instruction Set Architecture (ISA) - Part 1a](https://www.youtube.com/playlist?list=PLUSK3BZWA60shAsQN6cvM4TELD99CLKj0 "VSD - RISCV : Instruction Set Architecture (ISA) - Part 1a")
6 videos8 years ago
- [![Orconf 2017](https://i.ytimg.com/vi/q_Gfl2DCelk/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60tksf3J5DDFRmKPa8Vfj6QM "Orconf 2017")
[Orconf 2017](https://www.youtube.com/playlist?list=PLUSK3BZWA60tksf3J5DDFRmKPa8Vfj6QM "Orconf 2017")
1 videos8 years ago
- [![TCL programming - From novice to expert - Part 2](https://i.ytimg.com/vi/1Bg_5BuWriQ/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60v0pa6gILN9KcEHdVm8m7Sj "TCL programming - From novice to expert - Part 2")
[TCL programming - From novice to expert - Part 2](https://www.youtube.com/playlist?list=PLUSK3BZWA60v0pa6gILN9KcEHdVm8m7Sj "TCL programming - From novice to expert - Part 2")
4 videos8 years ago
- [![TCL programming - From novice to expert](https://i.ytimg.com/vi/3oyIt85A_zQ/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60uJezOjkdIsyeiIJCzp19cF "TCL programming - From novice to expert")
[TCL programming - From novice to expert](https://www.youtube.com/playlist?list=PLUSK3BZWA60uJezOjkdIsyeiIJCzp19cF "TCL programming - From novice to expert")
5 videos8 years ago
- [![Library characterization and modelling](https://i.ytimg.com/vi/TXstAjZPXC0/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60t8nLCFyeHpPT93u6rnE1Wi "Library characterization and modelling")
[Library characterization and modelling](https://www.youtube.com/playlist?list=PLUSK3BZWA60t8nLCFyeHpPT93u6rnE1Wi "Library characterization and modelling")
6 videos8 years ago
- [![Static Timing Analysis](https://i.ytimg.com/vi/GTRx1K9gT-g/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60vc6zelOKWOtDvnMB8a6tSl "Static Timing Analysis")
[Static Timing Analysis](https://www.youtube.com/playlist?list=PLUSK3BZWA60vc6zelOKWOtDvnMB8a6tSl "Static Timing Analysis")
5 videos9 years ago
- [![VLSI Academy - Custom layout](https://i.ytimg.com/vi/rEZSjXWqVCU/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60vGaXHYpt-l3q8BLk9xRvu1 "VLSI Academy - Custom layout")
[VLSI Academy - Custom layout](https://www.youtube.com/playlist?list=PLUSK3BZWA60vGaXHYpt-l3q8BLk9xRvu1 "VLSI Academy - Custom layout")
2 videos9 years ago
- [![How to do Static timing analysis ??](https://i.ytimg.com/vi/VJ3sbCV-gXs/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60sfOuOHb037L-xIbqieQ8Ce "How to do Static timing analysis ??")
[How to do Static timing analysis ??](https://www.youtube.com/playlist?list=PLUSK3BZWA60sfOuOHb037L-xIbqieQ8Ce "How to do Static timing analysis ??")
3 videos9 years ago
- [![Circuit Design & SPICE Simulations](https://i.ytimg.com/vi/3VIEG-_vgP8/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60tjBVkkY08Sc85pbnLcnqQC "Circuit Design & SPICE Simulations")
[Circuit Design & SPICE Simulations](https://www.youtube.com/playlist?list=PLUSK3BZWA60tjBVkkY08Sc85pbnLcnqQC "Circuit Design & SPICE Simulations")
6 videos10 years ago
- [![Physical Design Flow](https://i.ytimg.com/vi/T-ogDthkmV0/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60tJi9q-36sCCQjABQSROUwg "Physical Design Flow")
[Physical Design Flow](https://www.youtube.com/playlist?list=PLUSK3BZWA60tJi9q-36sCCQjABQSROUwg "Physical Design Flow")
11 videos11 years ago
- [![Crosstalk And Signal Integrity](https://i.ytimg.com/vi/52fpQwpF55E/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60tMB_b69coce2-ti4UdhIgz "Crosstalk And Signal Integrity")
[Crosstalk And Signal Integrity](https://www.youtube.com/playlist?list=PLUSK3BZWA60tMB_b69coce2-ti4UdhIgz "Crosstalk And Signal Integrity")
42 videos11 years ago
- [![VLSI Interview FAQ's](https://i.ytimg.com/vi/AGF7bt5p6r4/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60uEbKzWP6SST8MwkQ-0GOrs "VLSI Interview FAQ's")
[VLSI Interview FAQ's](https://www.youtube.com/playlist?list=PLUSK3BZWA60uEbKzWP6SST8MwkQ-0GOrs "VLSI Interview FAQ's")
23 videos11 years ago
- [![Clock Tree Synthesis](https://i.ytimg.com/vi/ALYNKoqKRBA/mqdefault.jpg)](https://www.youtube.com/playlist?list=PLUSK3BZWA60udNp7_unLAGBN54NsmR3Dy "Clock Tree Synthesis")
[Clock Tree Synthesis](https://www.youtube.com/playlist?list=PLUSK3BZWA60udNp7_unLAGBN54NsmR3Dy "Clock Tree Synthesis")
49 videos11 years ago
[PrevPrevious](https://www.vlsisystemdesign.com/events/)
[NextNext](https://www.vlsisystemdesign.com/sign-up/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/video-blog/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 56. VSD-Hardware Design Program {#vsd-hardware-design-program}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/hdp/](https://www.vlsisystemdesign.com/hdp/)
**Word Count:** 3,106

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSD-Hardware Design Program
Welcome to the fascinating universe of Hardware Design, where the pulse of every IC design cycle beats. Imagine transforming a bare RTL netlist into a masterpiece of engineering, the final tape-out. Each stage in the PnR process is a new chapter filled with unique challenges and revelations.
## Overview
Do you find yourself asking,¬†_‚Äú **What are these obstacles?**‚Äù ‚Äú **How does this intricate process work?**‚Äù ‚Äú **Could I actually create my own chip?**‚Äù_¬†If these questions ignite your curiosity and you‚Äôre passionate about delving into the ASIC design flow, your adventure starts here!
## Get ready for the ultimate program on SoC design planning using the revolutionary Google-SkyWater 130nm process node within the OpenLANE flow. This program is your gateway to:
- Crafting and characterizing your own standard cell.
- Gaining practical experience in the Physical Design domain.
- Generating a complete GDSII from an RTL netlist.
- Diving into and enriching the open-source EDA landscape.
Seize this unparalleled opportunity to transform your passion into expertise!
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2022/09/Mariam%20Rakka%20HDP-1024x1022.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2022/09/Mariam%20Rakka%20HDP.png)
## **4** compelling reasons to join this program
- **Unprecedented Flexibility in Learning**:
The program‚Äôs use of the VSD-IAT cloud platform enables unparalleled flexibility. Participants can access the course material and complete labs at any time within the specified program period. This feature caters to the diverse schedules of participants globally, making it ideal for anyone regardless of their time zone or daily commitments.
- **Comprehensive Support System**:
The round-the-clock availability of instructors and Teaching Assistants on Slack sets this program apart. Such constant support ensures that participants can receive immediate help, clarifications, or guidance, significantly enhancing the learning experience and reducing the likelihood of prolonged obstacles in their study.
- **Lifetime Access to Key Resources**:
Post-program, participants gain lifetime access to all lab files, a unique offering that allows for continued practice and mastery of skills long after the program has concluded. This ongoing access to resources is a significant advantage for long-term learning and skill retention.
- **Tailored to a Wide Range of Learners**:
The program is designed to be inclusive and beneficial for a broad audience ‚Äì from second-year engineering students to seasoned professionals looking to share their expertise. This inclusive approach, combined with starting from the basics before advancing to more complex topics, ensures that the program is both accessible and challenging for participants at different levels of their educational or professional journey.
## Open-Source Tools
Here‚Äôs a sneak peek at the powerful open-source tools you‚Äôll be mastering, each a key player in the transformative journey of IC design:
- **Yosys ‚Äì The Synthesis Powerhouse**: Unleash your design‚Äôs potential with Yosys, a tool that transforms high-level, abstract descriptions into a detailed hardware blueprint. It‚Äôs where your ideas begin to take shape.
- **OpenLANE ‚Äì The RTL2GDS Conductor**: Journey through the RTL2GDS process with OpenLANE, your guide to turning raw RTL designs into GDSII files. It‚Äôs the path to turning concepts into reality.
- **NGSpice ‚Äì The Characterization Maestro**: Delve into the heart of characterization with NGSpice. Here, you‚Äôll see how theoretical designs behave in the real world, an essential step for any aspiring IC designer.
- **Magic ‚Äì The Layout and Floorplanning Wizard**: Enter the realm of Magic for layout and Floorplanning. It‚Äôs where your designs gain structure and form, a crucial stage in bringing your chip to life.
- **OpenSTA ‚Äì The Guardian of Timing Analysis**: With OpenSTA, embark on a journey through the crucial stages of pre-layout and post-layout static timing analysis. Ensure your designs not only function but excel in timing precision.
## Foundation of Innovation: Our Reference Design Base
### **(But you are free to choose a simpler design)**
- **RISC-V based PicoRV32 SoC** : At the core of our program is the PicoRV32, a RISC-V based SoC. It‚Äôs the canvas for your creativity, offering a real-world application of the skills and tools you‚Äôll acquire.
Join us as we explore these incredible tools, each a gateway to mastering the art of IC design. This program isn‚Äôt just about learning; it‚Äôs about transforming knowledge into power, ideas into reality.
## VSD Hardware Design Program Content
## Week 1
## Setting Up Environment and Introduction to RISC-V
**Objective**:
Get familiar with the environment, tools, and basic RISC-V workflow.
**Tasks**:
1. Create a GitHub repository for storing all assignments and snapshots.
2. Install the RISC-V toolchain using the VDI shared on WhatsApp.
3. Follow the C-based Lab and RISC-V Lab videos. Replicate the steps on your machine.
4. Upload snapshots of:
   - Compiled C code.
   - RISC-V Objdump output.
**Deliverable**:
GitHub repo with snapshots and documentation.
## Week 2
## SPIKE Simulation and Optimization Levels
**Objective**:
Understand the impact of optimization flags in RISC-V.
**Tasks**:
1. Perform SPIKE simulation with -O1 and -Ofast flags.
2. Upload the following to the GitHub repo:
   - Compiled C code.
   - RISC-V Objdump outputs for both flags.
**Deliverable**:
GitHub repo with simulation results and detailed observations.
## Week 3
## RISC-V Instruction Identification
**Objective**:
Decode and analyze RISC-V instructions.
**Tasks**:
1. Identify instruction types (R, I, S, B, U, J) for given instructions.
2. Write the exact 32-bit instruction code for each in the specified format.
3. Upload all patterns to the GitHub repo.
**Deliverable**:
Documented 32-bit instruction patterns.
## Week 4
## Functional Simulation with Verilog
**Objective**:
Gain experience in Verilog functional simulation.
**Tasks**:
1. Use the provided RISC-V core Verilog netlist and testbench.
2. Run functional simulation and capture waveforms.
3. Upload waveform snapshots and code to GitHub.
**Deliverable**:
- GitHub repo with waveforms and simulation files.
## Week 5
## Building a 5-Stage Pipeline Processor
**Objective**:
Implement a pipelined RISC-V processor.
**Tasks**:
1. Refer to detailed lab lectures on VSDIAT.
2. Build a 5-stage pipelined processor.
3. Append your initials to the clock signal name.
4. Upload simulation files and waveform snapshots.
**Deliverable**:
GitHub repo with design files, documentation, and waveforms.
## Week 6
## BabySoC Integration and Functional Verification
**Objective**:
Integrate rvmyth with BabySoC and verify outputs.
**Tasks**:
1. Install required tools (Icarus Verilog, GTKWave, Yosys, OpenSTA).
2. Download BabySoC files and edit the top-level Verilog to integrate rvmyth.
3. Simulate and capture waveforms for PLL, DAC, and 10-bit outputs.
4. Ensure username and date are visible in the snapshots.
**Deliverable**:
GitHub repo with integrated design and waveform outputs.
## Week 7
## RISC-V Synthesis and Functional Comparison
**Objective**:
Perform synthesis and compare functional and synthesized outputs.
**Tasks**:
1. Synthesize the RISC-V design.
2. Compare functional and synthesized waveforms for the first 20 cycles.
3. Capture and upload snapshots showing standard cells in GTKWave.
**Deliverable**:
GitHub repo with comparisons and synthesis snapshots.
## Week 8
## Timing Analysis and STA
**Objective**:
Perform Static Timing Analysis (STA) on RISC-V design.
**Tasks**:
1. Set clock period, setup/hold uncertainties, and clock/data transitions.
2. Run STA using OpenSTA for all timing corners.
3. Upload snapshots of:
   - SDC file.
   - Setup and hold timing reports.
   - WNS/WHS table and graph.
**Deliverable**:
GitHub repo with detailed STA analysis and graphs.
## Week 9
## Advanced Physical Design Using OpenLane
**Objective**:
Understand advanced physical design workflows.
**Tasks**:
1. Complete the ‚ÄúAdvanced Physical Design using OpenLane‚Äù workshop.
2. Document all labs and workflows, including:
   - Routed database.
   - Quality of Results (QoR).
   - Heatmap analysis.
3. Upload detailed documentation to the GitHub repo.
**Deliverable**:
GitHub repo with detailed OpenLane design analysis and documentation.
## Week 10
## SoC Design Implementation Using OpenROAD
**Objective**:
Perform SoC design implementation using OpenROAD.
**Tasks**:
1. Install OpenROAD flow scripts on your local machine.
2. Study and document:
   - Basic OpenROAD flow setup.
   - Macro flow setup.
3. Include Routed Database, QoR analysis, and Heatmap visualization for BabySoC.
4. Ensure detailed documentation is included in the GitHub repo.
**Deliverable**:
GitHub repo with SoC implementation project files and analysis.
## Final Submission
Ensure the GitHub repository is complete with:
- Organized folders for each week‚Äôs tasks.
- Detailed README files for every task.
- Clear documentation and snapshots.
- All waveforms and comparison graphs.
## Curriculum
Program Week-wise Content Breakdown:
- Week 1 : Foundations of VLSI Design
- Introduction to Verilog RTL Design and Synthesis.
- Timing Libraries (QTMs/ETMs), Hierarchical vs Flat Synthesis, Efficient Flop Coding Styles.
- Combinational and Sequential Optimizations.
- Week 2 : Synthesis and Optimization
- Gate-Level Synthesis (GLS), Blocking vs Non-Blocking, Synthesis-Simulation Mismatch.
- Optimization in Synthesis.
- Week 3 : Simulation and Constraints
- Pre-Synthesis and Post-Synthesis Functionality Simulation with PPA Calculation.
- Basic SDC (Synopsys Design Constraints) Constraints.
- Advanced SDC Constraints.
- Week 4 : Advanced Design and Analysis
- Constraint Development for Design.
- Introduction to Static Timing Analysis (STA) and the Importance of MOSFETs in STA/EDA.
- Week 5 : In-Depth CMOS Analysis
- Basics of NMOS Drain Current (Id) vs Drain-to-Source Voltage (Vds).
- Velocity Saturation and Basics of CMOS Inverter Voltage Transfer Characteristic (VTC).
- CMOS Switching Threshold and Dynamic Simulations.
- CMOS Noise Margin Robustness Evaluation.
- CMOS Power Supply and Device Variation Robustness Evaluation.
- Week 6 : Post-Synthesis Evaluation
- Post Synthesis STA Checks for Design on Different Process Corners (ss, ff, tt).
- Week 7 : EDA, PDK, and Floorplanning
- Inception of EDA and PDK.
- Understanding the Importance of Good Floorplan vs Bad Floorplan and Introduction to Library Cells.
- Design and Characterization of a Library Cell Using a Layout Tool and Spice Simulator.
- Pre-Layout Timing Analysis and Importance of Good Clock Tree.
- Final Steps for RTL2GDS.
- Week 8 : Finalizing the Design
- Full RTL2GDS for Design.
- Post Placement Pre CTS (Clock Tree Synthesis) STA Checks for Design on Different Corners and Comparison with Post-Synthesis.
- Week 9 : Comprehensive STA Checks
- Post CTS Pre-Layout STA Checks for Design on Different Corners and Comparison with Pre-CTS.
- Week 10 : Final Evaluations
- Post Layout STA Checks for Design on Different Corners and Comparison with Pre-Layout.
Join us for this transformative journey and turn your fascination into tangible skills in the ever-evolving world of IC design!
## Delivery Mode
We‚Äôve tailored every aspect of the program to ensure an effective and enjoyable learning journey:
### Labs at Your Convenience
Practical Get hands-on experience with our easy-to-access labs, available through a virtual box image.
We‚Äôll provide clear, step-by-step instructions to help you set up and make the most of these labs, starting one day before the program kicks off.
### Insightful Lectures on an Innovative Platform
Discover the intricacies of Physical Design with our comprehensive lectures, hosted on the VSD-IAT LMS platform.
This intuitive platform not only gives you access to all necessary course materials but also allows you to explore the content at a pace that suits you.
### Round-the-Clock Q&A Support
Have questions or need clarifications? Our team of instructors and Teaching Assistants (TAs) are available
24/7 on Slack during the 5-day program.
We‚Äôre here to assist you whenever you need it, ensuring a smooth learning experience.
### Daily Check-in Calls for Direct Interaction
Join us for a daily one-hour call, a perfect opportunity to address any immediate concerns, discuss challenges, and get direct guidance from our instructors and TAs.
These calls are designed to keep you connected and supported throughout your learning journey.
## Instructor Profile
Meet Your Guides to the World of VLSI Design
Kunal Ghosh
Timothy Edwards
Mohammed Shalan
Kunal Ghosh
![](https://vsdsquadron.vlsisystemdesign.com/wp-content/uploads/2024/01/KunalVSDSQ_300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of **VLSI System Design (VSD) Corp. Pvt. Ltd**., stands at the forefront of online open-source EDA and hardware design education, particularly in the realm of RISC-V.
With a portfolio of **50 top-tier VLSI online courses**, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality open-source Analog/Digital IPs, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he specialized in **VLSI**& **Nano-electronics**, with a focus on **sub-100nm Electron Beam Lithography** Optimization techniques.
Timothy Edwards
Mohammed Shalan
## FAQ
### What‚Äôs the cost to register?
### Can I participate according to my schedule?
Absolutely! The program is hosted on the VSD-IAT cloud platform, offering flexibility to log in at your convenience. The platform is accessible 24 hours a day during the ten weeks duration of the program.
### I‚Äôm a second-year engineering student. Is this program suitable for me?
Definitely! We welcome learners of all ages and backgrounds. Our previous RISC-V program included students as young as those in 8th grade. This program, while advanced in title, starts with the basics to ensure a solid foundational understanding.
### Can experienced system designers join to refresh their knowledge?
This program is primarily designed for newcomers to the field of VLSI. However, experienced professionals interested in sharing their expertise with students are more than welcome to join.
### Will I have access to the program content after it ends?
Yes, you will receive lifetime access to all lab files. However, access to the videos and the VSD-IAT platform will end with the program.
### Do I need to install any software for the labs?
No, all labs will be conducted on the VSD-IAT cloud platform using a Linux Terminal with all necessary tools pre-installed. Post-program, we will provide scripts for you to install these tools on your own computer for further practice and revision.
### How are the labs distributed for this program?
Labs will be shared via a virtual box image. You‚Äôll receive detailed instructions on accessing and using this image a day before the program starts.
### What platform is used for the lectures?
Lectures will be delivered through the VSD-IAT LMS platform. This platform allows you to access course materials and interact with the content at your own pace.
### Is there support available during the program?
Yes, our instructors and Teaching Assistants are available 24/7 on Slack throughout the 10 week program to answer questions, provide clarifications, and help.
### Is there a specific time for addressing urgent issues?
Indeed, there‚Äôs a daily one-hour sync-up call during the program. This is a valuable time for discussing any immediate issues, challenges, and for receiving direct guidance from instructors and TAs.
### Is the program flexible for asynchronous participation?
Yes, the program is hosted on a cloud-based platform, allowing you to access materials and complete tasks at your convenience, ensuring flexibility in your learning schedule.
## Terms & Conditions
If you are not available to attend the program, Raise refund request before the last day of registration date in Indian Standard Time zone for the training/workshop/design program.
**Last date to raise refund request**‚Äì¬†**(2 Nov 2024 11:59 PM IST)**
All refunds will be processed within 10 working days after the refund request is approved by VSD.
Please read Terms and Condition Policy :¬†**[https://www.vlsisystemdesign.com/terms-and-conditions/](https://www.vlsisystemdesign.com/terms-and-conditions/)**
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Program Date
[36,580](https://rzp.io/rzp/vsdhdpINR2025)
[450](https://rzp.io/rzp/vsdhdpUSD2025)
- 3 Months
00Days
00Hours
00Minutes
00Seconds
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/hdp/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/hdp/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/hdp/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/hdp/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/hdp/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 57. VSDOpen2023: Think BIG with the RISC-V Product Development Hackathon ‚Äì A Call to Young India! {#vsdopen2023-think-big-with-the-risc-v-product-development-hackathon-a-call-to-young-india}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsdopen2023-think-big-with-the-risc-v-product-development-hackathon-a-call-to-young-india/](https://www.vlsisystemdesign.com/vsdopen2023-think-big-with-the-risc-v-product-development-hackathon-a-call-to-young-india/)
**Word Count:** 209

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![RPdH 2023banner1](https://www.vlsisystemdesign.com/wp-content/uploads/2023/09/RPdH%202023banner1-1024x576.png)
# VSDOpen2023: Think BIG with the RISC-V Product Development Hackathon ‚Äì A Call to Young India!
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
[PrevPrevious](https://www.vlsisystemdesign.com/from-efy-magazine-to-vsdsquadron-vsds-journey-through-the-electronics-interview-circuit/)
[NextNext](https://www.vlsisystemdesign.com/vsdopen2023-where-risc-v-dreams-turn-into-product-reality/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsdopen2023-think-big-with-the-risc-v-product-development-hackathon-a-call-to-young-india/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 58. VSDOpen2023: Where RISC-V Dreams Turn into Product Reality {#vsdopen2023-where-risc-v-dreams-turn-into-product-reality}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsdopen2023-where-risc-v-dreams-turn-into-product-reality/](https://www.vlsisystemdesign.com/vsdopen2023-where-risc-v-dreams-turn-into-product-reality/)
**Word Count:** 197

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2023/10/Slide1-1024x576.jpg)
# VSDOpen2023: Where RISC-V Dreams Turn into Product Reality
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
[PrevPrevious](https://www.vlsisystemdesign.com/vsdopen2023-think-big-with-the-risc-v-product-development-hackathon-a-call-to-young-india/)
[NextNext](https://www.vlsisystemdesign.com/14-30/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsdopen2023-where-risc-v-dreams-turn-into-product-reality/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 59. VSDSquadron {#vsdsquadron}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsdsquadron/](https://www.vlsisystemdesign.com/vsdsquadron/)
**Word Count:** 1,350

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSDSquadron
## RISC-V and VLSI Educational Board
### One¬†Chip   One¬†Board   One¬†Lab¬†Setup with Open Tool Chain
![VSDSquadron Box](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Box.JPG)
![VSDSquadron Main GF180 Front](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Main%20GF180%20Front.JPG)
![VSDSquadron Main GF180 Back](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Main%20GF180%20Back.JPG)
![VSDSquadron Box](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Box.JPG)
![VSDSquadron Main GF180 Front](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Main%20GF180%20Front.JPG)
## Overview
**VSDSquadron**, a cutting-edge development board based on the RISC-V architecture that is fully open-source. This board presents an exceptional opportunity for individuals to learn about RISC-V and VLSI chip design utilizing only open-source tools, starting from the RTL and extending all the way to the GDSII. The possibilities for learning and advancement with this technology are limitless.
Furthermore, the RISC-V chips on these boards should be open for VLSI chip design learning, allowing you to explore PNR, standard cells, and layout design. And guess what? VSDSquadron is the perfect solution for all your needs! With its comprehensive documentation and scalable labs, thousands of students can learn and grow together. The VSDSquadron is an educational kit with general-purpose interfaces‚ÄØthat enables you to evaluate features of RISC-V ISA.
[VSDSquadron Datasheet](https://www.vlsisystemdesign.com/wp-content/uploads/2022/09/vsdsquadron_specs_v1.pdf)
## What is VSDSquadron?
### Development Board
An educational kit and cutting-edge development board. With general-purpose interfaces that enables to evaluate features of RISC-V ISA
### Opportunity
An exceptional opportunity for individuals to learn about RISC-V and VLSI chip design utilizing only open-source tools.
### Gateway to RISC-V Programming
VSDSquadron labs are designed to get started with RISC-V programming, synthesis, physical design, and circuit design.
### Industry-Grade Educational Content
Kit includes RISC-V Programming and VLSI Chip Design industry grade educational content.
### Build Application
The VSDSquadron board comes with a minimum of 10 GPIOs, which makes it ideal for a diverse range of projects.
### Kit Modules
VSDSquadron Modules covers RISC-V Basics, RTL Design and Synthesis, Physical Design, Circuit design and SPICE simulations.
## Kit Includes
**Gain lifetime access** to comprehensive RISC-V Programming and VLSI Chip Design educational content with the release of the new VSDSquadron board, featuring over 10 GPIOs for diverse projects. This package includes extensive labs and theory modules covering RISC-V ISA, GNU compiler toolchain, integer arithmetic, circuit design, and SPICE simulations, aimed at enhancing skills from basics to advanced levels. Pre-order to be among the first to dive into this rich learning experience and elevate your RISC-V programming and chip design capabilities.
## Board Features
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Key-features-1.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Key-features-1.jpg)
## Labs Overview
Designed for beginners in RISC-V programming, synthesis, physical design, and circuit design, the labs come with pre-compiled packages of necessary tools and PDKs, recommending Ubuntu 20.04 or newer for optimal performance.
## Theory Modules
The course emphasizes the importance of using the provided precompiled tools to avoid discrepancies with lecture videos, covering topics such as RISC-V Basics, RTL Design and Synthesis, Circuit Design and SPICE simulations, and Physical Design.
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/flow-1.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/flow-1.png)
## Curriculum
- VLSI Ed-Tech Introduction
- Introduction to RISC-V ISA and GNU compiler toolchain
- Introduction to ABI and basic verification flow
- Need for IP design
- IP design Prerequsite - Basics of NMOS Drain current (Id) vs Drain-to-source Voltage (Vds)
- IP design Prerequsite - Velocity saturation and basics of CMOS inverter VTC
- IP design Prerequsite - CMOS Switching threshold and dynamic simulations
- IP design Prerequsite - CMOS Noise Margin robustness evaluation
- IP design Prerequsite - CMOS power supply and device variation robustness evaluation
- Analog IP design example
- Introduction to Macros
- Introduction to Verilog RTL design and Synthesis
- Timing libs, hierarchical vs flat synthesis and efficient flop coding styles
- Combinational and sequential optmizations
- GLS, blocking vs non-blocking and Synthesis-Simulation mismatch
- Inception of open-source EDA, OpenLANE and Sky130 PDK
- Good floorplan vs bad floorplan and introduction to library cells
- Design library cell using Magic Layout and ngspice characterization
- Pre-layout timing analysis and importance of good clock tree
- Final steps for RTL2GDS using tritonRoute and openSTA
- Mixed Signal SoC Design and Full Chip RTL2GDS
- Project Work - Chip Testing planning
- Project Work -Using ‚ÄúVSDSqaudron‚Äù development of‚ÄØ RISC-V application
## Projects
## Semicon India Aug 2023 Gujarat
## 7 Segment LED Counter
## Line Follower Robot
## Home Automation
## Pan India RISCV Roadshow on VSDSquadron
## Schematic
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/squadron-3A_Schematic-1-1024x791.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/squadron-3A_Schematic-1.png)
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Boards
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD_Squadron1-TBG.png)
### VSDSquadron RISC-V and VLSI Chip Design Educational Board
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD_mini-TBG-e1707895327660.png)](https://www.vlsisystemdesign.com/vsdsquadronmini/)
### [VSDSquadron Mini RISC-V Development kit](https://www.vlsisystemdesign.com/vsdsquadronmini/)
## Buy Now
[‚Çπ ~~25000~~\\
‚Çπ 15000](https://rzp.io/l/vsdsqI)
(FREE Shipping and Exclusive of Taxes)
Exclusive lifetime Access to a comprehensive 40-hour lab intensive module covering RISC-V, VLSI Physical Design, Static Timing Analysis and CMOS Circuit Design
Buy here
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Embleme-Amazon-300x169.jpg)](https://www.amazon.in/dp/B0CLV1TGWP?ref=myi_title_dp)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/INDIAMART.NS-ecf147e0-300x282.png)](https://www.indiamart.com/vlsi-system-design/)
00Days
00Hours
00Minutes
00Seconds
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/vsdsquadron/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/vsdsquadron/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/vsdsquadron/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/vsdsquadron/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsdsquadron/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 60. VSDSquadronFM {#vsdsquadronfm}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsdsquadronfm/](https://www.vlsisystemdesign.com/vsdsquadronfm/)
**Word Count:** 1,676

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## **VSDSquadron FM (FPGA Mini)**  Compact and Versatile Prototyping Solution
The¬†**VSDSquadron FPGA Mini (FM)**¬†is a compact and low-cost development board designed for FPGA prototyping and embedded system projects. This board provides a seamless hardware development experience with an integrated programmer, versatile GPIO access, and onboard memory, making it ideal for students, hobbyists, and developers exploring FPGA-based designs.
[Datasheet](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/datasheet.pdf)
![VSDSquadron Box](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Box.JPG)
![VSDSquadron FPGA Mini Front](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20FPGA%20Mini%20Front.JPG)
![VSDSquadron FPGA Mini Back](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20FPGA%20Mini%20Back.JPG)
![VSDSquadron Box](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Box.JPG)
![VSDSquadron FPGA Mini Front](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20FPGA%20Mini%20Front.JPG)
## **VSDSquadron FM (FPGA Mini)**  Compact and Versatile Prototyping Solution
The¬†**VSDSquadron FPGA Mini (FM)**¬†is a compact and low-cost development board designed for FPGA prototyping and embedded system projects. This board provides a seamless hardware development experience with an integrated programmer, versatile GPIO access, and onboard memory, making it ideal for students, hobbyists, and developers exploring FPGA-based designs.
[Projects](https://www.vlsisystemdesign.com/vsdsquadronmini/#projects)
[Datasheet](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/datasheet.pdf)
[![Box Design VSDSquadron FPGA Mini](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/Box%20Design%20VSDSquadron%20FPGA%20Mini.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/Box%20Design%20VSDSquadron%20FPGA%20Mini.png)
[![VSDSQFM1](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/VSDSQFM1.jpeg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/VSDSQFM1.jpeg)
[![VSDSQFM](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/VSDSQFM.jpeg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/VSDSQFM.jpeg)
[![Box Design VSDSquadron FPGA Mini](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/Box%20Design%20VSDSquadron%20FPGA%20Mini.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/Box%20Design%20VSDSquadron%20FPGA%20Mini.png)
[![VSDSQFM1](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/VSDSQFM1.jpeg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/12/Photos/VSDSQFM1.jpeg)
## Overview
The¬†**VSDSquadron FPGA Mini (FM)**¬†is a compact and low-cost development board designed for FPGA prototyping and embedded system projects. This board provides a seamless hardware development experience with an integrated programmer, versatile GPIO access, and onboard memory, making it ideal for students, hobbyists, and developers exploring FPGA-based designs.
## Key Features
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Key-Features-FBGA-Chip.jpg)
### FPGA Chip
Lattice UltraPlus ICE40UP5K FPGA with 5.3K LUTs for logic implementation
1Mb SPRAM, 120Kb DPRAM for efficient memory management
8 Multipliers for DSP and complex arithmetic operations
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Key-Features-Connectivity.jpg)
### Connectivity
FTDI FT232H USB-to-SPI for programming and communication
All FTDI test points accessible for debugging
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Key-Features-GPIO.jpg)
### General Purpose I/O (GPIO)
32 FPGA GPIOs easily accessible for rapid prototyping.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Key-Features-3.jpg)
### Memory
4MB SPI flash for data storage and configuration
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Key-Features-6.jpg)
### LED Indicators
RGB LED for status indication and custom use cases
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Key-Features-Power1.jpg)
### Power Regulation
Onboard 3.3V and 1.2V regulators with external supply option
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/Key-Features-5.jpg)
### Compact Form Factor
Dimensions: 57mm x 29mm
Lightweight and portable for education and development purposes
## Kit Contents
- 1 x VSDSquadron FPGA Mini (FM) board
- Getting Started Guide and Software Support Links
## Block Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/VSDSquadron-FPGA-Mini-FM-board-Block-Diagram.png)
### VSDSquadron FPGA Mini (FM) Board Block Diagram
The VSDSquadron FPGA Mini integrates the **ICE40UP5K-SG48ITR FPGA, FTDI FT232H** controller, and supporting components for a complete development setup.
## Tech Specs
|     |     |
| --- | --- |
| **Name** | **ICE40UP5K-SG48ITR Specification** |
| Technology Node | 40 nm |
| Logic Cells | 5,280 |
| Flip-Flops | 4,960 |
| SRAM Blocks | 120 kbits |
| DSP Blocks | None |
| Package Type | SG48 |
| I/O Pins | 39 |
| I/O Standards Supported | LVCMOS, LVDS |
| Maximum Operating Frequency | 133 MHz |
| Clock Sources | Internal oscillator and external clock |
| Core Voltage | 1.2V |
| I/O Voltage | 3.3V, 2.5V, 1.8V |
| Onboard Memory | 1Mb SPRAM, 120Kb DPRAM |
| Operating Temperature Range | -40¬∞C to 85¬∞C |
| Development Tools | Project Icestorm, Yosys, and NextPNR tools |
## Getting Started
- Software Tools Required: Project Icestorm, Yosys, NextPNR
- Programming: Onboard FTDI FT232H enables USB-based programming.
- First Project: A preloaded "blink LED" example included for quick testing.
## Use Cases
- FPGA Prototyping and Learning
- Embedded System Design
- Digital Logic Development
- Hardware Security Prototyping
- Signal Processing Experiments
## Documentation and Support
- Datasheet: \[Link to full PDF\]
- [Online Support: **VSD Slack Channel**](https://vsdsquadron.slack.com/)
- [Contact: **vsd@vlsisystemdesign.com**](mailto:vsd@vlsisystemdesign.com)
## Innovative project examples VSDSquadron FPGA Mini (FM)
## Digital Logic Projects
- Binary Counter with 7-Segment Display: Display a binary counter on a 7-segment display using the GPIO pins.
- Traffic Light Controller: Implement a traffic light control system with timing logic and LED indicators.
- Frequency Divider Circuit: Develop a clock frequency divider to generate different clock signals from a primary clock input.
## Embedded Systems and Peripherals
- SPI-based Sensor Interface: Connect and read data from SPI-based sensors such as a temperature sensor or accelerometer using GPIO pins.
- UART Communication Module: Develop a UART module for serial communication with a PC using the FTDI FT232H interface.
- PWM Motor Control: Generate PWM signals to control the speed of a DC motor.
## Arithmetic and Signal Processing
- 16-bit ALU (Arithmetic Logic Unit): Design a basic ALU supporting operations like addition, subtraction, AND, OR, and XOR.
- Digital Signal Filter: Implement a low-pass FIR filter for basic audio or signal filtering applications.
- 4-bit Multiplier: Build a hardware multiplier using the available DSP blocks.
## FPGA-based Computing and Control:
- Finite State Machine (FSM): Implement an FSM for vending machines or elevator control logic.
- Keypad and LCD Interface: Design an FPGA-based system that interacts with a keypad and displays outputs on an LCD screen.
- Real-time Clock (RTC): Create a real-time clock using external crystal oscillators and the FPGA counters.
## Graphics and Display Projects
- VGA Signal Generator: Generate basic VGA video signals to display patterns on a monitor.
- LED Matrix Scroller: Control a grid of LEDs to display scrolling text or patterns.
- Simple Animation Engine: Use the FPGA's logic for simple pixel-based animations on a graphical display.
## RISC-V and Soft Processor Cores
- RISC-V Soft Core Implementation: Implement a minimal RISC-V soft core processor using the available LUTs.
- Simple CPU Design: Develop a basic CPU capable of running simple assembly instructions and handling GPIO.
## Cryptography and Security:
- AES Encryption Core: Develop a basic AES encryption engine for secure data transmission experiments.
- Random Number Generator: Implement a basic RNG for security purposes or testing.
## Machine Learning and AI on FPGA
- TinyML with Quantized Models: Load a quantized neural network model and perform basic inferencing tasks like digit recognition using the available multipliers
- Edge AI for Image Processing: Implement a basic edge detection algorithm for real-time image filtering.
## Educational and Training Projects
- FPGA Training Board: Create a demonstration board showcasing multiple small projects like a clock, counter, and GPIO handling.
- Digital Logic Trainer: Implement a system for hands-on training with basic gates, flip-flops, and combinational circuits.
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Registration Fees
[‚Çπ2599](https://rzp.io/rzp/vsdsqfmsept25)
[$37](https://rzp.io/rzp/vsdsqfmsept25USD)
Excluding GST, Shipping Cost and Custom Duty Tax
Also available on
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Amazon-Logo-1024x576.png)](https://www.amazon.in/dp/B0DWMTMV4B)
FREE Internship will start on
- 17 Sep 2025
22Days
22Hours
43Minutes
28Seconds
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/66c82983-84ce-4097-954e-acee89970ca6.webp)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/66c82983-84ce-4097-954e-acee89970ca6.webp) Master RTL Design & Synthesis = ‚Çπ1800
**+**
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSDSquadron_FPGA_Mini_Front-TBG-Landscape-e1739339456296.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSDSquadron_FPGA_Mini_Front-TBG-Landscape-e1739339456296.png) VSDSquadronFPGA Mini = ‚Çπ2599
**Offer Price**
[~~$62~~ **$55**](https://rzp.io/rzp/rtlfmbunldeUSD)
[~~‚Çπ4399~~ **‚Çπ3799**](https://rzp.io/rzp/rtlfmbundleINR)
**## Media Coverage**
**VSD Team interview taken by DD News at SEMICON India 2024 - YouTube**
**[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)**
**VLSI System Design**
**[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)**
**VLSI System Design**
**Watch later**
**Share**
**Copy link**
**Info**
**Shopping**
**Tap to unmute**
**If playback doesn't begin shortly, try restarting your device.**
**More videos**
**## More videos**
**You're signed out**
**Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.**
**CancelConfirm**
**Share**
**Include playlist**
**An error occurred while retrieving sharing information. Please try again later.**
**[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)**
**0:00**
**0:00 / 1:03**
**‚Ä¢Live**
**‚Ä¢**
**## VSD Team interview taken by DD News at SEMICON India 2024**
**## RISC-V Roadshow on SHAKTI Ideology**
**![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)**
**![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)**
**VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/vsdsquadronfm/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**### [Innovation & Education Unite](https://www.vlsisystemdesign.com/vsdsquadronfm/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)**
**### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)**
**Job Roles, Convergence With Embedded Systems, and Startups**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)**
**### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)**
**VSD showcased at Semicon India 2023**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/vsdsquadronfm/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/vsdsquadronfm/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)**
**VSDSquadron Educational board on Tamil News channel**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)**
**### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)**
**5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)**
**### [Sahyadri College](https://varthaloka.com/22859%20)**
**Karnataka VLSI roadshow at Sahyadri College, Mangalore**
**## VSD Statistics**
**0**
**### Online Beginner Course**
**0**
**### RTL GDSII VSD-IAT Workshop**
**0**
**### VSD Community Based Silicon Tape Out**
**0**
**### Analog & Mixed Signal IPs**
**0**
**### VSDOpen Online Conference**
**0**
**### Unique Global students**
**0**
**### VSD Hackathon Participants**
**0**
**### VSDSquadron Educational and Dev Kit**
**## VSD - Supporters**
**[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)**
**[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)**
**[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)**
**[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)**
**[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)**
**[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)**
**[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)**
**[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)**
**[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)**
**[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)**
**[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)**
**[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)**
**[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)**
**[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)**
**[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)**
**[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)**
**[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)**
**[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)**
**[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)**
**[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)**
**[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)**
**[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)**
**[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)**
**[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)**
**[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)**
**[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)**
**[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)**
**[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)**
**[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)**
**[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)**
**[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)**
**[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)**
**#### Quick Link**
**- [Home](https://www.vlsisystemdesign.com/)**
**- [Products](https://www.vlsisystemdesign.com/vsd_products/)**
**- [Blogs](https://www.vlsisystemdesign.com/blogs/)**
**- [About Us](https://www.vlsisystemdesign.com/about-us/)**
**HTML**
**Stay Tuned to VSD Updates**
**![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)**
**- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)**
**- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)**
**- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)**
**[Back To Top](https://www.vlsisystemdesign.com/vsdsquadronfm/# "Back To Top")**
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 61. VSDSquadronPRO {#vsdsquadronpro}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsdsquadronpro/](https://www.vlsisystemdesign.com/vsdsquadronpro/)
**Word Count:** 1,255

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSDSquadron PRO
## Powered by SiFive
Transform Embedded Learning with Edge AI & RISC-V
[Datasheet](https://www.vlsisystemdesign.com/wp-content/uploads/2024/10/datasheet.pdf)
![VSDSquadron Pro Stand - Landscape](https://www.vlsisystemdesign.com/wp-content/uploads/2025/06/VSDSquadron-Pro-Stand-Landscape.jpg.webp)
![VSDSquadron Box](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Box.JPG)
![VSDSquadron Pro Front](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Pro%20Front.JPG)
![VSDSquadron Pro Stand - Landscape](https://www.vlsisystemdesign.com/wp-content/uploads/2025/06/VSDSquadron-Pro-Stand-Landscape.jpg.webp)
![VSDSquadron Box](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Box.JPG)
## Overview
Welcome to the future of hands-on innovation the VSDSquadronPRO board is tailored for students, developers, and enthusiasts looking to explore AI, ML, IoT, and edge computing. Powered by SiFive FE310-G002 RISC-V SoC. This development board offers a comprehensive platform for tackling complex embedded systems challenges with ease.
## Key Features & Benefits
- Tailored for IoT and Edge Computing- Designed with students in mind, the FE310-G002 SoC offers the perfect environment to explore connected devices and real-time data processing.
- High-Performance SiFive E3 Core- Featuring a 32-bit RV32IMAC core, this board provides a real-world learning experience with a focus on computational efficiency.
- Debug-Friendly Architecture- The board supports RISC-V Debug Specification 0.13, making it easy to troubleshoot and enhance code through hands-on experimentation.
- Memory to Power Innovation- With 16KB L1 Instruction Cache and 16KB SRAM, users can process data efficiently and experience smooth development workflows.
- Flexible and Power-Efficient Clock Generation- On-chip oscillators and PLLs provide dynamic system timing, ideal for projects demanding precise frequency control.
- Rich Peripheral Support- Explore with a variety of peripherals like UARTs, I2C, QSPI, and PWM, enabling the creation of versatile embedded systems.
- Designed for Low-Power Applications- Multiple power domains and low-power standby modes ensure the board is ready for energy-efficient projects.
## 2-Week Intensive Internship
### Edge AI Deployment Lab
Hands-on experience deploying AI models on ultra-low-power RISC-V microcontrollers
### **Task 1:**  **Hardware Setup & Validation**
- [Install RISC-V toolchain](https://vsd-labs.sgp1.cdn.digitaloceanspaces.com/vsd-labs/VSDSquadronPRO.tar.gz)
- Blink LED & verify UART
### **Task 2:**  **Baseline Model Training**
- Load weights into bitnet\_main.c
- Run inference ‚Üí output via UART
### **Task 3:**  **Model Optimization Cycle**
- Tune layers/neurons for accuracy
- Adjust training parameters
- Quantize weights ‚Üí calculate memory
- Reiterate for optimal accuracy/memory
### **Task 4:**  **MCU Integration**
- Load weights into bitnet\_main.c
- Run inference ‚Üí output via UART
### **Task 5:**  **Inference Optimization**
- Profile memory/speed
- Implement fixed-point math
- Test with 16x16 manual input
### **Task 6:**  **Full Deployment (28√ó28)**
- End-to-end pipeline
- Documentation
## Specifications
|     |     |
| --- | --- |
| **Component** | **Details** |
| Microcontroller | FE310-G002 (SiFive), 32-bit RISC-V core |
| USB Connector | USB 2.0 Type-C |
| GPIO Pins | 19 Digital I/O, 9 PWM |
| UART | 2 UART interfaces |
| I2C | 1 I2C interface |
| SPI | Quad-SPI Flash Interface |
| Memory | 32 Mbit ISSI SPI Flash |
| Clock Speed | Processor at 320 MHz |
| Power Input | 5V via USB-C |
| Dimensions | 84 mm x 52 mm |
## What‚Äôs in the Box?
- 1 x VSDSquadron PRO RISC-V Development Board
- Preloaded with the SiFive Essential E3 CPU core and ready for immediate use.
## Get Started in 3 Simple Steps
- **1**. Install Required Drivers- Download Zadig to ensure smooth connection for your development board.
- **2**. Setup Freedom Studio- Extract the software package and configure your development workspace for RISC-V programming.
- **3**. Run Example Programs- Start with the sifive-welcome program to verify your setup. Explore the debug configurations and begin creating your own projects.
## Designed for Seamless Debugging
- The VSDSquadron PRO features built-in support for OpenOCD debugging sessions, allowing smooth transitions from coding to hardware testing. With the blink of a built-in LED on successful code execution, this board provides instant feedback.
## Support & Resources
- Need help or more information? We‚Äôve got you covered.
- **Email Support**:
- [vsd@vlsisystemdesign.com](mailto:%20vsd@vlsisystemdesign.com)
- [**Documentation & Resources**: FE310-G002 Manual (Click here to view)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/09/fe310-g002-v1p5.pdf)
## Buy Now
[3999](https://pages.razorpay.com/vsdsqproSEP25)
Excluding GST, Shipping Cost and¬†Custom Duty Tax
- Last Date : 9 Sep 2025
**2 Weeks Internship**(Complimentary)
15Days
22Hours
48Minutes
17Seconds
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/vsdsquadronpro/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/vsdsquadronpro/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/vsdsquadronpro/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/vsdsquadronpro/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsdsquadronpro/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 62. Verifying The Functionality of VSD Mini Squadron Board By Implementing a Centade (0-99) BCD Counter {#verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter/](https://www.vlsisystemdesign.com/verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter/)
**Word Count:** 861

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/BCD-Counter-1024x818.png)
# Verifying The Functionality of VSD Mini Squadron Board By Implementing a Centade (0-99) BCD Counter
## BCD
**BCD**¬†stands for¬†_**Binary-Coded Decimal**_. A BCD counter is a type of counter used in digital electronics and computing to represent decimal numbers using binary-coded decimal format. In BCD format, each decimal digit (0-9) is represented by a 4-bit binary code.
Example:
- Decimal¬†`0`¬†is represented as¬†**`0000`**¬†in BCD.
- Decimal¬†`4`¬†is represented as¬†**`0100`**¬†in BCD.
- Decimal¬†`15`¬†is represented as¬†**`0001 0101`**¬†in BCD.
## The Counter
* * *
### Overview
Counters are fundamental components in digital electronics that are used to count, sequence, or track events. They play a crucial role in various electronic systems and have several applications across different fields including Frequency measurement & division, Event counting and monitoring etc,. I have created a BCD counter that counts from 0 to 99. When a push button (which act as clock) is pressed, the counter increments by one.
### Components Required
- VSD Mini Squadron Board
- 8 LEDs ( 4 Blue & 4 Red )
- Eight 220 ohm Resistors
- Push button switch
- Jumper cables
- Bread board
- USB type-C or a 3.3V DC power source
## Hardware Connections
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/05/BCD-Counter-1024x818.png)
**As we can see from the above image**,
- A push button which act as¬†`trigger`¬†is connected between¬†**`GND`**¬†&¬†**`PD1`**.
- All the 8 LEDs have a common¬†**`GND`**¬†& each of their Anode is connected to a 220 ohms resistors.
- Ports¬†`PC0`¬†to¬†`PC3`¬†forms the¬†`unit`¬†digit & are connected to their respective LEDs with¬†`PC0`¬†being¬†**LSB (Least Significant Bit)**¬†&¬†`PC3`¬†being¬†**MSB (Most Significant Bit)**
- Similarly, Ports¬†`PD2`¬†to¬†`PD5`¬†forms the¬†`tens`¬†digit & are connected to their respective LEDs with¬†`PD2`¬†being¬†**LSB (Least Significant Bit)**¬†&¬†`P`¬†being¬†**MSB (Most Significant Bit)**
### The Code To Program The Board
As we know the VSD Mini Board can be programmed in¬†`embedded C`, below is the C code which programs the board to act as a BCD counter.
#include <ch32v00x.h>
// Define GPIO pins for the LEDs
#define UNIT_LSB_PIN GPIO_Pin_0  // LSB of the units digit
#define UNIT_MSB_PIN GPIO_Pin_3  // MSB of the units digit
#define TENS_LSB_PIN GPIO_Pin_2  // LSB of the tens digit
#define TENS_MSB_PIN GPIO_Pin_5  // MSB of the tens digit
// Function to initialize GPIO pins
void GPIO_Config(void) {
    GPIO_InitTypeDef GPIO_InitStructure;
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD, ENABLE);
    // Configure the reading pin on port D as digital input
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // Input with pull-up
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    // Configure LEDs for units digit on port C as output
    GPIO_InitStructure.GPIO_Pin = UNIT_LSB_PIN | GPIO_Pin_1 | GPIO_Pin_2 | UNIT_MSB_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
    // Configure LEDs for tens digit on port D as output
    GPIO_InitStructure.GPIO_Pin = TENS_LSB_PIN | GPIO_Pin_3 | GPIO_Pin_4 | TENS_MSB_PIN;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
// Function to update the BCD counter display
void UpdateDisplay(uint8_t tens, uint8_t units) {
    GPIO_Write(GPIOC, (GPIO_ReadOutputData(GPIOC) & 0xFFF0) | units); // Write units digit to port C
    GPIO_Write(GPIOD, (GPIO_ReadOutputData(GPIOD) & 0xFFC3) | (tens << 2));  // Write tens digit to port D
// Simple delay function
void delay(uint32_t count) {
    while(count--) {
        __NOP(); // Do nothing (NOP instruction)
int main(void) {
    uint8_t units = 0, tens = 0;
    int prevButtonState = 1; // Initialize to high
    GPIO_Config(); // Configure the GPIO
    while(1) {
        // Read the button state from pin D1
        int buttonState = GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_1);
        // Detect negative edge (1 to 0 transition)
        if(!buttonState && prevButtonState) {
            // Increment the BCD counter
            units++;
            if(units > 9) {
                units = 0;
                tens++;
                if(tens > 9) {
                    tens = 0;
            UpdateDisplay(tens, units); // Update the BCD display
        prevButtonState = buttonState; // Update the previous button state
        delay(10000); // Debounce delay
### Working & Demo Video
The board is programmed to continuously monitor the voltage/state at port¬†`PD1`. Upon detecting a negedge, which is the transition of voltage from 3.3v to 0v, it will increment the counter to the next state. This can be observed in the below video.
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
- [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
[PrevPrevious](https://www.vlsisystemdesign.com/motion-detection-system-using-pir-sensor-and-vsdsquadron-mini/)
[NextNext](https://www.vlsisystemdesign.com/automatic-light-system/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter/# "Back To Top")

---

## 63. Water level monitoring and control in water tank {#water-level-monitoring-and-control-in-water-tank}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
**Word Count:** 871

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Water-level-monitoring-and-control-in-water-tank-Circuit-Connection-Diagram-1024x622.png)
# Water level monitoring and control in water tank
## Water level monitoring and control in water tank
## Introduction
A water level monitoring system uses an ultrasonic sensor to measure the distance to the water surface in a tank. The VSD Squadron Mini Developement Board processes this data to determine the water level. If the level drops below a certain threshold, the system can activate a servo motor to refill the tank. It alerts users with an LED or buzzer when the water level is low, ensuring efficient water management.
## Components Required
-VSD Squadron Mini developement board -Servo motor -HC-SR04 Ultrasonic Sensor -External Power Supply -Bread Board -Jumper Wires
## Circuit Connection Diagram
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Water-level-monitoring-and-control-in-water-tank-Circuit-Connection-Diagram-1024x622.png)
### Table for Pin connection
| HC-SR04 Ultrasonic Sensor | VSD Squadron Mini |
| --- | --- |
| Trigger pin | PD4 |
| Echo pin | PD3 |
| VCC | 3.3V |
| GND | GND |
| Servo Motor | VSD Squadron Mini |
| --- | --- |
| Control pin | PD2 |
| OUT1 | VCC |
| OUT2 | GND |
| BULB | VSD Squadron Mini |
| --- | --- |
| OUT1 | PD6 |
| OUT2 | GND |
# code
#include <ch32v00x.h>
#include <debug.h>
/* PWM Output Mode Definition */
#define PWM_MODE1 0
#define PWM_MODE2 1
/* PWM Output Mode Selection */
#define PWM_MODE PWM_MODE2
/* Threshold distance in cm for water level */
#define WATER_LEVEL_THRESHOLD 10
/* Function to initialize PWM on Timer 1 for the servo motor */
void TIM1_PWMOut_Init(uint16_t arr, uint16_t psc, uint16_t ccp)
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    TIM_OCInitTypeDef TIM_OCInitStructure = {0};
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; // Alternate Function Push-Pull
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
    TIM_TimeBaseInitStructure.TIM_Period = arr;
    TIM_TimeBaseInitStructure.TIM_Prescaler = psc;
    TIM_TimeBaseInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
    TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
    TIM_TimeBaseInit(TIM1, &TIM_TimeBaseInitStructure);
#if (PWM_MODE == PWM_MODE1)
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
#elif (PWM_MODE == PWM_MODE2)
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
#endif
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
    TIM_OCInitStructure.TIM_Pulse = ccp;
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
    TIM_OC1Init(TIM1, &TIM_OCInitStructure);
    TIM_CtrlPWMOutputs(TIM1, ENABLE);
    TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Disable);
    TIM_ARRPreloadConfig(TIM1, ENABLE);
    TIM_Cmd(TIM1, ENABLE);
/* Function to configure GPIO Pins */
void GPIO_Config(void)
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    // Pin 3: Input for Ultrasonic sensor echo
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; // Input with Pull-Up
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    // Pin 4: Output for Ultrasonic sensor trigger
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Output Push-Pull
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
    // Pin 6: LED indicator
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; // Output Push-Pull
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
/* Function to trigger the ultrasonic sensor and read the echo duration */
uint32_t Ultrasonic_Read(void)
    uint32_t echoTime = 0;
    GPIO_WriteBit(GPIOD, GPIO_Pin_4, SET); // Setting Trigger Pin to send pulses
    Delay_Us(10); // Pulse Width
    GPIO_WriteBit(GPIOD, GPIO_Pin_4, RESET); // Resetting Trigger Pin
    while (GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_3) == Bit_RESET); // Wait for Echo to go high
    while (GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_3) == Bit_SET) echoTime++; // Measure the time Echo is high
    return echoTime;
/* Function to calculate distance from echo time */
float Calculate_Distance(uint32_t echoTime)
    // Speed of sound in air is 340 m/s or 0.034 cm/us
    // Distance is (time / 2) * speed_of_sound
    return (echoTime / 2.0) * 0.034;
/* Function to control LED blinking */
void Blink_LED(uint8_t times, uint16_t on_time, uint16_t off_time)
    for (uint8_t i = 0; i < times; i++)
        GPIO_WriteBit(GPIOD, GPIO_Pin_6, Bit_SET); // Turn LED on
        Delay_Ms(on_time); // Delay for on_time
        GPIO_WriteBit(GPIOD, GPIO_Pin_6, Bit_RESET); // Turn LED off
        Delay_Ms(off_time); // Delay for off_time
/* Main function */
int main(void)
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
    SystemCoreClockUpdate();
    Delay_Init();
    GPIO_Config();
    USART_Printf_Init(115200); // Initialize debug USART
    while (1)
        uint32_t echoTime = Ultrasonic_Read();
        float distance = Calculate_Distance(echoTime);
        printf("Distance: %.2f cm\n", distance); // Print the distance
        if (distance < WATER_LEVEL_THRESHOLD) // If water level is below the threshold
            Blink_LED(3, 200, 100); // Blink LED three times with specified on and off times
            TIM1_PWMOut_Init(100, 480 - 1, 95); // Set PWM to 95% duty cycle to activate the servo motor
        else
            GPIO_WriteBit(GPIOD, GPIO_Pin_6, Bit_RESET); // Turn off LED
            TIM1_PWMOut_Init(100, 480 - 1, 10 ); // Set PWM to 10% duty cycle to deactivate the servo motor
        Delay_Ms(1000); // Wait for 1 second before next reading
# video
[https://github.com/kaushik-97/Tandav\_VSD\_IIITB-Ethical-RISC-V-IoT-Hackathon](https://github.com/kaushik-97/Tandav_VSD_IIITB-Ethical-RISC-V-IoT-Hackathon)
- [Shape Tomorrow‚Äôs Technology Today: ELCIA Hackathon‚Ä¶](https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/)
- [Accelerating the Future of Semiconductor Talent with‚Ä¶](https://www.vlsisystemdesign.com/vsd-iesa/)
- [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
- [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
- [The Future of Chip Design: The Next Generation is‚Ä¶](https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/)
- [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
- [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
- [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
- [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
- [Bluetooth automated smart access](https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/)
[PrevPrevious](https://www.vlsisystemdesign.com/home-safety-system/)
[NextNext](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 64. cmos-circuit-design-spice-simulation-using-sky130-technology {#cmos-circuit-design-spice-simulation-using-sky130-technology}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/cmos-circuit-design-spice-simulation-using-sky130-technology/](https://www.vlsisystemdesign.com/cmos-circuit-design-spice-simulation-using-sky130-technology/)
**Word Count:** 2,512

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## CMOS Circuit Design Spice Simulation
## Cloud based Workshop
## (Duration - 10 Days)
Master CMOS circuit design from first principles to advanced robustness analysis in this intensive 10‚Äëdays, hands‚Äëon workshop powered by the open‚Äësource SKY130 technology node. Guided by seasoned VSD instructors, you will model transistors, extract switching‚Äëthresholds, optimize noise margins, and evaluate power‚Äësupply and process variations using professional SPICE flows. High intensity Labs transform theory into measurable plots, while curated reference decks ensure reproducibility long after the course.
Join a global cohort of engineers and graduate with silicon‚Äëready design insight, simulation mastery, and a certificate recognised across international semiconductor ecosystems.¬†**Enroll today**
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/banner-1024x683.png.webp)
## Overview
This workshop is designed to provide a deep understanding of CMOS design fundamentals through SPICE simulations. Over five days, participants will explore the behavior of NMOS and CMOS inverters in different operating regions, evaluate switching thresholds, noise margins, and analyze robustness against supply and device variations. Each session includes hands-on SPICE simulations backed by strong theoretical foundations, making it ideal for learners who wish to master transistor-level circuit behavior.
The global semiconductor resurgence ‚Äì fueled by sovereign‚ÄØCHIPS initiatives, a surging demand for edge‚ÄëAI silicon, and an acute shortage of analog‚Äëmixed‚Äësignal talent ‚Äì has made open, mature‚Äënode platforms like‚ÄØSKY130 the fastest on‚Äëramp from idea to tape‚Äëout. This ten‚Äëday, cloud based online workshop positions you at the heart of that movement, translating industry‚Äëgrade CMOS theory into actionable design insight while leveraging the very PDK that start‚Äëups, national fabs, and university shuttle programs now rely on for first‚Äësilicon success.
Across 10-days, you will dissect device physics, construct parameter‚Äëswept SPICE decks, and benchmark inverter robustness under real‚Äëworld process and voltage variation. Each module pairs concise lectures with guided labs ‚Äì covering velocity‚Äësaturation, noise‚Äëmargin optimisation, dynamic power analysis, and script‚Äëdriven verification ‚Äì so every concept is cemented by plots you generate yourself. Exclusive toolchains, reference designs, and daily design clinics ensure you leave with reusable IP blocks and a repeatable simulation workflow that dovetails directly into open‚Äësource RTL‚Äëto‚ÄëGDS flows such as OpenLane and VSDFlow.
## **5** compelling reasons to join this workshop
- Silicon‚Äëready skills, fast
- Hands‚Äëon SPICE labs with the production‚Äëproven‚ÄØSKY130 PDK
- Parameter sweeps convert formulas into clear, data‚Äëdriven insight
- Workflow mirrors real tape‚Äëout pipelines for zero relearning
- Career‚Äëboosting niche expertise.
- Fills the global analog‚Äëmixed‚Äësignal talent gap highlighted by CHIPS Acts
- Directly maps to edge‚ÄëAI, IoT and automotive IC design needs
- Awards an internationally recognised VSD certificate for your r√©sum√©
- Open‚Äësource acceleration to first silicon.
- Ready‚Äëmade decks plug into OpenLane, VSDFlow and other FOSS stacks
- Includes reusable inverter, buffer and testbench IP blocks
- Post‚Äëcourse community support speeds debug and prototyping
- Designs that thrive under real‚Äëworld variability.
- Analyse noise margins, PVT corners and channel‚Äëlength modulation
- Optimise switching thresholds for low‚Äëpower or high‚Äëspeed targets
- Compare supply‚Äëvoltage and device‚Äësize trade‚Äëoffs with live plots
- Mentorship from industry‚Äëseasoned experts.
- Interactive clinics solve your specific design roadblocks in real time
- Insider fabrication tips connect classroom theory to fab floors
- Network with a global cohort of engineers, startups and recruiters
## Curriculum
- Set Up SKY130 & SPICE Workflow ‚Äì Install the open PDK, configure NGSPICE, and validate your environment with first‚Äërun device plots.
- Master MOSFET Physics & DC Characterization ‚Äì Extract‚ÄØId‚ÄëVds/Vgs curves, explore channel‚Äëlength modulation, and benchmark long‚Äë vs short‚Äëchannel behaviour.
- Decode CMOS Inverter Fundamentals ‚Äì Build inverters, derive switching‚Äëthreshold equations, and create automated scripts for VTC generation.
- Analyse Noise Margins & Robustness ‚Äì Quantify NMH/NML, visualise undefined regions, and optimise (W/L) ratios for clock‚Äëtree or data‚Äëpath targets.
- Evaluate Dynamic Performance ‚Äì Perform transient simulations, calculate rise/fall delays, and profile energy consumption under varying loads.
- Model Power‚ÄëSupply Scaling Effects ‚Äì Sweep VDD from 1.8‚ÄØV to sub‚Äë1‚ÄØV, study gain trade‚Äëoffs, and craft low‚Äëpower design guidelines.
- Probe Process & Device Variation ‚Äì Simulate PVT corners, compare strong/weak transistor scenarios, and predict yield impact.
- Integrate with Open‚ÄëSource Digital Flows ‚Äì Export spice‚Äëverified cells to OpenLane/VSDFlow for RTL‚Äëto‚ÄëGDS hand‚Äëoff.
- Design Review & Debug Clinics ‚Äì Present lab results, receive expert feedback, and refine scripts for future tape‚Äëouts.
- Capstone Mini‚ÄëProject ‚Äì Create and document a SKY130‚Äëready standard‚Äëcell or mixed‚Äësignal block, earning a certificate recognised by industry recruiters.
- Join this workshop and transform deep‚Äëdive simulations into silicon‚Äëready design confidence!
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/promo1-1024x683.png.webp)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/promo1-1024x683.png.webp)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/promo2-1024x683.png.webp)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/promo2-1024x683.png.webp)
## Workshop Daywise Content
## Module 1
## MOSFET Fundamentals‚ÄØ& SPICE Setup
- Install SKY130 PDK and configure‚ÄØNGSPICE
- Review NMOS/PMOS structure, W/L and‚ÄØVt
- Generate‚ÄØId‚ÄëVds /‚ÄØId‚ÄëVgs plots for linear‚ÄØvs‚ÄØsaturation regions
- Interpret key parameters:‚ÄØ¬µ,‚ÄØŒª,‚ÄØCox
## Module 2
## Velocity Saturation‚ÄØ& CMOS Inverter Basics
- Identify short‚Äëchannel effects and critical E‚Äëfield
- Measure Vdsat and velocity‚Äëlimited current
- Construct first CMOS inverter and derive VTC
- Balance PMOS/NMOS sizes for symmetrical switching
## Module 3
## Switching Threshold‚ÄØ& Dynamic Behaviour
- Compute Vm analytically and via SPICE scripts
- Run transient sims to extract rise/fall delays
- Assess load‚Äëcapacitance impact on power & speed
- Create automated delay‚Äëversus‚Äësize sweep
## Module 4
## Noise‚ÄëMargin Robustness Analysis
- Extract NMH/NML and map undefined logic regions
- Evaluate inverter stability under injected glitches
- Optimise (W/L) ratios for clock‚Äëtree reliability
- Formulate design rules for harsh‚Äënoise environments
## Module 5
## Power‚ÄëSupply & Process‚ÄëVariation Evaluation
- Sweep VDD from‚ÄØ1.8‚ÄØV to sub‚Äë1‚ÄØV and chart gain trade‚Äëoffs
- Simulate TT/SS/FF corners to gauge PVT sensitivity
- Compare strong‚ÄëPMOS/weak‚ÄëNMOS vs strong‚ÄëNMOS/weak‚ÄëPMOS
- Derive guard‚Äëband guidelines for high‚Äëyield silicon
## Tools
- NGSpice‚ÄØ+ SKY130‚ÄØPDK ‚Äì Open‚Äësource SPICE engine paired with accurate 130‚ÄØnm device models for all simulations.
- NGSpice Built‚Äëin Plotter ‚Äì Immediate waveform visualisation without external graphing packages.
- VS‚ÄØCode / Vim Netlist Editor ‚Äì Syntax‚Äëhighlighted templates that speed up deck creation and revision.
- Bash‚ÄØ&‚ÄØMake Scripts ‚Äì Automate multi‚Äëcorner sweeps and parameter studies in a single command.
- Git‚ÄØ&‚ÄØGitHub ‚Äì Version‚Äëcontrol every deck, share lab results, and reproduce plots with full traceability.
## Lab Exercises
- MOSFET DC Characterisation ‚Äì Sweep‚ÄØId‚ÄëVds/Vgs to extract‚ÄØVt,‚ÄØ¬µ, and channel‚Äëlength modulation.
- CMOS Inverter VTC Sizing ‚Äì Adjust (W/L) ratios, overlay switching‚Äëthreshold curves, and balance delays.
- Transient Delay Profiling ‚Äì Apply PULSE stimuli, measure tpHL/tpLH, and correlate with load capacitance.
- Noise‚ÄëMargin Exploration ‚Äì Compute NMH/NML, inject glitches, and map safe versus undefined logic regions.
- Supply‚Äë&‚ÄëCorner Sweep ‚Äì Step VDD from‚ÄØ1.8‚ÄØV to‚ÄØ0.6‚ÄØV and run TT/SS/FF corners to derive guard‚Äëband guidelines.
## Projects Covered in the Workshop
- Design & Characterisation of a CMOS Inverter ‚Äì Size PMOS/NMOS pairs, generate VTC plots, and optimise switching‚Äëthreshold and rise/fall delays.
- Noise‚ÄëMargin & Delay Analysis of an Inverter Chain ‚Äì Evaluate NMH/NML and timing through TT/SS/FF corners and sub‚Äë1‚ÄØV supply sweeps.
- PVT‚ÄëAware Low‚ÄëPower Standard Cell ‚Äì Build a process‚Äëtolerant library cell, script parametric sweeps, and document guard‚Äëband guidelines for tape‚Äëout.
## Delivery Mode
- Virtual Coach platform with live expert sessions ‚Äì Real‚Äëtime Q&A, breakout rooms, and recorded replays.
- Cloud‚Äëhosted Linux VM ‚Äì Pre‚Äëinstalled NGSpice and SKY130 PDK for zero‚Äësetup labs, accessible using PC.
- Automated Bash/Make workflows ‚Äì One‚Äëclick scripts to run sweeps, generate plots, and version results in Git.
- 24‚ÄØ√ó‚ÄØ7 lab access for the full 10‚ÄØdays ‚Äì Mentor assistance on demand via WhatsApp.
- Capstone demo & personalised feedback ‚Äì Present your verified cell, receive expert review, and earn a VSD certificate recognised by industry recruiters.
## Pre-requisites
- Fundamental Electronics Knowledge ‚Äì Ohm‚Äôs Law, basic transistor operation, and RC concepts.
- Introductory Digital Logic ‚Äì Boolean algebra, truth tables, and simple gate‚Äëlevel diagrams.
- Laptop/PC with Stable Internet ‚Äì Modern browser and‚ÄØ‚â•‚ÄØ4‚ÄØGB‚ÄØRAM; heavy simulations run on the cloud.
- Optional Advantage ‚Äì Comfort with basic Linux commands (cd, ls, make) for smoother lab scripting.
## Eligibility
- Undergraduate & Post‚Äëgraduate Students ‚Äì EE, ECE, CS, physics, or related streams seeking practical CMOS skills.
- Working Engineers ‚Äì ASIC/FPGA, embedded, verification, or test engineers aiming to deepen transistor‚Äëlevel expertise.
- Senior Designers & STA/ECO Specialists ‚Äì Professionals refreshing device‚Äëphysics insight and SKY130 workflows.
- Makers & Start‚Äëup Innovators ‚Äì Hobbyists or founders prototyping silicon with open‚Äësource design flows.
## Instructor Profile
Kunal Ghosh
Kunal Ghosh
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/Kunal-512x512-1-300x300.jpg)
**Kunal Ghosh**, the visionary co-founder of **VLSI System Design (VSD) Corp. Pvt. Ltd**., stands at the forefront of online **open-source EDA** and hardware design education, particularly in the realm of RISC-V.
With a portfolio of 50 top-tier VLSI online courses, Kunal has enriched the learning journey of over **90,000 students across 153 countries**. His expertise extends beyond training; he‚Äôs actively involved in pioneering open-source projects and design collaborations with esteemed institutions like **IIT Madras, IIT Bombay, IIT Guwahati and IIT Hyderabad**.
His current focus is on crafting high-quality **open-source Analog/Digital IPs**, a groundbreaking endeavor in open-source hardware design. Kunal‚Äôs rich industry experience includes roles at Qualcomm and Cadence, specializing in SoC design. He holds a **master‚Äôs degree from IIT Bombay**, where he specialized in VLSI & Nano-electronics, with a focus on **sub-100nm Electron Beam Lithography** Optimization techniques.
## Frequently Asked Questions (FAQs)
### Can I participate on my schedule in my timezone? What are the timings?
Yes. The entire workshop runs on a cloud‚Äëhosted platform, so you can log in whenever it suits you, watch the day‚Äôs lectures, complete the SPICE labs, and log out. Round‚Äëthe‚Äëclock mentor support is available via WhatsApp, staffed by experts in multiple time zones throughout the ten‚Äëday program.
### Can experienced system designers join for refreshing concepts?
Absolutely. Seasoned ASIC and SoC engineers regularly use this boot camp to renew transistor‚Äëlevel intuition, benchmark SKY130 workflows, and adopt the latest open‚Äësource methodologies. The material scales‚Äîletting veterans dive deeper into advanced sizing, PVT analysis, and low‚Äëpower optimisation while networking with peer professionals.
### I‚Äôm new to VLSI. Will I be able to complete the course?
Yes. We start from first principles‚Äîintroducing MOSFET physics, basic SPICE syntax, and step‚Äëby‚Äëstep inverter design‚Äîbefore moving to advanced topics. Detailed lab guides and continuous mentor support ensure first‚Äëtime learners can follow along and succeed.
### Can I access content after the workshop is finished?
Workshop videos, notes, and netlist templates remain available for the full ten‚Äëday window. Because this is an industry‚Äëoriented, time‚Äëboxed sprint, all graded lab submissions must be completed within those ten days to qualify for certification.
### Do I need to install any software or tools to do labs?
No. All simulations run on the VSD Virtual Desktop Infrastructure (VDI) that you‚Äôll access on day one using a lightweight client. After the workshop, we provide scripts and templates so you can install the same toolchain on your personal system if desired.
### How is this workshop industry recognised?
Over the past five years, more than‚ÄØ1,000 engineers and students have completed this program and leveraged its CMOS‚Äëgate foundations to excel in analog design, static‚Äëtiming analysis, and ECO roles at top semiconductor and EDA firms. Recruiters know the certificate signals job‚Äëready competence in circuit design and SPICE verification, making it a powerful credential for your r√©sum√©.
## VSD Participants Profile
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Profile_900x600.jpg)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSD-Participants-Graph_800x600.png)
## Registration Fee
Cloud based Workshop
[~~‚Çπ7000~~ **‚Çπ1800**](https://rzp.io/rzp/vsdiatCMOSCD)
[~~$70~~ **$25**](https://rzp.io/rzp/vsdiatCMOSCDUSD)
- 25 August - 3 Sept 2025
- Duration: 10 Days
A 10-day hands-on workshop focused on CMOS inverter design, simulation, and robustness evaluation using SPICE. Explore Id-Vds, VTC, switching threshold, noise margins, and power/device variation effects.
00Days
00Hours
00Minutes
00Seconds
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/cmos-circuit-design-spice-simulation-using-sky130-technology/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/cmos-circuit-design-spice-simulation-using-sky130-technology/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/cmos-circuit-design-spice-simulation-using-sky130-technology/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/cmos-circuit-design-spice-simulation-using-sky130-technology/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/03/Vartha-loka-logo.png.webp)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/cmos-circuit-design-spice-simulation-using-sky130-technology/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 65. highschoolchips {#highschoolchips}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/highschoolchips/](https://www.vlsisystemdesign.com/highschoolchips/)
**Word Count:** 2,181

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
### It's **FREE and ONLINE, hosted in the cloud**. You can log in at your convenience, complete the lectures and labs for the day, and log out when you're done.
## Welcome to " **Chip Design for High School**" Journey!
‚ÄúChip Design for High School‚Äù is back, opening the door to a hands-on, fun, and exciting journey into the world of technology! Designed for students from 6th grade to early college ‚Äî no matter their background ‚Äî this free program introduces the magic of chip design, the technology powering our favorite gadgets. Parents can feel confident knowing their child will gain real-world skills, ignite their creativity, and learn from top experts in a supportive and safe environment. Join us and see how young innovators can change the future!
## Important Dates
Sign up for a chance to become an ‚Äúelectronic world architect‚Äù!
Get ready to explore, learn, and create in this unique program!
#### 18 Nov - 9 Dec 2024
Registration Open!
Join us as we kick off the journey together!
Meet mentors, discover what‚Äôs ahead, and feel part of something special!
#### 10 Dec 2024
Inauguration Call
Just a quick check to ensure you‚Äôre prepared for this adventure.
We want everyone to feel confident and ready!
#### 10 - 24 Dec 2024
Screening Process
Get hands-on with fun activities and experiments that bring learning to life!
Start creating and see how real tech works!
#### 25 Dec - 21 Jan 2025
Hands-on Labs
Step into the world of real chip design!
Use automated open-source tools to create layouts, understanding how electronics come to life!
#### 22 Jan - 5 Feb 2025
Physical Design Flow
We‚Äôll celebrate as we announce the top 50 participants, each receiving a special gift!
A moment to shine and be recognized!
#### 12 Feb 2025
Top 50 Announcement
## Ohm‚Äôs Law: Back to Basics
Remember learning about Ohm‚Äôs Law? Think of it as the ‚Äútraffic rule‚Äù for electricity, guiding how power flows smoothly through our devices. We‚Äôll dive back into this essential rule to strengthen our understanding of how much ‚Äúelectric traffic‚Äù each device needs to work just right. Get ready for a fun, hands-on way to see the magic behind the electronics we use every day!
## Chip Design: Your New Adventure!
Get ready for the most thrilling part ‚Äì Chip Design! Imagine yourself as the architect of an electronic city, designing the roads (circuits) and traffic lights (gates) that guide the flow of electricity. Each chip you create is a mini-world where everything works smoothly and efficiently, just like a well-planned city.
In this adventure, you‚Äôll step into a universe of creativity and discovery, where each design brings new gadgets to life! So, roll up your sleeves and let‚Äôs explore the exciting world of chip design together!
## Sessions
## Part 1   Screening - Basic Physics and Electrical Concepts
## Week 1
## Introduction to Basic Physics and Electricity.
**Lec-1: Introduction to Basic Physics and Electricity ‚Äì Part 1**
- Introduction to fundamental physics concepts relevant to electricity.
- Basic electrical terms and units, electric charge, field, and potential.
**Lec-2: Introduction to Basic Physics and Electricity ‚Äì Part 2**
- Continuation of electricity principles with an emphasis on electric forces and energy.
## Week 2
## Electrical Relationships and Practical Skills
**Lec-3: Basic Current, Voltage Relationship, Ohm‚Äôs Law**
- Exploring the relationship between current, voltage, and resistance.
- Applications of Ohm‚Äôs Law in various circuits.
**Lab-1: Lab Platform Familiarization and Breadboard Connections**
- Hands-on lab introducing the lab environment and equipment.
- Building and understanding simple circuits using a breadboard.
**End of Part 1 Assessment**
- Written test to assess understanding of basic concepts covered in Weeks 1 and 2.
- Practical exam to evaluate hands-on skills with lab equipment and breadboard connections.
## Part 2   Fundamentals of Logic Gates in Chip Design
## Week 3
## Switching Logic and Automation Basics
**Lec-4: Basics of Automation and Switching Logics**
- Understanding the principles of automation in electrical systems.
- Introduction to switching logic basics.
## Week 4
## Logic Gates and Practical Application
**Lec-5: Logic Realization Using Switches**
- Theoretical aspects of using switches for implementing logic functions.
**Lab-2: Logic Realization Using Switches**
- Hands-on practice with different types of logic gates.
- Combining logic gates to create basic digital functions.
## Week 5
## Advanced Application of Logic Gates and Debugging
**Lab-3: Complex Logic Gate Implementation**
- Designing and building more complex logic functions using gates.
**Lab-4: Logic Analyzers and Circuit Debugging**
- Using logic analyzers to diagnose and fix issues in digital circuits.
## Week 6
## Capstone Project in Chip Design
**Lab Project: Combination Logic Function Design and Testing**
- Design a logic function for chip design using learned concepts.
- Final project development, testing, and troubleshooting.
## Week 7
## Inception of EDA Tools and SoC Design Basics
**Lec-1: How to Talk to Computers**
- Basics of machine languages, scripting, and computer interpretation.
**Lec-2: SoC Design and EDA Tools**
- Introduction to SoC design principles and EDA tools.
**Lab-1: EDA Tool Setup**
- Installation and setup for SoC design using EDA tools.
**Lec-3: Starting SoC Reference Design**
- Setting up the SoC project environment.
**Lab-2: Initiating a Basic SoC Project**
- Hands-on initiation of a basic SoC project.
**Lec-4: Floor planning Essentials**
- Key factors and examples of effective floor planning in chip design.
## Week 8
## Floorplanning and Library Cells
**Lec-5: Library Binding and Placement**
- Basics of library binding and cell placement
**Lab-3: Library Binding Practice**
- Hands-on cell placement using EDA tools.
**Lec-6: Cell Design & Characterization**
- Overview of cell design and characterization flows.
**Lab-4: Standard Cell Design**
- Designing and characterizing a standard cell
**Lec-7: CMOS Inverter Simulation**
- Introduction to CMOS inverter design and SPICE simulation.
**Lab-5: CMOS Inverter Lab**
- Hands-on SPICE simulation of CMOS inverters.
**Lec-8: Timing Characterization Basics**
- Key timing parameters and analysis techniques in chip design.
## Week 9
## Semiconductor Devices and Circuit Design
**Lec-1: Semiconductor Diodes**
- Introduction to the properties and behavior of semiconductor diodes.
- Applications of diodes in electronic circuits.
**Lec-2: Diodes, Rectifiers, and Regulators**
- Understanding rectifiers and their role in AC to DC conversion.
- Overview of voltage regulators and their importance in circuit stability.
**Lec-3: MOSFETs and CMOS Technology**
- Fundamentals of MOSFET operation and characteristics.
- Introduction to CMOS technology and its applications in modern electronics.
**Lec-4: CMOS Inverter Design and Characteristics**
- Detailed explanation of CMOS inverters, focusing on their design principles.
- Exploring the input-output characteristics and power efficiency.
**Lec-5: Combinational and Sequential Circuits**
- Understanding the difference between combinational and sequential circuits.
- Real-world applications of these circuits in digital systems.
## Easy-to-Understand Adventures
Imagine building a city where everything works perfectly! Our chip is that city, and Ohm‚Äôs Law is like the traffic rules, making sure electricity cars move safely and smoothly. As young designers, you‚Äôll plan this city, mapping out roads (circuits) and ensuring all parts work together seamlessly. With each step, you‚Äôll learn how to bring amazing ideas to life, exploring the secrets behind technology in a way that‚Äôs fun, creative, and exciting! This journey is designed to inspire confidence and curiosity‚Äîperfect for every budding innovator.
## Become a Chip City Planner!
By the end of this journey, you‚Äôll become a true chip city planner, designing the pathways and directing the flow of electricity to ensure our everyday gadgets ‚Äì like phones, computers, and more ‚Äì work seamlessly and efficiently. You‚Äôll uncover the secrets behind the technology that powers our world, gaining practical skills and a deeper understanding of electronics. This adventure will equip you with the creativity and confidence to shape the future, sparking ideas and innovations that could change the way we live and connect!
## Testimonial
Student from Standard 9th
"The course surpassed my expectations by providing a highly beneficial and practical learning experience. The lab activities were particularly engaging, offering a hands-on approach to chip design that went beyond theory. The segment on types of energies was also very relevant and helpful as it aligned with topics covered in school. While the lab sessions were initially challenging, they became easier over time with practice. Further clarity in the initial explanations of the labs could improve the experience."
Student from Standard 11th
"The course met my expectations, delivering what was promised. I appreciated the clear explanation of concepts, which made learning much easier. The lab programs were especially enjoyable, helping me better understand topics like Boolean logic and other school subjects through practical examples. Incorporating a more activity-based approach could make the course even more interactive and engaging."
Student from Standard 12th
"The course met my expectations by delivering what was promised. The explanations were clear and started at a beginner level, gradually building a strong foundation. I appreciated that physical materials weren't required, making it self-paced and manageable alongside long school hours. However, more interaction with the instructor, such as dedicated doubt-solving sessions on weekends, would enhance the experience. As a robotics enthusiast, this course helped me understand the basics more clearly than self-learning on platforms like Tinkercad."
Student from Standard 10th
"The Chip Design for High School Program surpassed my expectations, offering an engaging and beneficial learning experience. The course content and teaching methods, combined with interesting lab sessions, made the program highly impactful. However, pacing the session uploads to three per week would improve the overall experience."
Student from Standard 9th
"The course surpassed my expectations by providing a highly beneficial and practical learning experience. The lab activities were particularly engaging, offering a hands-on approach to chip design that went beyond theory. The segment on types of energies was also very relevant and helpful as it aligned with topics covered in school. While the lab sessions were initially challenging, they became easier over time with practice. Further clarity in the initial explanations of the labs could improve the experience."
Student from Standard 11th
"The course met my expectations, delivering what was promised. I appreciated the clear explanation of concepts, which made learning much easier. The lab programs were especially enjoyable, helping me better understand topics like Boolean logic and other school subjects through practical examples. Incorporating a more activity-based approach could make the course even more interactive and engaging."
Student from Standard 12th
"The course met my expectations by delivering what was promised. The explanations were clear and started at a beginner level, gradually building a strong foundation. I appreciated that physical materials weren't required, making it self-paced and manageable alongside long school hours. However, more interaction with the instructor, such as dedicated doubt-solving sessions on weekends, would enhance the experience. As a robotics enthusiast, this course helped me understand the basics more clearly than self-learning on platforms like Tinkercad."
Student from Standard 10th
"The Chip Design for High School Program surpassed my expectations, offering an engaging and beneficial learning experience. The course content and teaching methods, combined with interesting lab sessions, made the program highly impactful. However, pacing the session uploads to three per week would improve the overall experience."
Student from Standard 9th
"The course surpassed my expectations by providing a highly beneficial and practical learning experience. The lab activities were particularly engaging, offering a hands-on approach to chip design that went beyond theory. The segment on types of energies was also very relevant and helpful as it aligned with topics covered in school. While the lab sessions were initially challenging, they became easier over time with practice. Further clarity in the initial explanations of the labs could improve the experience."
Student from Standard 11th
"The course met my expectations, delivering what was promised. I appreciated the clear explanation of concepts, which made learning much easier. The lab programs were especially enjoyable, helping me better understand topics like Boolean logic and other school subjects through practical examples. Incorporating a more activity-based approach could make the course even more interactive and engaging."
Are you excited to begin this amazing adventure?
Sign up now to start your journey into the fascinating world of chip design!
Join us, and together, let‚Äôs build extraordinary electronic cities and shape the future of technology!
[Register Now](https://forms.gle/WTEk1oXJXGkfwuK18)
Registration closes on 9th Dec 2024
00Days
00Hours
00Minutes
00Seconds
## Poster
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/Samsung_ChipDesignforHighSchool_1024x1448-724x1024.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/Samsung_ChipDesignforHighSchool_1024x1448.jpg)
## Organiser and Partners
[![iiitb_logo21](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/iiitb_logo21.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/iiitb_logo21.png)
[![vsd_logo](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/vsd_logo-300x274.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/vsd_logo.png)
[![CSR-Tagline_Logo_13.03.23](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CSR-Tagline_Logo_13.03.23-300x98.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CSR-Tagline_Logo_13.03.23.png)
[![SSIR-logo](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/SSIR-logo.jpg)
[![iiitb_logo21](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/iiitb_logo21.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/iiitb_logo21.png)
[![vsd_logo](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/vsd_logo-300x274.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/vsd_logo.png)
[![CSR-Tagline_Logo_13.03.23](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CSR-Tagline_Logo_13.03.23-300x98.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CSR-Tagline_Logo_13.03.23.png)
[![SSIR-logo](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/SSIR-logo.jpg)
[![iiitb_logo21](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/iiitb_logo21.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/iiitb_logo21.png)
[![vsd_logo](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/vsd_logo-300x274.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/vsd_logo.png)
[![CSR-Tagline_Logo_13.03.23](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CSR-Tagline_Logo_13.03.23-300x98.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CSR-Tagline_Logo_13.03.23.png)
[![SSIR-logo](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/SSIR-logo.jpg)
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/highschoolchips/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 66. vsd ip specs {#vsd-ip-specs}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsd-ip-specs/](https://www.vlsisystemdesign.com/vsd-ip-specs/)
**Word Count:** 806

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
### VSD IP Specs
### IP Catalogue (yet to be Silicon proven)
### Specs released under APACHE LICENSE 2.0
Find all repository at
[https://github.com/vsdip](https://github.com/vsdip)
[https://github.com/kunalg123](https://github.com/kunalg123)
## Upcoming Events
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/11/CDHS_Samsung_IIIT%20Bangalore_VSD-1024x576.png)](https://www.vlsisystemdesign.com/highschoolchips/)
[Know More](https://www.vlsisystemdesign.com/highschoolchips/)
## Analog & Mixed Signal IP
### ADC (avsdadc\_3v3)
10 bit ADC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference
### DAC (avsddac\_3v3)
10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference
### Bandgap (avsdbgp\_3v3)
General purpose Bandgap
### On-chip PLL (avsdpll\_3v3)
Clock multiplier (pll) (Fclkin ‚Äì 5MHz to 12Mhz, Fclkout ‚Äì 40MHz to 100MHz at 1.8v
### Crystal oscillator analog pad (avsdxtosc\_3v3)
Crystal oscillator analog pads (3.3V, Fclkout-1MHz-4MHz)
### Comparator (avsdcmp\_3v3)
Lower power current programmable CMOS comparator with hysteresis
## Memory & I/O Library
### vsdbbcud4f
Bi-directional Buffer with Non-Inverting CMOS Input and Gated Pull-down and Pull-up, Strength 4mA @ 3.3V, Normal, High noise (Fast speed)
### SRAM 4 kb or 32 bits
SRAM (1024 x 32): (32kbits or 4kB), 1.8V and access time is <2.5ns
## Tools and Design Flow
### Circuit to Layout
Open-source Layout Generator
### Power Analysis Methodology
Open-source Power Calculator
### VSDFLOW (VLSI System Design Flow)
An automated RTL2GDS open-source flow
[Visit our VSD-HDP page for details](https://www.vlsisystemdesign.com/hdp/)
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/vsd-ip-specs/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/vsd-ip-specs/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/vsd-ip-specs/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/vsd-ip-specs/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsd-ip-specs/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 67. vsdopen {#vsdopen}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsdopen/](https://www.vlsisystemdesign.com/vsdopen/)
**Word Count:** 651

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSDOpen Conference
VSDOpen Conference 2024
VSDOpen Conference 2023
VSDOpen Conference 2022
VSDOpen Conference 2021
VSDOpen Conference 2020
VSDOpen Conference 2019
VSDOpen Conference 2018
VSDOpen Conference 2024
[![vsd-semicon-01](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/vsd-semicon-01.jpg)](https://www.vlsisystemdesign.com/vsd-open-2024/)
VSDOpen Conference 2024
VSDOpen Conference 2023
VSDOpen Conference 2022
VSDOpen Conference 2021
VSDOpen Conference 2020
VSDOpen Conference 2019
VSDOpen Conference 2018
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
You're signed out
Videos you watch may be added to the TV's watch history and influence TV recommendations. To avoid this, cancel and sign in to YouTube on your computer.
CancelConfirm
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/vsdopen/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/vsdopen/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/vsdopen/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/vsdopen/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsdopen/# "Back To Top")
Opens ChatThis icon Opens the chat window.
![Chat attention grabber](https://embed.tawk.to/_s/v4/assets/images/attention-grabbers/168-r-br.svg)

---

## 68. vsdsquadronmini {#vsdsquadronmini}

**Date:** Date not found
**Author:** Unknown
**URL:** [https://www.vlsisystemdesign.com/vsdsquadronmini/](https://www.vlsisystemdesign.com/vsdsquadronmini/)
**Word Count:** 1,160

[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/02/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
## VSDSquadron Mini
## RISC-V Development Kit
Welcome to the latest addition to our innovative line up, the VSDSquadron Mini. This compact board harnesses the robust capabilities of the acclaimed RISC-V architecture, fully equipped to integrate into your development ecosystem.
[Projects](https://www.vlsisystemdesign.com/vsdsquadronmini/#projects)
[Datasheet](https://www.vlsisystemdesign.com/wp-content/uploads/2024/01/VSDSQMinidatasheet.pdf)
![VSDSquadron Box](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Box.JPG)
![VSDSquadron Mini Front](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Mini%20Front.JPG)
![VSDSquadron Mini Back](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Mini%20Back.JPG)
![VSDSquadron Box](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Box.JPG)
![VSDSquadron Mini Front](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/pics/New%20folder/VSDSquadron%20Mini%20Front.JPG)
## Overview
Introducing the VSDSquadron Mini, a versatile powerhouse within the RISC-V landscape that elevates your development to new heights. Whether you‚Äôre a newcomer delving into the realm of embedded systems or an experienced developer crafting intricate device, the VSDSquadron Mini is your ideal companion. It seamlessly bridges the gap between theory and practical application, offering an on-board flash programmer with single-wire programming protocol to jumpstart your projects in education and development with proficiency and ease.
## Key Features
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/cpu_993476.png)
### Core Processor
The board is powered by CH32V003F4U6 chip with 32-bit RISC-V core based on RV32EC instruction set, optimized for high-performance computing with support for 2-level interrupt nesting and supports 24MHz system main frequency in the product function.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/clock_2838590.png)
### Clock and Reset Systems
Includes a built-in factory-trimmed 24MHz RC oscillator and a 128kHz RC oscillator, plus an external 24MHz oscillator option for varied clocking requirements.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/chain_1889495.png)
### Robust GPIO Support
Boasts 3 groups of GPIO ports, totalling 15 I/O ports, enabling extensive peripheral connections and mapping to external interrupt capabilities.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/monitor_815709.png)
### Flexible Communication Interfaces
Offers multiple communication protocols including US- ART, I2C, and SPI for versatile connectivity options.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/processor_12381253.png)
### High-Speed Memory
Equipped with 2KB SRAM for volatile data storage, 16KB CodeFlash for program memory, and additional 1920B for bootloader functionalities.
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/database_13565340.png)
### On-board Programmer
Features on-board CH32V305FBP6 single-wire programming protocol, enhancing development efficiency with seamless code deployment and debugging. NO NEED to purchase any additional adapter,
## Tech Specs
|     |     |     |
| --- | --- | --- |
|  | **Name** | **VSDSquadron Mini** |
| **Board** | SKU | VSDSQM |
| **Microcontroller** | CH32V003F4U6 chip with 32-bit RISC-V core based on RV32EC instruction set |
| **USB connector** | USB 2.0 Type-C |
| **Pins** | Built-in LED Pin | 1X onboard user led¬†(PD6) |
| Digital I/O pins | 15 |
| Analog I/O pins | 10-bit ADC, PD0-PD7, PA1, PA2, PC4 |
| PWM pins | 14X |
| External interrupts | 8 external interrupt edge detectors, but it only maps one external interrupt to 18 I/O ports |
| **Communication** | USART | 1x, PD6(RX), PD5(TX) |
| I2C | 1x, PC1(SDA), PC2(SCL) |
| SPI | 1x, PC5(SCK), PC1(NSS), PC6(MOSI), PC7(MISO) |
| Programmer/debugger | Onboard RISC-V programmer/debugger, USB to TTL serial port support |
| **Power** | I/O voltage | 3.3 V |
| Input voltage (nominal) | 5 V |
| Source Current per I/O Pin | 8 mA |
| Sink Current per I/O Pin | 8 mA |
| **Clock speed** | Processor | 24 MHz |
| **Memory** | SRAM | 2kb onchip volatile sram,<br>16kb external program¬†memory |
## Schematics
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/SquadronMini_2A_Schematic-1-1024x724.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/SquadronMini_2A_Schematic-1.png)
## Projects
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/circuitdiagram-300x212.png)](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
### [Real Time Implementation of BitNetMCU](https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/07/game-console-1-300x300.jpg)](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
### [Making a Game Console Using VSDSquadron Mini](https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/RISC-V-Mini-Game-Console-My-Circuit-300x183.png)](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
### [RISC-V Mini Game Console](https://www.vlsisystemdesign.com/risc-v-mini-game-console/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Secure-Saiyan-Circuit-Connection-Diagram-300x148.png)](https://www.vlsisystemdesign.com/secure-saiyan/)
### [Secure Saiyan](https://www.vlsisystemdesign.com/secure-saiyan/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Smart-Plant-Care-using-the-VSD_Squadron-MINI-BOARD-Circuit-Connection-Diagram-300x233.png)](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
### [Smart Plant Care using the VSD\_Squadron-MINI-BOARD](https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Water-level-monitoring-and-control-in-water-tank-Circuit-Connection-Diagram-300x182.png)](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
### [Water level monitoring and control in water tank](https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Home-safety-system-Circuit-connection-diagram-300x136.png)](https://www.vlsisystemdesign.com/home-safety-system/)
### [Home safety system](https://www.vlsisystemdesign.com/home-safety-system/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/Advanced-Easy-to-use-Burgler-Alarm-Circuit-Diagram-300x300.png)](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
### [Advanced Easy to use Burgler Alarm](https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/COLORIMETER-300x158.png)](https://www.vlsisystemdesign.com/colorimeter/)
### [COLORIMETER](https://www.vlsisystemdesign.com/colorimeter/)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/06/PARKinSENSE-Circuit-Connection-Diagram-300x200.png)](https://www.vlsisystemdesign.com/parkinsense/)
### [PARKinSENSE](https://www.vlsisystemdesign.com/parkinsense/)
## About VSD
VSD, standing as a trailblazing Semiconductor EdTech company and a community-based Technology Aggregator, is revolutionizing the landscape of VLSI Design. With the belief that ‚ÄúCreativity is just connecting things‚Äù, VSD has mastered the art of linking the right resources with the community. This unique approach has sparked a significant transformation in the VLSI Design process.
Over the past decade, VSD has made remarkable strides in the open-source semiconductor domain. Our journey includes the development of comprehensive training content, empowering students to design silicon-grade IP/SoC. Notably, we‚Äôve successfully guided these projects through the tapeout cycle via the Google open shuttle program. This achievement is a testament to our commitment to hands-on, practical education.
At VSD, our role extends beyond traditional education. While we didn‚Äôt invent EDA tools or design flows, we‚Äôve made them accessible to a wider community. Our mentorship has been instrumental in the development of over 50+ Analog/Digital IPs and solutions. Impressively, 20+ of these have successfully transitioned from concept to Silicon ‚Äì a clear indicator of our effective approach and the high quality of work produced under our guidance.
We pride ourselves on fostering a community-based revolution in the Semiconductor Industry. By democratizing access to advanced tools and knowledge, VSD is not just educating individuals; we are building a community of innovators poised to lead the next wave of advancements in the semiconductor sector. With VSD, the future of VLSI Design is not just being written; it‚Äôs being rewritten by a passionate and empowered community.
## Buy Now
[‚Çπ999](https://rzp.io/rzp/vsdsqmnsept25)
[$15](https://rzp.io/rzp/vsdsqmnspet25USD)
Excluding GST, Shipping Cost
- Last Date: 19 Sep 2025
- **4 Weeks Internship**
(Complimentary)
Also available¬†on
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/Embleme-Amazon-300x169.jpg)](https://www.amazon.in/dp/B0CZ8NBQD1?starsLeft=1&ref_=cm_sw_r_cso_wa_apin_dp_72WE2SXRQKCSX0SCPT1G)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/03/INDIAMART.NS-ecf147e0-300x282.png)](https://www.indiamart.com/vlsi-system-design/)
24Days
22Hours
49Minutes
21Seconds
## Media Coverage
VSD Team interview taken by DD News at SEMICON India 2024 - YouTube
[Photo image of VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A?embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
VLSI System Design
[VSD Team interview taken by DD News at SEMICON India 2024](https://www.youtube.com/watch?v=gSRb3UTtLWI)
VLSI System Design
Watch later
Share
Copy link
Info
Shopping
Tap to unmute
If playback doesn't begin shortly, try restarting your device.
More videos
## More videos
Share
Include playlist
An error occurred while retrieving sharing information. Please try again later.
[Watch on](https://www.youtube.com/watch?v=gSRb3UTtLWI&embeds_referring_euri=https%3A%2F%2Fwww.vlsisystemdesign.com%2F&embeds_referring_origin=https%3A%2F%2Fwww.vlsisystemdesign.com)
0:00
0:00 / 1:03
‚Ä¢Live
## VSD Team interview taken by DD News at SEMICON India 2024
## RISC-V Roadshow on SHAKTI Ideology
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/VSDSquadron-Video-Cover-1.jpg)
![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Media-2-cover.jpg)
VSDSquadron was launched by **Prof. V. Kamakoti**,‚ÄØDirector of IIT Madras
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/vsdsquadronmini/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Innovation & Education Unite](https://www.vlsisystemdesign.com/vsdsquadronmini/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL3htbmZ2VVNQajgwP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSD Launches VSDSquadron In Collaboration With IIT Madras & DIR-V
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/EFY_1200x300.jpg)](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
### [Unleashing VLSI](https://www.electronicsforu.com/technology-trends/unleashing-vlsi-job-roles-convergence-with-embedded-systems-startups)
Job Roles, Convergence With Embedded Systems, and Startups
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/IESA-Logo.jpeg)](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
### [Semicon India Future Skills by IESA](https://www.iesaonline.org/storage/Newsletter/1704172942.pdf)
VSD showcased at Semicon India 2023
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Tamil_900x300.jpg)](https://www.vlsisystemdesign.com/vsdsquadronmini/#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
### [Puthiya Thalaimurai](https://www.vlsisystemdesign.com/vsdsquadronmini/\#elementor-action%3Aaction%3Dlightbox%26settings%3DeyJ0eXBlIjoidmlkZW8iLCJ2aWRlb1R5cGUiOiJ5b3V0dWJlIiwidXJsIjoiaHR0cHM6XC9cL3d3dy55b3V0dWJlLmNvbVwvZW1iZWRcL2RERWx5SHBEcjZJP2ZlYXR1cmU9b2VtYmVkIn0%3D)
VSDSquadron Educational board on Tamil News channel
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/02/Yash24Khbar_logo.png)](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
### [NIT Jamshedpur](https://yash24khabar.com/five-day-workshop-on-vlsi-design-flow-using-risc5-and-eda-tools-organized-at-nit-jamshedpur-13115/)
5 Day Workshop on VLSI Design Flow using RISCV and EDA Tools
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2024/04/Vartha-loka-logo.png)](https://varthaloka.com/22859%20)
### [Sahyadri College](https://varthaloka.com/22859%20)
Karnataka VLSI roadshow at Sahyadri College, Mangalore
## VSD Statistics
### Online Beginner Course
### RTL GDSII VSD-IAT Workshop
### VSD Community Based Silicon Tape Out
### Analog & Mixed Signal IPs
### VSDOpen Online Conference
### Unique Global students
### VSD Hackathon Participants
### VSDSquadron Educational and Dev Kit
## VSD - Supporters
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![Fossee_Better_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo-300x129.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Fossee_Better_Logo.png)
[![NIELIT_Logo-e1685451736655.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/NIELIT_Logo-e1685451736655.png)
[![IIT_Madras_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IIT_Madras_Logo.png)
[![IEEE_Robotics_Automation_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo-300x110.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/IEEE_Robotics_Automation_Logo.png)
[![Semi_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Logo.png)
[![OpenFPGA_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/OpenFPGA_Logo.png)
[![sahyadri-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo-300x60.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/sahyadri-logo.png)
[![EFY_1200x300.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300-300x75.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/EFY_1200x300.jpg)
[![WCH-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/WCH-logo.png)
[![Logo-ELCIA.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA.png)
[![Logo-ELCIA-Tech-Summit.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Logo-ELCIA-Tech-Summit.png)
[![SSIR-logo.jpg](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo-300x71.jpg)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/SSIR-logo.jpg)
[![RISC-V-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo-300x50.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/RISC-V-logo.png)
[![synopsys-logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo-300x96.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/synopsys-logo.png)
[![Ministry_of_Electronics_and_Information_Technology.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology-300x99.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Ministry_of_Electronics_and_Information_Technology.png)
[![Chip_to-start_programme_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo-300x116.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Chip_to-start_programme_logo.png)
[![efabless_Logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo-300x74.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/efabless_Logo.png)
[![Semi_Foundation_logo.png](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo-300x54.png)](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/Semi_Foundation_logo.png)
[![](https://www.vlsisystemdesign.com/wp-content/uploads/2025/04/VSD-Logo-TBG-20250225.png)](https://www.vlsisystemdesign.com/)
[Envelope-open](mailto:vsd@vlsisystemdesign.com)[Facebook](https://www.facebook.com/vsdopen/)[X-twitter](https://twitter.com/anagha_ghosh?lang=en)[Linkedin](https://www.linkedin.com/company/vlsi-system-design/)[Youtube](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)[Github](https://github.com/vsdip)
#### Quick Link
- [Home](https://www.vlsisystemdesign.com/)
- [Products](https://www.vlsisystemdesign.com/vsd_products/)
- [Blogs](https://www.vlsisystemdesign.com/blogs/)
- [About Us](https://www.vlsisystemdesign.com/about-us/)
HTML
Stay Tuned to VSD Updates
![](https://forms.aweber.com/form/displays.htm?id=LOxsDIysHGw=)
- [vsd@vlsisystemdesign.com](mailto:vsd@vlsisystemdesign.com)
- [VLSI SYSTEM DESIGN](https://www.vlsisystemdesign.com/)
- [Term of Services](https://www.vlsisystemdesign.com/terms-and-conditions/)
[Back To Top](https://www.vlsisystemdesign.com/vsdsquadronmini/# "Back To Top")

---

