#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 15:03:56 2020
# Process ID: 43804
# Current directory: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25564 C:\Users\16331\Documents\GitHub_Projects\xilinx-summer-camp-project\project_v2_RGB2HSV\RGB_LED_v1.xpr
# Log file: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/vivado.log
# Journal file: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV'
INFO: [Project 1-313] Project file moved from 'C:/Users/16331/Documents/GitHub_Projects/A05_v1/RGB_LED_v1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/MyIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/MyIP/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/MyIP/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/MyIP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/MyIP/CSI2DPHY_RX_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/MyIP/Mini-HDMI-IP/IP/RGB2DVI_IP' will take precedence over the same IP in location c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/MyIP/RGB2DVI_IP
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 752.672 ; gain = 136.441
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: SystemTop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1296.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SystemTop' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/SystemTop.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (2#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_MIPI' [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (3#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'csi2_d_phy_rx_0' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/csi2_d_phy_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/csi2_d_phy_rx_0_stub.v:6]
WARNING: [Synth 8-350] instance 'Data_Read' of module 'csi2_d_phy_rx_0' requires 33 connections, but only 25 given [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
INFO: [Synth 8-6157] synthesizing module 'csi_to_axis_0' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi_to_axis_0' (5#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_Csi_To_Dvp' [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
	Parameter Default_AXIS_TREADY bound to: 1'b1 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXIS_Data_RAM' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_Data_RAM' (6#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Csi_To_Dvp' (7#1) [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_Bayer_To_RGB' [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
	Parameter DELAY_LINE bound to: 2 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_IDLE_START bound to: 3'b001 
	Parameter ST_PATTERN0 bound to: 3'b010 
	Parameter ST_PATTERN1 bound to: 3'b011 
	Parameter ST_IDLE_GR bound to: 3'b100 
	Parameter ST_PATTERN2 bound to: 3'b101 
	Parameter ST_PATTERN3 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'RAM_Line' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Line' (8#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Bayer_To_RGB' (9#1) [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Driver_MIPI' (10#1) [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGB2HSV' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB2HSV.v:23]
	Parameter RGB2HSV_Delay_Clk bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register Sign_Flag_reg in module RGB2HSV is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB2HSV.v:154]
WARNING: [Synth 8-5788] Register HSV_Data_Tmp_H_reg in module RGB2HSV is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB2HSV.v:159]
INFO: [Synth 8-6155] done synthesizing module 'RGB2HSV' (11#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB2HSV.v:23]
INFO: [Synth 8-6157] synthesizing module 'Color_Rec' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/Color_Rec.v:23]
	Parameter black bound to: 0 - type: integer 
	Parameter white bound to: 1 - type: integer 
	Parameter red bound to: 2 - type: integer 
	Parameter yellow bound to: 3 - type: integer 
	Parameter green bound to: 4 - type: integer 
	Parameter blue bound to: 5 - type: integer 
	Parameter H_pixel bound to: 1280 - type: integer 
	Parameter V_pixel bound to: 720 - type: integer 
	Parameter x_min bound to: 480 - type: integer 
	Parameter x_max bound to: 800 - type: integer 
	Parameter y_min bound to: 270 - type: integer 
	Parameter y_max bound to: 450 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Clk_Division_0' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division_0' (12#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Key_0' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/Key_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Key_0' (13#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/.Xil/Vivado-43804-DESKTOP-628HQFE/realtime/Key_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Color_Rec' (14#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/Color_Rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGB_Light' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_Light.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGB_LED_control' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_LED_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'Driver_SK6805' [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/Driver_SK6805.v:8]
	Parameter Period_Send bound to: 12 - type: integer 
	Parameter Division_Factor bound to: 1000 - type: integer 
	Parameter RGB_All_Bit bound to: 48 - type: integer 
	Parameter CODE_High_0 bound to: 3 - type: integer 
	Parameter CODE_High_1 bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/Driver_SK6805.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Driver_SK6805' (15#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/Driver_SK6805.v:8]
WARNING: [Synth 8-3848] Net Light_Ok in module/entity RGB_LED_control does not have driver. [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_LED_control.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RGB_LED_control' (16#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_LED_control.v:1]
WARNING: [Synth 8-6014] Unused sequential element R_In2_reg was removed.  [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_Light.v:60]
WARNING: [Synth 8-6014] Unused sequential element G_In2_reg was removed.  [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_Light.v:61]
WARNING: [Synth 8-6014] Unused sequential element B_In2_reg was removed.  [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_Light.v:62]
WARNING: [Synth 8-3848] Net Light_Ok in module/entity RGB_Light does not have driver. [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_Light.v:30]
INFO: [Synth 8-6155] done synthesizing module 'RGB_Light' (17#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/RGB_Light.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (18#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init' [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
	Parameter SLAVE_ADDRESS bound to: 8'b01101100 
	Parameter INITIAL_NUM bound to: 8'b01011000 
	Parameter REG_ADDR2_EN bound to: 1'b1 
	Parameter WR_HOLD_T bound to: 4'b1010 
	Parameter WR_VALID bound to: 1'b1 
	Parameter WAIT_DELAY bound to: 20'b00011000011010100000 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5647' [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5647' (19#1) [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6157] synthesizing module 'Trigger_Generator' [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
	Parameter ST_WAIT bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_HOLD bound to: 2'b10 
	Parameter ST_END bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Trigger_Generator' (20#1) [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
WARNING: [Synth 8-6014] Unused sequential element en_rd_rom_reg was removed.  [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:133]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init' (21#1) [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_IIC' [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
	Parameter System_Clk_MHz bound to: 13'b0000001100100 
	Parameter Set_IIC_SCL_kHz bound to: 13'b0000001100100 
	Parameter SCL_Divider bound to: 13'b0000000000001 
	Parameter SCL_SUM bound to: 13'b0001111101000 
	Parameter SCL_H_START bound to: 0 - type: integer 
	Parameter SCL_H_CENTER bound to: 249 - type: integer 
	Parameter SCL_L_START bound to: 499 - type: integer 
	Parameter SCL_L_CENTER bound to: 749 - type: integer 
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_W_SADDR bound to: 5'b00010 
	Parameter ST_ACK_0 bound to: 5'b00011 
	Parameter ST_W_ADDR_H bound to: 5'b00100 
	Parameter ST_ACK_1 bound to: 5'b00101 
	Parameter ST_W_ADDR_L bound to: 5'b00110 
	Parameter ST_ACK_2 bound to: 5'b00111 
	Parameter ST_W_DATA bound to: 5'b01000 
	Parameter ST_ACK_3 bound to: 5'b01001 
	Parameter ST_START_R bound to: 5'b01010 
	Parameter ST_W_SADDR_R bound to: 5'b01011 
	Parameter ST_ACK_4 bound to: 5'b01100 
	Parameter ST_R_DATA bound to: 5'b01101 
	Parameter ST_NACK bound to: 5'b01110 
	Parameter ST_STOP bound to: 5'b01111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:388]
WARNING: [Synth 8-5788] Register data_r_o_reg in module Driver_IIC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:112]
INFO: [Synth 8-6155] done synthesizing module 'Driver_IIC' (22#1) [C:/Users/16331/Desktop/xilinx_summer/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
WARNING: [Synth 8-3848] Net iic_read in module/entity SystemTop does not have driver. [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/SystemTop.v:167]
INFO: [Synth 8-6155] done synthesizing module 'SystemTop' (23#1) [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/SystemTop.v:23]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Ok
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Period_100mSecond[5]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Period_100mSecond[4]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Period_100mSecond[3]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Period_100mSecond[2]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Period_100mSecond[1]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Period_100mSecond[0]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[10]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[9]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[8]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[7]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[6]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[5]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[4]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[3]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[2]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[1]
WARNING: [Synth 8-3331] design RGB_LED_control has unconnected port Light_Num[0]
WARNING: [Synth 8-3331] design RGB_Light has unconnected port Light_Ok
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1296.375 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MIPI_Camera_IIC:i_iic_read to constant 0 [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/new/SystemTop.v:185]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1296.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1296.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_out_100_200'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'Mini_HDMI_Driver'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'MIPI_Trans_Driver/camera_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.dcp' for cell 'MIPI_Trans_Driver/Data_Read'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.dcp' for cell 'MIPI_Trans_Driver/Data_To_Csi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.dcp' for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/RAM_Line/RAM_Line.dcp' for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.dcp' for cell 'color_judge_HSV/Clk_Division_1kHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/Key_0/Key_0.dcp' for cell 'color_judge_HSV/Key0'
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. MIPI_Trans_Driver/camera_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Finished Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Finished Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SystemTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SystemTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'MIPI_Trans_Driver/Data_Read/U0'
Finished Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'MIPI_Trans_Driver/Data_Read/U0'
Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi/U0'
Finished Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi/U0'
Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_out_100_200/inst'
Finished Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_out_100_200/inst'
Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_out_100_200/inst'
Finished Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_out_100_200/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SystemTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SystemTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1296.375 ; gain = 0.000
Parsing XDC File [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SystemTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SystemTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1296.375 ; gain = 0.000
Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1296.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1296.375 ; gain = 0.000
71 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1296.375 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 18:27:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 18:27:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 18:33:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 18:33:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Jul 31 18:53:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:00:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:00:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:12:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:12:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:18:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:18:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:30:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:30:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:31:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:31:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:33:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:33:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:34:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:34:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:38:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:38:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:43:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:43:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 19:59:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 19:59:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 20:03:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 20:03:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Jul 31 20:11:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 20:13:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 20:13:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 20:22:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 20:22:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Jul 31 20:27:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 20:30:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 20:30:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 20:33:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 20:33:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 20:43:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 20:43:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Jul 31 20:50:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 20:53:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 20:53:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 20:57:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 20:57:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 21:02:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 21:02:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 21:06:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 21:06:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2837.836 ; gain = 0.000
open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2837.836 ; gain = 560.273
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 21:10:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/synth_1/runme.log
[Fri Jul 31 21:10:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Jul 31 21:16:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/16331/Documents/GitHub_Projects/xilinx-summer-camp-project/project_v2_RGB2HSV/RGB_LED_v1.runs/impl_1/SystemTop.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 21:22:29 2020...
