{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# â™Ž IC Passives\n",
    "\n",
    "In this notebook, we'll cover passive components such as resistors and capacitors in IC design. We'll explore how these components are made and operate, both within the silicon substrate and the metallization layers added during the IC manufacturing process.\n",
    "\n",
    "ðŸŽ¥ Video Insight:\n",
    "\n",
    "<iframe width=\"560\" height=\"315\" src=\"https://www.youtube.com/embed/nhPX8IFYk9Y?si=-4F-BuWoEnhkpoKp\" title=\"YouTube video player\" frameborder=\"0\" allow=\"accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture; web-share\" allowfullscreen></iframe>\n",
    "\n",
    "Now, let's take a look at the GF180 MCU PDK to see how these components manifest themselves!\n",
    "\n",
    "### Polysilicon/Metal Resistors\n",
    "\n",
    "![Strip Resistor](img/strip_resistor.png)\n",
    "\n",
    "#### Resistivity\n",
    "\n",
    "Resistors are often crafted from silicide-doped polysilicon or metal interconnects. Their behavior is majorly governed by the resistance per unit ratio parameter, $R_{\\square}$, with the actual resistance determined by:\n",
    "$$R = \\dfrac{R_{\\square}L}{W}$$\n",
    "\n",
    "The sheet resistance of these materials isn't listed in the GF180 PDK documentation, which is perfect for us as we can now deduce them in simulations here for our main exercise:\n",
    "\n",
    "Deduce $R_{\\square}$ for the following devices:\n",
    "\n",
    "| PDK Name         | Hdl21 Name      | Description                                                      | $R_{\\square}$ |\n",
    "|------------------|-----------------|------------------------------------------------------------------|-------------------|\n",
    "| npolyf_u         | NPOLYF_U        | 3-T Model for unsalicided N+ poly resistor                      | ?                 |\n",
    "| ppolyf_u         | PPOLYF_U        | 3-T Model for unsalicided P+ poly resistor                      | ?                 |\n",
    "| npolyf_s         | NPOLYF_S        | 3-T Model for salicided N+ poly resistor                        | ?                 |\n",
    "| ppolyf_s         | PPOLYF_S        | 3-T Model for salicided P+ poly resistor                        | ?                 |\n",
    "| ppolyf_u_1k      | PPOLYF_U_1K     | 3-T Model for 1k ohm hi sheet rho P poly resistor (3.3V)       | ?                 |\n",
    "| ppolyf_u_2k      | PPOLYF_U_2K     | 3-T Model for 2k ohm hi sheet rho P poly resistor (3.3V)       | ?                 |\n",
    "| ppolyf_u_1k_6p0  | PPOLYF_U_1K_6P0 | 3-T Model for 1k ohm hi Sheet rho P poly resistor (6.0V)       | ?                 |\n",
    "| ppolyf_u_2k_6p0  | PPOLYF_U_2K_6P0 | 3-T Model for 2k ohm hi sheet rho P poly resistor (6.0V)       | ?                 |\n",
    "| ppolyf_u_3k      | PPOLYF_U_3K     | 3-T Model for 3k ohm hi sheet rho P poly resistor (3.3V)       | ?                 |\n",
    "| rm1              | RM1             | 2-T Model for metal 1 resistor                                  | ?                 |\n",
    "| rm2              | RM2             | 2-T Model for metal 2 resistor                                  | ?                 |\n",
    "| rm3              | RM3             | 2-T Model for metal 3 resistor                                  | ?                 |\n",
    "| tm6k             | TM6K            | 2-T Model for top metal 6k resistor                             | ?                 |\n",
    "| tm9k             | TM9K            | 2-T Model for top metal 9k resistor                             | ?                 |\n",
    "| tm11k            | TM11K           | 2-T Model for top metal 11k resistor                            | ?                 |\n",
    "| tm30k            | TM30K           | 2-T Model for top metal 30k resistor                            | ?                 |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import hdl21 as h\n",
    "from hdl21.prefix import u\n",
    "import gf180_hdl21 as g\n",
    "import gf180_hdl21.primitives as p\n",
    "import vlsir.spice_pb2 as vsp\n",
    "\n",
    "@h.sim.sim\n",
    "class ResSim:\n",
    "\n",
    "    @h.module\n",
    "    class Tb:\n",
    "\n",
    "        VSS = h.Port()\n",
    "        VDD = h.Signal()\n",
    "\n",
    "        vdd = h.DcVoltageSource(dc=1)(p=VDD,n=VSS)\n",
    "\n",
    "        # Insert whatever resistor you'd like\n",
    "        # Two terminals are p and n\n",
    "        # Three terminals are p, n, and b\n",
    "        res = p.NPOLYF_S(r_width=0, r_length=0)(p=VDD,n=VSS,b=VSS)\n",
    "\n",
    "    op = h.sim.Op()\n",
    "    inc1 = g.install.include_design()\n",
    "    inc2 = g.install.include_resistors()\n",
    "\n",
    "rvs = ResSim.run()\n",
    "result = rvs[vsp.sim_data.AnalysisType.OP]\n",
    "\n",
    "print(result)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Parasitic Capacitance\n",
    "\n",
    "While the nominal resistivity of our resistors is probably the most interesting parameter to us - every integrated device is also secretly a capacitor and it's important for us to be able to detect and know the approximate parameters of this parasitic capacitance. The parasitic capacitance of a poly resistor is that of a sheet capacitor, with the poly acting as a plate on the top and the silicon beneath acting as the plate on the bottom, ie.\n",
    "\n",
    "$$C = C_0WL$$\n",
    "\n",
    "So, we can measure the parasitic capacitance by looking at frequency response of resistor to a signal across the two \"ordinary\" terminals of the resistor and ground to get results. Below we've provided the testbench to do this AC analysis on - see if you can complete the exercises below:\n",
    "\n",
    "##### ðŸ§  Exercises\n",
    "\n",
    "1. Simulate a circuit with a poly resistor and an AC source. Measure the frequency response and determine the point the parasitic capacitance\n",
    "2. Research and discuss real-world scenarios where parasitic capacitance in poly resistors has caused issues in circuit performance. How were these issues mitigated?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "\n",
    "def measure_capacitance(device, width, length):\n",
    "    \n",
    "    @h.sim.sim\n",
    "    class CapacitanceSim:\n",
    "\n",
    "        @h.module\n",
    "        class Tb:\n",
    "\n",
    "            VSS = h.Port()\n",
    "            VDD = h.Signal()\n",
    "\n",
    "            vdd = h.DcVoltageSource(ac=1)(p=VDD, n=VSS)\n",
    "            res = device(rwidth=width,r_length=length)(p=VDD, n=VDD, b=VSS)\n",
    "\n",
    "        # Simulation Controls\n",
    "        ac = h.sim.Ac(sweep=h.sim.LogSweep(1e1, 1e10, 10))\n",
    "        inc1 = g.install.include_design()\n",
    "        inc2 = g.install.include_resistors()\n",
    "\n",
    "    # Run the simulation\n",
    "    opts = vsp.SimOptions(\n",
    "        simulator=vsp.SupportedSimulators.NGSPICE,\n",
    "        fmt=vsp.ResultFormat.SIM_DATA,\n",
    "        rundir=\"./scratch\",\n",
    "    )\n",
    "    rv = CapacitanceSim.run(opts)\n",
    "    result = rv[vsp.sim_data.AnalysisType.AC]\n",
    "\n",
    "    # Write some mathematics to recover the parasitic capacitance"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Semiconductor Resistors\n",
    "\n",
    "![Semiconductor Resistors](img/semiconductor_resistor.png)\n",
    "\n",
    "##### Resistivity\n",
    "\n",
    "The resistivity of a semiconductor resistors is very similar to sheet resistors with resistivity being determined by dimensions and a sheet resistivity, we show which types of semiconductors are available to us in the GF180 PDK:\n",
    "\n",
    "| PDK Name  | Hdl21 Name | Description                                          | $R_{\\square}$ |\n",
    "|-----------|------------|------------------------------------------------------|-------------------|\n",
    "| nplus_u   | NPLUS_U    | 3-T Model for unsalicided N+ diffusion resistor      | ?                 |\n",
    "| pplus_u   | PPLUS_U    | 3-T Model for unsalicided P+ diffusion resistor      | ?                 |\n",
    "| nplus_s   | NPLUS_S    | 3-T Model for salicided N+ diffusion resistor        | ?                 |\n",
    "| pplus_s   | PPLUS_S    | 3-T Model for salicided P+ diffusion resistor        | ?                 |\n",
    "| nwell     | NWELL      | 3-T Model for Nwell resistor                         | ?                 |\n",
    "\n",
    "##### ðŸ§  Exercises\n",
    "\n",
    "1. Determine $R_\\square$ of these resistors again, how do they compare to the poly resistors?\n",
    "2. Repeat the AC analysis above to determine the parasitic capacitance, how do they vary?\n",
    "3. Simulate both poly and semiconductor resistors at different temperatures, what happens?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Implement your solution here!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### MOS Capacitors\n",
    "\n",
    "![Mos Cap Structure](img/semiconductor_capacitor.png)\n",
    "\n",
    "The simplest design for a capacitor in silicon is a MOSFET itself, these are provided in the GF180 PDK as:\n",
    "\n",
    "| PDK Name        | Hdl21 Name       | Description                                                   | C   |\n",
    "|-----------------|------------------|---------------------------------------------------------------|-----|\n",
    "| cap_pmos_03v3   | PMOS_3p3V        | Model for nominal IO 3.3V inversion-mode PMOS capacitor       | ?   |\n",
    "| cap_nmos_06v0   | NMOS_6p0V        | Model for nominal IO 6V inversion -mode NMOS capacitor        | ?   |\n",
    "| cap_pmos_06v0   | PMOS_6p0V        | Model for nominal IO 6V inversion -mode PMOS capacitor        | ?   |\n",
    "| cap_nmos_03v3   | NMOS_3p3V        | Model for nominal IO 3.3V inversion-mode NMOS capacitor       | ?   |\n",
    "| cap_nmos_03v3_b | NMOS_Nwell_3p3V  | Model for nominal IO 3.3V NMOS in Nwell capacitor             | ?   |\n",
    "| cap_pmos_03v3_b | PMOS_Pwell_3p3V  | Model for nominal IO 3.3V PMOS in Pwell capacitor             | ?   |\n",
    "| cap_nmos_06v0_b | NMOS_Nwell_6p0V  | Model for nominal IO 6V NMOS in Nwell capacitor               | ?   |\n",
    "| cap_pmos_06v0_b | PMOS_Pwell_6p0V  | Model for nominal IO 6V PMOS in Pwell capacitor               | ?   |\n",
    "\n",
    "##### ðŸ§  Exercises\n",
    "\n",
    "1. Determine the saturated capacitance of some of these capacitors\n",
    "2. Characterize the non-linear capacitance of the capacitors as you vary $V_{GS}$\n",
    "3. Determine any parasitic resistances that could be found in these models."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulate your solution here!\n",
    "\n",
    "@h.sim.sim\n",
    "class CapacitanceSim:\n",
    "\n",
    "    @h.module\n",
    "    class Tb:\n",
    "\n",
    "        VSS = h.Port()\n",
    "        VDD = h.Signal()\n",
    "\n",
    "        vdd = h.DcVoltageSource(ac=1)(p=VDD, n=VSS)\n",
    "        res = p.NPLUS_S(c_width=0,c_length=0)(p=VDD, n=VDD, b=VSS)\n",
    "\n",
    "    # Simulation Controls\n",
    "    ac = h.sim.Ac(sweep=h.sim.LogSweep(1e1, 1e10, 10))\n",
    "    inc1 = g.install.include_design()\n",
    "    inc2 = g.install.include_moscaps(h.pdk.Corner.TYP)\n",
    "\n",
    "# Run the simulation\n",
    "opts = vsp.SimOptions(\n",
    "    simulator=vsp.SupportedSimulators.NGSPICE,\n",
    "    fmt=vsp.ResultFormat.SIM_DATA,\n",
    "    rundir=\"./scratch\",\n",
    ")\n",
    "rv = CapacitanceSim.run(opts)\n",
    "result = rv[vsp.sim_data.AnalysisType.AC]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### MiM Capacitors\n",
    "\n",
    "![Metal-on-metal Capacitor](img/metal_on_metal_capacitor.png)\n",
    "\n",
    "For more linear resistors, we're better off using more conventional capacitor designs in the form of \"metal-insulator-metal\" capacitors or MiM capacitors, these are given in the GF180 PDK, by:\n",
    "\n",
    "| PDK Name        | Hdl21 Name  | Description | C ($F/\\mu m^2$)   |\n",
    "|-----------------|-------------|-------------|-----|\n",
    "| cap_mim_1f5fF   | MIM_1p5fF   | ?           | ?   |\n",
    "| cap_mim_1f0fF   | MIM_1p0fF   | ?           | ?   |\n",
    "| cap_mim_2f0fF   | MIM_2p0fF   | ?           | ?   |\n",
    "\n",
    "Unfortunately, there are no interleaved metal capacitors that have been characterized for the GF180 process, however, if you wanted to tapeout and characterize such capacitors yourself - this might make for a great first analog project!\n",
    "\n",
    "##### ðŸ§  Exercises\n",
    "\n",
    "1. Find the sheet capacitance of the MiM caps listed above\n",
    "2. Can you isolate any parasitics from the model?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulate your solution here!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
