// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
// Date        : Mon May 22 11:38:26 2017
// Host        : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_sim_netlist.v
// Design      : BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0,kth_axi_Mesh_2D_Nostrum_2x2x1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "kth_axi_Mesh_2D_Nostrum_2x2x1,Vivado 2016.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (NoC_Irq_0,
    S_AXI_0_ACLK,
    S_AXI_0_ARESETN,
    S_AXI_0_AWADDR,
    S_AXI_0_AWVALID,
    S_AXI_0_AWPROT,
    S_AXI_0_WDATA,
    S_AXI_0_WSTRB,
    S_AXI_0_WVALID,
    S_AXI_0_BREADY,
    S_AXI_0_ARADDR,
    S_AXI_0_ARPROT,
    S_AXI_0_ARVALID,
    S_AXI_0_RREADY,
    S_AXI_0_ARREADY,
    S_AXI_0_RDATA,
    S_AXI_0_RRESP,
    S_AXI_0_RVALID,
    S_AXI_0_WREADY,
    S_AXI_0_BRESP,
    S_AXI_0_BVALID,
    S_AXI_0_AWREADY,
    NoC_Irq_1,
    S_AXI_1_ACLK,
    S_AXI_1_ARESETN,
    S_AXI_1_AWADDR,
    S_AXI_1_AWVALID,
    S_AXI_1_AWPROT,
    S_AXI_1_WDATA,
    S_AXI_1_WSTRB,
    S_AXI_1_WVALID,
    S_AXI_1_BREADY,
    S_AXI_1_ARADDR,
    S_AXI_1_ARPROT,
    S_AXI_1_ARVALID,
    S_AXI_1_RREADY,
    S_AXI_1_ARREADY,
    S_AXI_1_RDATA,
    S_AXI_1_RRESP,
    S_AXI_1_RVALID,
    S_AXI_1_WREADY,
    S_AXI_1_BRESP,
    S_AXI_1_BVALID,
    S_AXI_1_AWREADY,
    NoC_Irq_2,
    S_AXI_2_ACLK,
    S_AXI_2_ARESETN,
    S_AXI_2_AWADDR,
    S_AXI_2_AWVALID,
    S_AXI_2_AWPROT,
    S_AXI_2_WDATA,
    S_AXI_2_WSTRB,
    S_AXI_2_WVALID,
    S_AXI_2_BREADY,
    S_AXI_2_ARADDR,
    S_AXI_2_ARPROT,
    S_AXI_2_ARVALID,
    S_AXI_2_RREADY,
    S_AXI_2_ARREADY,
    S_AXI_2_RDATA,
    S_AXI_2_RRESP,
    S_AXI_2_RVALID,
    S_AXI_2_WREADY,
    S_AXI_2_BRESP,
    S_AXI_2_BVALID,
    S_AXI_2_AWREADY,
    NoC_Irq_3,
    S_AXI_3_ACLK,
    S_AXI_3_ARESETN,
    S_AXI_3_AWADDR,
    S_AXI_3_AWVALID,
    S_AXI_3_AWPROT,
    S_AXI_3_WDATA,
    S_AXI_3_WSTRB,
    S_AXI_3_WVALID,
    S_AXI_3_BREADY,
    S_AXI_3_ARADDR,
    S_AXI_3_ARPROT,
    S_AXI_3_ARVALID,
    S_AXI_3_RREADY,
    S_AXI_3_ARREADY,
    S_AXI_3_RDATA,
    S_AXI_3_RRESP,
    S_AXI_3_RVALID,
    S_AXI_3_WREADY,
    S_AXI_3_BRESP,
    S_AXI_3_BVALID,
    S_AXI_3_AWREADY);
  output NoC_Irq_0;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_0_ACLK CLK" *) input S_AXI_0_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_0_ARESETN RST" *) input S_AXI_0_ARESETN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 AWADDR" *) input [16:0]S_AXI_0_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 AWVALID" *) input S_AXI_0_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 AWPROT" *) input [2:0]S_AXI_0_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 WDATA" *) input [31:0]S_AXI_0_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 WSTRB" *) input [3:0]S_AXI_0_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 WVALID" *) input S_AXI_0_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 BREADY" *) input S_AXI_0_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 ARADDR" *) input [16:0]S_AXI_0_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 ARPROT" *) input [2:0]S_AXI_0_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 ARVALID" *) input S_AXI_0_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 RREADY" *) input S_AXI_0_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 ARREADY" *) output S_AXI_0_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 RDATA" *) output [31:0]S_AXI_0_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 RRESP" *) output [1:0]S_AXI_0_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 RVALID" *) output S_AXI_0_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 WREADY" *) output S_AXI_0_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 BRESP" *) output [1:0]S_AXI_0_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 BVALID" *) output S_AXI_0_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_0 AWREADY" *) output S_AXI_0_AWREADY;
  output NoC_Irq_1;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_1_ACLK CLK" *) input S_AXI_1_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_1_ARESETN RST" *) input S_AXI_1_ARESETN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 AWADDR" *) input [16:0]S_AXI_1_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 AWVALID" *) input S_AXI_1_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 AWPROT" *) input [2:0]S_AXI_1_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 WDATA" *) input [31:0]S_AXI_1_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 WSTRB" *) input [3:0]S_AXI_1_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 WVALID" *) input S_AXI_1_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 BREADY" *) input S_AXI_1_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 ARADDR" *) input [16:0]S_AXI_1_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 ARPROT" *) input [2:0]S_AXI_1_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 ARVALID" *) input S_AXI_1_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 RREADY" *) input S_AXI_1_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 ARREADY" *) output S_AXI_1_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 RDATA" *) output [31:0]S_AXI_1_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 RRESP" *) output [1:0]S_AXI_1_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 RVALID" *) output S_AXI_1_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 WREADY" *) output S_AXI_1_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 BRESP" *) output [1:0]S_AXI_1_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 BVALID" *) output S_AXI_1_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_1 AWREADY" *) output S_AXI_1_AWREADY;
  output NoC_Irq_2;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_2_ACLK CLK" *) input S_AXI_2_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_2_ARESETN RST" *) input S_AXI_2_ARESETN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 AWADDR" *) input [16:0]S_AXI_2_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 AWVALID" *) input S_AXI_2_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 AWPROT" *) input [2:0]S_AXI_2_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 WDATA" *) input [31:0]S_AXI_2_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 WSTRB" *) input [3:0]S_AXI_2_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 WVALID" *) input S_AXI_2_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 BREADY" *) input S_AXI_2_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 ARADDR" *) input [16:0]S_AXI_2_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 ARPROT" *) input [2:0]S_AXI_2_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 ARVALID" *) input S_AXI_2_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 RREADY" *) input S_AXI_2_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 ARREADY" *) output S_AXI_2_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 RDATA" *) output [31:0]S_AXI_2_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 RRESP" *) output [1:0]S_AXI_2_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 RVALID" *) output S_AXI_2_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 WREADY" *) output S_AXI_2_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 BRESP" *) output [1:0]S_AXI_2_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 BVALID" *) output S_AXI_2_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2 AWREADY" *) output S_AXI_2_AWREADY;
  output NoC_Irq_3;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_3_ACLK CLK" *) input S_AXI_3_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_3_ARESETN RST" *) input S_AXI_3_ARESETN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 AWADDR" *) input [16:0]S_AXI_3_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 AWVALID" *) input S_AXI_3_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 AWPROT" *) input [2:0]S_AXI_3_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 WDATA" *) input [31:0]S_AXI_3_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 WSTRB" *) input [3:0]S_AXI_3_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 WVALID" *) input S_AXI_3_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 BREADY" *) input S_AXI_3_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 ARADDR" *) input [16:0]S_AXI_3_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 ARPROT" *) input [2:0]S_AXI_3_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 ARVALID" *) input S_AXI_3_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 RREADY" *) input S_AXI_3_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 ARREADY" *) output S_AXI_3_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 RDATA" *) output [31:0]S_AXI_3_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 RRESP" *) output [1:0]S_AXI_3_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 RVALID" *) output S_AXI_3_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 WREADY" *) output S_AXI_3_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 BRESP" *) output [1:0]S_AXI_3_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 BVALID" *) output S_AXI_3_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_3 AWREADY" *) output S_AXI_3_AWREADY;

  wire \<const0> ;
  wire NoC_Irq_0;
  wire NoC_Irq_1;
  wire NoC_Irq_2;
  wire NoC_Irq_3;
  wire S_AXI_0_ACLK;
  wire [16:0]S_AXI_0_ARADDR;
  wire S_AXI_0_ARESETN;
  wire S_AXI_0_ARREADY;
  wire S_AXI_0_ARVALID;
  wire [16:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWREADY;
  wire S_AXI_0_AWVALID;
  wire S_AXI_0_BREADY;
  wire S_AXI_0_BVALID;
  wire [31:0]S_AXI_0_RDATA;
  wire S_AXI_0_RREADY;
  wire S_AXI_0_RVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire S_AXI_0_WREADY;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire S_AXI_1_ACLK;
  wire [16:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARESETN;
  wire S_AXI_1_ARREADY;
  wire S_AXI_1_ARVALID;
  wire [16:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWREADY;
  wire S_AXI_1_AWVALID;
  wire S_AXI_1_BREADY;
  wire S_AXI_1_BVALID;
  wire [31:0]S_AXI_1_RDATA;
  wire S_AXI_1_RREADY;
  wire S_AXI_1_RVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire S_AXI_1_WREADY;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire S_AXI_2_ACLK;
  wire [16:0]S_AXI_2_ARADDR;
  wire S_AXI_2_ARESETN;
  wire S_AXI_2_ARREADY;
  wire S_AXI_2_ARVALID;
  wire [16:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWREADY;
  wire S_AXI_2_AWVALID;
  wire S_AXI_2_BREADY;
  wire S_AXI_2_BVALID;
  wire [31:0]S_AXI_2_RDATA;
  wire S_AXI_2_RREADY;
  wire S_AXI_2_RVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire S_AXI_2_WREADY;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire S_AXI_3_ACLK;
  wire [16:0]S_AXI_3_ARADDR;
  wire S_AXI_3_ARESETN;
  wire S_AXI_3_ARREADY;
  wire S_AXI_3_ARVALID;
  wire [16:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWREADY;
  wire S_AXI_3_AWVALID;
  wire S_AXI_3_BREADY;
  wire S_AXI_3_BVALID;
  wire [31:0]S_AXI_3_RDATA;
  wire S_AXI_3_RREADY;
  wire S_AXI_3_RVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire S_AXI_3_WREADY;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;

  assign S_AXI_0_BRESP[1] = \<const0> ;
  assign S_AXI_0_BRESP[0] = \<const0> ;
  assign S_AXI_0_RRESP[1] = \<const0> ;
  assign S_AXI_0_RRESP[0] = \<const0> ;
  assign S_AXI_1_BRESP[1] = \<const0> ;
  assign S_AXI_1_BRESP[0] = \<const0> ;
  assign S_AXI_1_RRESP[1] = \<const0> ;
  assign S_AXI_1_RRESP[0] = \<const0> ;
  assign S_AXI_2_BRESP[1] = \<const0> ;
  assign S_AXI_2_BRESP[0] = \<const0> ;
  assign S_AXI_2_RRESP[1] = \<const0> ;
  assign S_AXI_2_RRESP[0] = \<const0> ;
  assign S_AXI_3_BRESP[1] = \<const0> ;
  assign S_AXI_3_BRESP[0] = \<const0> ;
  assign S_AXI_3_RRESP[1] = \<const0> ;
  assign S_AXI_3_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_2x2x1 U0
       (.NoC_Irq_0(NoC_Irq_0),
        .NoC_Irq_1(NoC_Irq_1),
        .NoC_Irq_2(NoC_Irq_2),
        .NoC_Irq_3(NoC_Irq_3),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR({S_AXI_0_ARADDR[16:15],S_AXI_0_ARADDR[11:2]}),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .S_AXI_0_ARVALID(S_AXI_0_ARVALID),
        .S_AXI_0_AWADDR({S_AXI_0_AWADDR[16:15],S_AXI_0_AWADDR[11:2]}),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_BREADY(S_AXI_0_BREADY),
        .S_AXI_0_BVALID(S_AXI_0_BVALID),
        .S_AXI_0_RDATA(S_AXI_0_RDATA),
        .S_AXI_0_RREADY(S_AXI_0_RREADY),
        .S_AXI_0_RVALID(S_AXI_0_RVALID),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WSTRB(S_AXI_0_WSTRB),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR({S_AXI_1_ARADDR[16:15],S_AXI_1_ARADDR[11:2]}),
        .S_AXI_1_ARESETN(S_AXI_1_ARESETN),
        .S_AXI_1_ARVALID(S_AXI_1_ARVALID),
        .S_AXI_1_AWADDR({S_AXI_1_AWADDR[16:15],S_AXI_1_AWADDR[11:2]}),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_BREADY(S_AXI_1_BREADY),
        .S_AXI_1_BVALID(S_AXI_1_BVALID),
        .S_AXI_1_RDATA(S_AXI_1_RDATA),
        .S_AXI_1_RREADY(S_AXI_1_RREADY),
        .S_AXI_1_RVALID(S_AXI_1_RVALID),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WSTRB(S_AXI_1_WSTRB),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR({S_AXI_2_ARADDR[16:15],S_AXI_2_ARADDR[11:2]}),
        .S_AXI_2_ARESETN(S_AXI_2_ARESETN),
        .S_AXI_2_ARVALID(S_AXI_2_ARVALID),
        .S_AXI_2_AWADDR({S_AXI_2_AWADDR[16:15],S_AXI_2_AWADDR[11:2]}),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_BREADY(S_AXI_2_BREADY),
        .S_AXI_2_BVALID(S_AXI_2_BVALID),
        .S_AXI_2_RDATA(S_AXI_2_RDATA),
        .S_AXI_2_RREADY(S_AXI_2_RREADY),
        .S_AXI_2_RVALID(S_AXI_2_RVALID),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WSTRB(S_AXI_2_WSTRB),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR({S_AXI_3_ARADDR[16:15],S_AXI_3_ARADDR[11:2]}),
        .S_AXI_3_ARESETN(S_AXI_3_ARESETN),
        .S_AXI_3_ARVALID(S_AXI_3_ARVALID),
        .S_AXI_3_AWADDR({S_AXI_3_AWADDR[16:15],S_AXI_3_AWADDR[11:2]}),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_BREADY(S_AXI_3_BREADY),
        .S_AXI_3_BVALID(S_AXI_3_BVALID),
        .S_AXI_3_RDATA(S_AXI_3_RDATA),
        .S_AXI_3_RREADY(S_AXI_3_RREADY),
        .S_AXI_3_RVALID(S_AXI_3_RVALID),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WSTRB(S_AXI_3_WSTRB),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .s_axi_arready({S_AXI_3_ARREADY,S_AXI_2_ARREADY,S_AXI_1_ARREADY,S_AXI_0_ARREADY}),
        .s_axi_awready({S_AXI_3_AWREADY,S_AXI_2_AWREADY,S_AXI_1_AWREADY,S_AXI_0_AWREADY}),
        .s_axi_wready({S_AXI_3_WREADY,S_AXI_2_WREADY,S_AXI_1_WREADY,S_AXI_0_WREADY}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_2D_Nostrum
   (\channel_status_reg[3][0] ,
    \channel_status_reg[1][1] ,
    write_R,
    \channel_status_reg[3][0]_0 ,
    \channel_status_reg[1][1]_0 ,
    \channel_status_reg[3][0]_1 ,
    \channel_status_reg[1][1]_1 ,
    \channel_status_reg[3][0]_2 ,
    \channel_status_reg[1][1]_2 ,
    E,
    channel_nr,
    \msg_length_reg_reg[4][6] ,
    \msg_length_reg_reg[0][6] ,
    \msg_length_reg_reg[5][6] ,
    \msg_length_reg_reg[1][6] ,
    \recv_counter_reg[2][6] ,
    \recv_counter_reg[2][6]_0 ,
    \msg_length_reg_reg[2][6] ,
    \msg_length_reg_reg[7][6] ,
    \msg_length_reg_reg[3][6] ,
    \msg_length_reg_reg[6][6] ,
    \recv_state_reg[1] ,
    \Outport[6] ,
    \recv_state_reg[0] ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7] ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    D,
    \recv_state_reg[1]_0 ,
    write_R_reg,
    \recv_state_reg[0]_0 ,
    \recv_counter_reg[2][0] ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \recv_address_reg[8]_6 ,
    \recv_address_reg[8]_7 ,
    \recv_address_reg[7]_0 ,
    \data_reg_reg[31] ,
    \recv_state_reg[1]_1 ,
    \recv_state_reg[1]_2 ,
    \recv_state_reg[0]_1 ,
    \recv_counter_reg[2][0]_0 ,
    \recv_address_reg[8]_8 ,
    \recv_address_reg[8]_9 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[8]_10 ,
    \recv_address_reg[8]_11 ,
    \recv_address_reg[8]_12 ,
    \recv_address_reg[8]_13 ,
    \recv_address_reg[8]_14 ,
    \data_reg_reg[31]_0 ,
    \recv_state_reg[1]_3 ,
    \recv_address_reg[6] ,
    \recv_state_reg[0]_2 ,
    \recv_counter_reg[0][0] ,
    channel_nr_0,
    \recv_counter_reg[2][0]_1 ,
    \recv_address_reg[8]_15 ,
    \recv_address_reg[8]_16 ,
    \recv_address_reg[7]_3 ,
    \recv_address_reg[7]_4 ,
    \recv_address_reg[7]_5 ,
    \data_reg_reg[31]_1 ,
    reset,
    read_R,
    recv_state,
    \mem_address_reg[8] ,
    recv_state_1,
    \mem_address_reg[8]_0 ,
    recv_state_2,
    \mem_address_reg[8]_1 ,
    recv_state_3,
    \mem_address_reg[8]_2 ,
    \toggle_bits_noc_side_reg[2] ,
    S_AXI_0_ARESETN,
    write_R_reg_0,
    \mem_reg[45] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ,
    toggle_address_noc_side,
    Q,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][7] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ,
    channel_nr_4,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][5] ,
    \mem_reg[41] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0 ,
    channel_nr_5,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_1 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][7] ,
    \mem_reg[47] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Enable]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_1 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1 ,
    S_AXI_0_ACLK,
    \outport_reg[64] ,
    \outport_reg[64]_0 ,
    \outport_reg[64]_1 ,
    \outport_reg[64]_2 );
  output \channel_status_reg[3][0] ;
  output \channel_status_reg[1][1] ;
  output [3:0]write_R;
  output \channel_status_reg[3][0]_0 ;
  output \channel_status_reg[1][1]_0 ;
  output \channel_status_reg[3][0]_1 ;
  output \channel_status_reg[1][1]_1 ;
  output \channel_status_reg[3][0]_2 ;
  output \channel_status_reg[1][1]_2 ;
  output [0:0]E;
  output [1:0]channel_nr;
  output \msg_length_reg_reg[4][6] ;
  output [0:0]\msg_length_reg_reg[0][6] ;
  output [0:0]\msg_length_reg_reg[5][6] ;
  output [0:0]\msg_length_reg_reg[1][6] ;
  output [0:0]\recv_counter_reg[2][6] ;
  output \recv_counter_reg[2][6]_0 ;
  output [0:0]\msg_length_reg_reg[2][6] ;
  output [0:0]\msg_length_reg_reg[7][6] ;
  output [0:0]\msg_length_reg_reg[3][6] ;
  output [0:0]\msg_length_reg_reg[6][6] ;
  output \recv_state_reg[1] ;
  output [37:0]\Outport[6] ;
  output \recv_state_reg[0] ;
  output \recv_address_reg[8] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[7] ;
  output \recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[8]_3 ;
  output [23:0]D;
  output \recv_state_reg[1]_0 ;
  output [39:0]write_R_reg;
  output \recv_state_reg[0]_0 ;
  output \recv_counter_reg[2][0] ;
  output \recv_address_reg[8]_4 ;
  output \recv_address_reg[8]_5 ;
  output \recv_address_reg[8]_6 ;
  output \recv_address_reg[8]_7 ;
  output \recv_address_reg[7]_0 ;
  output [23:0]\data_reg_reg[31] ;
  output \recv_state_reg[1]_1 ;
  output [39:0]\recv_state_reg[1]_2 ;
  output \recv_state_reg[0]_1 ;
  output \recv_counter_reg[2][0]_0 ;
  output \recv_address_reg[8]_8 ;
  output \recv_address_reg[8]_9 ;
  output \recv_address_reg[7]_1 ;
  output \recv_address_reg[7]_2 ;
  output \recv_address_reg[8]_10 ;
  output \recv_address_reg[8]_11 ;
  output \recv_address_reg[8]_12 ;
  output \recv_address_reg[8]_13 ;
  output \recv_address_reg[8]_14 ;
  output [23:0]\data_reg_reg[31]_0 ;
  output \recv_state_reg[1]_3 ;
  output [37:0]\recv_address_reg[6] ;
  output \recv_state_reg[0]_2 ;
  output \recv_counter_reg[0][0] ;
  output [0:0]channel_nr_0;
  output \recv_counter_reg[2][0]_1 ;
  output \recv_address_reg[8]_15 ;
  output \recv_address_reg[8]_16 ;
  output \recv_address_reg[7]_3 ;
  output \recv_address_reg[7]_4 ;
  output \recv_address_reg[7]_5 ;
  output [23:0]\data_reg_reg[31]_1 ;
  output reset;
  output [3:0]read_R;
  input [1:0]recv_state;
  input \mem_address_reg[8] ;
  input [1:0]recv_state_1;
  input \mem_address_reg[8]_0 ;
  input [1:0]recv_state_2;
  input \mem_address_reg[8]_1 ;
  input [1:0]recv_state_3;
  input \mem_address_reg[8]_2 ;
  input [0:0]\toggle_bits_noc_side_reg[2] ;
  input S_AXI_0_ARESETN;
  input write_R_reg_0;
  input \mem_reg[45] ;
  input \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ;
  input [0:0]toggle_address_noc_side;
  input [2:0]Q;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  input [5:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ;
  input [0:0]channel_nr_4;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ;
  input \mem_reg[41] ;
  input [0:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0 ;
  input [0:0]channel_nr_5;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][2]_0 ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0 ;
  input [4:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0 ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ;
  input [6:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Target][6]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_1 ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0 ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][5]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][1]_0 ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ;
  input \mem_reg[47] ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Enable]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_1 ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][0]_0 ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0 ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1 ;
  input S_AXI_0_ACLK;
  input [58:0]\outport_reg[64] ;
  input [58:0]\outport_reg[64]_0 ;
  input [58:0]\outport_reg[64]_1 ;
  input [58:0]\outport_reg[64]_2 ;

  wire [23:0]D;
  wire [0:0]E;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][2]_0 ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_1 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][1]_0 ;
  wire [4:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][5]_0 ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0 ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Target][6]_0 ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0 ;
  wire [0:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0 ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ;
  wire [6:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][6] ;
  wire [5:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0 ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][0]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_1 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0 ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0 ;
  wire [37:0]\Outport[6] ;
  wire [2:0]Q;
  wire S_AXI_0_ACLK;
  wire S_AXI_0_ARESETN;
  wire [1:0]channel_nr;
  wire [0:0]channel_nr_0;
  wire [0:0]channel_nr_4;
  wire [0:0]channel_nr_5;
  wire \channel_status_reg[1][1] ;
  wire \channel_status_reg[1][1]_0 ;
  wire \channel_status_reg[1][1]_1 ;
  wire \channel_status_reg[1][1]_2 ;
  wire \channel_status_reg[3][0] ;
  wire \channel_status_reg[3][0]_0 ;
  wire \channel_status_reg[3][0]_1 ;
  wire \channel_status_reg[3][0]_2 ;
  wire [23:0]\data_reg_reg[31] ;
  wire [23:0]\data_reg_reg[31]_0 ;
  wire [23:0]\data_reg_reg[31]_1 ;
  wire [64:0]\interconnect_out[0][0]_8 ;
  wire [64:0]\interconnect_out[0][2]_9 ;
  wire [64:0]\interconnect_out[1][0]_0 ;
  wire [64:0]\interconnect_out[1][3]_1 ;
  wire [64:0]\interconnect_out[2][1]_16 ;
  wire [64:0]\interconnect_out[2][2]_17 ;
  wire [64:0]\interconnect_out[3][1]_24 ;
  wire [64:0]\interconnect_out[3][3]_25 ;
  wire \mem_address_reg[8] ;
  wire \mem_address_reg[8]_0 ;
  wire \mem_address_reg[8]_1 ;
  wire \mem_address_reg[8]_2 ;
  wire \mem_reg[41] ;
  wire \mem_reg[45] ;
  wire \mem_reg[47] ;
  wire [0:0]\msg_length_reg_reg[0][6] ;
  wire [0:0]\msg_length_reg_reg[1][6] ;
  wire [0:0]\msg_length_reg_reg[2][6] ;
  wire [0:0]\msg_length_reg_reg[3][6] ;
  wire \msg_length_reg_reg[4][6] ;
  wire [0:0]\msg_length_reg_reg[5][6] ;
  wire [0:0]\msg_length_reg_reg[6][6] ;
  wire [0:0]\msg_length_reg_reg[7][6] ;
  wire [58:0]\outport_reg[64] ;
  wire [58:0]\outport_reg[64]_0 ;
  wire [58:0]\outport_reg[64]_1 ;
  wire [58:0]\outport_reg[64]_2 ;
  wire [3:0]read_R;
  wire [37:0]\recv_address_reg[6] ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[7]_1 ;
  wire \recv_address_reg[7]_2 ;
  wire \recv_address_reg[7]_3 ;
  wire \recv_address_reg[7]_4 ;
  wire \recv_address_reg[7]_5 ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_10 ;
  wire \recv_address_reg[8]_11 ;
  wire \recv_address_reg[8]_12 ;
  wire \recv_address_reg[8]_13 ;
  wire \recv_address_reg[8]_14 ;
  wire \recv_address_reg[8]_15 ;
  wire \recv_address_reg[8]_16 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire \recv_address_reg[8]_5 ;
  wire \recv_address_reg[8]_6 ;
  wire \recv_address_reg[8]_7 ;
  wire \recv_address_reg[8]_8 ;
  wire \recv_address_reg[8]_9 ;
  wire \recv_counter_reg[0][0] ;
  wire \recv_counter_reg[2][0] ;
  wire \recv_counter_reg[2][0]_0 ;
  wire \recv_counter_reg[2][0]_1 ;
  wire [0:0]\recv_counter_reg[2][6] ;
  wire \recv_counter_reg[2][6]_0 ;
  wire [1:0]recv_state;
  wire [1:0]recv_state_1;
  wire [1:0]recv_state_2;
  wire [1:0]recv_state_3;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[0]_0 ;
  wire \recv_state_reg[0]_1 ;
  wire \recv_state_reg[0]_2 ;
  wire \recv_state_reg[1] ;
  wire \recv_state_reg[1]_0 ;
  wire \recv_state_reg[1]_1 ;
  wire [39:0]\recv_state_reg[1]_2 ;
  wire \recv_state_reg[1]_3 ;
  wire reset;
  wire [0:0]toggle_address_noc_side;
  wire [0:0]\toggle_bits_noc_side_reg[2] ;
  wire [3:0]write_R;
  wire [39:0]write_R_reg;
  wire write_R_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch \UX[0].UY[0].UZ[0].UD 
       (.D(D),
        .E(E),
        .\G0.mem_reg[64] ({\interconnect_out[0][0]_8 [64:40],\interconnect_out[0][0]_8 [33:0]}),
        .\G0.mem_reg[64]_0 ({\interconnect_out[0][2]_9 [64:40],\interconnect_out[0][2]_9 [33:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][2] (\G_recv_channels_1.recv_channel_info_reg[0][Source][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7] (\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][1] (\G_recv_channels_1.recv_channel_info_reg[0][Target][1] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][7] (\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][3] (\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][7] (\G_recv_channels_1.recv_channel_info_reg[1][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][4] (\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][2] (\G_recv_channels_1.recv_channel_info_reg[2][Target][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][3] (\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][2] (\G_recv_channels_1.recv_channel_info_reg[3][Source][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7] (\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2] (\G_recv_channels_1.recv_channel_info_reg[3][Target][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][6] (\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ),
        .\Outport[1] ({\interconnect_out[2][1]_16 [64:40],\interconnect_out[2][1]_16 [33:0]}),
        .\Outport[6] (\Outport[6] ),
        .Q(Q),
        .SR(reset),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .channel_nr(channel_nr[1]),
        .\channel_status_reg[1][1] (\channel_status_reg[1][1] ),
        .\channel_status_reg[3][0] (\channel_status_reg[3][0] ),
        .\mem_address_reg[8] (\mem_address_reg[8] ),
        .\mem_reg[45] (\mem_reg[45] ),
        .\mem_reg[64] ({\interconnect_out[1][3]_1 [64:40],\interconnect_out[1][3]_1 [33:0]}),
        .\msg_length_reg_reg[0][6] (\msg_length_reg_reg[0][6] ),
        .\msg_length_reg_reg[1][6] (\msg_length_reg_reg[1][6] ),
        .\msg_length_reg_reg[2][6] (\msg_length_reg_reg[2][6] ),
        .\msg_length_reg_reg[3][6] (\msg_length_reg_reg[3][6] ),
        .\msg_length_reg_reg[4][6] (\msg_length_reg_reg[4][6] ),
        .\msg_length_reg_reg[5][6] (\msg_length_reg_reg[5][6] ),
        .\msg_length_reg_reg[6][6] (\msg_length_reg_reg[6][6] ),
        .\msg_length_reg_reg[7][6] (\msg_length_reg_reg[7][6] ),
        .\outport_reg[64] (\outport_reg[64]_0 ),
        .read_R(read_R[0]),
        .\recv_address_reg[7] (channel_nr[0]),
        .\recv_address_reg[7]_0 (\recv_address_reg[7] ),
        .\recv_address_reg[8] (\recv_address_reg[8] ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_3 ),
        .\recv_counter_reg[2][6] (\recv_counter_reg[2][6] ),
        .\recv_counter_reg[2][6]_0 (\recv_counter_reg[2][6]_0 ),
        .recv_state(recv_state),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .\recv_state_reg[1] (\recv_state_reg[1] ),
        .toggle_address_noc_side(toggle_address_noc_side),
        .\toggle_bits_noc_side_reg[2] (\toggle_bits_noc_side_reg[2] ),
        .write_R(write_R[0]),
        .write_R_reg_0(write_R_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized1 \UX[0].UY[1].UZ[0].UD 
       (.D({\interconnect_out[0][0]_8 [64:40],\interconnect_out[0][0]_8 [33:0]}),
        .\G0.mem_reg[64] ({\interconnect_out[2][1]_16 [64:40],\interconnect_out[2][1]_16 [33:0]}),
        .\G0.mem_reg[64]_0 ({\interconnect_out[2][2]_17 [64:40],\interconnect_out[2][2]_17 [33:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][5] (\G_recv_channels_1.recv_channel_info_reg[1][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][6] (\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][5] (\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][5] (\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][5] (\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Enable] (\G_recv_channels_1.recv_channel_info_reg[3][Enable] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7] (\G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][0] (\G_recv_channels_1.recv_channel_info_reg[3][Target][0] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2] (\G_recv_channels_1.recv_channel_info_reg[3][Target][2]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][7] (\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ),
        .\Outport[3] ({\interconnect_out[3][3]_25 [64:40],\interconnect_out[3][3]_25 [33:0]}),
        .Q(write_R_reg),
        .SR(reset),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .channel_nr_4(channel_nr_4),
        .\channel_status_reg[1][1] (\channel_status_reg[1][1]_0 ),
        .\channel_status_reg[3][0] (\channel_status_reg[3][0]_0 ),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .\mem_address_reg[8] (\mem_address_reg[8]_0 ),
        .\mem_reg[41] (\mem_reg[41] ),
        .\outport_reg[64] (\outport_reg[64]_1 ),
        .read_R(read_R[2]),
        .\recv_address_reg[7] (\recv_address_reg[7]_0 ),
        .\recv_address_reg[8] (\recv_address_reg[8]_4 ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_5 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_6 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_7 ),
        .\recv_counter_reg[2][0] (\recv_counter_reg[2][0] ),
        .recv_state_1(recv_state_1),
        .\recv_state_reg[0] (\recv_state_reg[0]_0 ),
        .\recv_state_reg[1] (\recv_state_reg[1]_0 ),
        .write_R(write_R[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized3 \UX[1].UY[0].UZ[0].UD 
       (.D({\interconnect_out[0][2]_9 [64:40],\interconnect_out[0][2]_9 [33:0]}),
        .\G0.mem_reg[64] ({\interconnect_out[1][0]_0 [64:40],\interconnect_out[1][0]_0 [33:0]}),
        .\G0.mem_reg[64]_0 ({\interconnect_out[1][3]_1 [64:40],\interconnect_out[1][3]_1 [33:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][2] (\G_recv_channels_1.recv_channel_info_reg[0][Source][2]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][6] (\G_recv_channels_1.recv_channel_info_reg[0][Source][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7] (\G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][6] (\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][3] (\G_recv_channels_1.recv_channel_info_reg[1][Source][3]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][6] (\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][4] (\G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][3] (\G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][6] (\G_recv_channels_1.recv_channel_info_reg[3][Source][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][3] (\G_recv_channels_1.recv_channel_info_reg[3][Target][3] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][6] (\G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0 ),
        .\Outport[1] ({\interconnect_out[3][1]_24 [64:40],\interconnect_out[3][1]_24 [33:0]}),
        .Q(\recv_state_reg[1]_2 ),
        .SR(reset),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .channel_nr_5(channel_nr_5),
        .\channel_status_reg[1][1] (\channel_status_reg[1][1]_1 ),
        .\channel_status_reg[3][0] (\channel_status_reg[3][0]_1 ),
        .\data_reg_reg[31] (\data_reg_reg[31]_0 ),
        .\mem_address_reg[8] (\mem_address_reg[8]_1 ),
        .\outport_reg[64] (\outport_reg[64] ),
        .read_R(read_R[1]),
        .\recv_address_reg[7] (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[8] (\recv_address_reg[8]_8 ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_9 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_10 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_11 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_12 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_13 ),
        .\recv_address_reg[8]_5 (\recv_address_reg[8]_14 ),
        .\recv_counter_reg[2][0] (\recv_counter_reg[2][0]_0 ),
        .recv_state_2(recv_state_2),
        .\recv_state_reg[0] (\recv_state_reg[0]_1 ),
        .\recv_state_reg[1] (write_R[1]),
        .\recv_state_reg[1]_0 (\recv_state_reg[1]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized5 \UX[1].UY[1].UZ[0].UD 
       (.D({\interconnect_out[1][0]_0 [64:40],\interconnect_out[1][0]_0 [33:0]}),
        .\G0.mem_reg[64] ({\interconnect_out[3][1]_24 [64:40],\interconnect_out[3][1]_24 [33:0]}),
        .\G0.mem_reg[64]_0 ({\interconnect_out[3][3]_25 [64:40],\interconnect_out[3][3]_25 [33:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][5] (\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7] (\G_recv_channels_1.recv_channel_info_reg[0][Source][7]_1 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][1] (\G_recv_channels_1.recv_channel_info_reg[0][Target][1]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 (\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][5] (\G_recv_channels_1.recv_channel_info_reg[1][Source][5]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][6] (\G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][5] (\G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][6] (\G_recv_channels_1.recv_channel_info_reg[1][Target][6]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][7] (\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][0] (\G_recv_channels_1.recv_channel_info_reg[2][Target][0] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][6] (\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Enable] (\G_recv_channels_1.recv_channel_info_reg[3][Enable]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7] (\G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][0] (\G_recv_channels_1.recv_channel_info_reg[3][Target][0]_0 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2] (\G_recv_channels_1.recv_channel_info_reg[3][Target][2]_1 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][7] (\G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0 ),
        .Q(\recv_address_reg[6] ),
        .SR(reset),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .channel_nr_0(channel_nr_0),
        .\channel_status_reg[1][1] (\channel_status_reg[1][1]_2 ),
        .\channel_status_reg[3][0] (\channel_status_reg[3][0]_2 ),
        .\data_reg_reg[31] (\data_reg_reg[31]_1 ),
        .\mem_address_reg[8] (\mem_address_reg[8]_2 ),
        .\mem_reg[47] (\mem_reg[47] ),
        .\mem_reg[64] ({\interconnect_out[2][2]_17 [64:40],\interconnect_out[2][2]_17 [33:0]}),
        .\outport_reg[64] (\outport_reg[64]_2 ),
        .read_R(read_R[3]),
        .\recv_address_reg[7] (\recv_address_reg[7]_3 ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_4 ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_5 ),
        .\recv_address_reg[8] (\recv_address_reg[8]_15 ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_16 ),
        .\recv_counter_reg[0][0] (\recv_counter_reg[0][0] ),
        .\recv_counter_reg[2][0] (\recv_counter_reg[2][0]_1 ),
        .recv_state_3(recv_state_3),
        .\recv_state_reg[0] (\recv_state_reg[0]_2 ),
        .\recv_state_reg[1] (\recv_state_reg[1]_3 ),
        .write_R(write_R[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch
   (\channel_status_reg[3][0] ,
    \channel_status_reg[1][1] ,
    write_R,
    E,
    \recv_address_reg[7] ,
    \msg_length_reg_reg[4][6] ,
    \msg_length_reg_reg[0][6] ,
    \msg_length_reg_reg[5][6] ,
    \msg_length_reg_reg[1][6] ,
    \recv_counter_reg[2][6] ,
    \recv_counter_reg[2][6]_0 ,
    \msg_length_reg_reg[2][6] ,
    \msg_length_reg_reg[7][6] ,
    \msg_length_reg_reg[3][6] ,
    channel_nr,
    \msg_length_reg_reg[6][6] ,
    \recv_state_reg[1] ,
    \recv_state_reg[0] ,
    \recv_address_reg[8] ,
    \Outport[6] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    D,
    \G0.mem_reg[64] ,
    \G0.mem_reg[64]_0 ,
    read_R,
    recv_state,
    \mem_address_reg[8] ,
    \toggle_bits_noc_side_reg[2] ,
    S_AXI_0_ARESETN,
    write_R_reg_0,
    \mem_reg[45] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ,
    toggle_address_noc_side,
    Q,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][7] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ,
    SR,
    \Outport[1] ,
    S_AXI_0_ACLK,
    \mem_reg[64] ,
    \outport_reg[64] );
  output \channel_status_reg[3][0] ;
  output \channel_status_reg[1][1] ;
  output write_R;
  output [0:0]E;
  output \recv_address_reg[7] ;
  output \msg_length_reg_reg[4][6] ;
  output [0:0]\msg_length_reg_reg[0][6] ;
  output [0:0]\msg_length_reg_reg[5][6] ;
  output [0:0]\msg_length_reg_reg[1][6] ;
  output [0:0]\recv_counter_reg[2][6] ;
  output \recv_counter_reg[2][6]_0 ;
  output [0:0]\msg_length_reg_reg[2][6] ;
  output [0:0]\msg_length_reg_reg[7][6] ;
  output [0:0]\msg_length_reg_reg[3][6] ;
  output [0:0]channel_nr;
  output [0:0]\msg_length_reg_reg[6][6] ;
  output \recv_state_reg[1] ;
  output \recv_state_reg[0] ;
  output \recv_address_reg[8] ;
  output [37:0]\Outport[6] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[8]_3 ;
  output [23:0]D;
  output [58:0]\G0.mem_reg[64] ;
  output [58:0]\G0.mem_reg[64]_0 ;
  output [0:0]read_R;
  input [1:0]recv_state;
  input \mem_address_reg[8] ;
  input [0:0]\toggle_bits_noc_side_reg[2] ;
  input S_AXI_0_ARESETN;
  input write_R_reg_0;
  input \mem_reg[45] ;
  input \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ;
  input [0:0]toggle_address_noc_side;
  input [2:0]Q;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  input [5:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ;
  input [0:0]SR;
  input [58:0]\Outport[1] ;
  input S_AXI_0_ACLK;
  input [58:0]\mem_reg[64] ;
  input [58:0]\outport_reg[64] ;

  wire [23:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [58:0]\G0.mem_reg[64]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ;
  wire [5:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  wire [58:0]\Outport[1] ;
  wire [37:0]\Outport[6] ;
  wire [2:0]Q;
  wire [64:0]\Q[2]__0 ;
  wire [64:0]\Q[6]__0 ;
  wire [64:0]Q_0;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire S_AXI_0_ARESETN;
  wire [0:0]channel_nr;
  wire \channel_status_reg[1][1] ;
  wire \channel_status_reg[3][0] ;
  wire [1:0]ctrl_cycle;
  wire \ctrl_cycle[0]_i_1__0_n_0 ;
  wire \ctrl_cycle[1]_i_1__0_n_0 ;
  wire load_enable;
  wire \mem_address_reg[8] ;
  wire \mem_reg[45] ;
  wire [58:0]\mem_reg[64] ;
  wire [0:0]\msg_length_reg_reg[0][6] ;
  wire [0:0]\msg_length_reg_reg[1][6] ;
  wire [0:0]\msg_length_reg_reg[2][6] ;
  wire [0:0]\msg_length_reg_reg[3][6] ;
  wire \msg_length_reg_reg[4][6] ;
  wire [0:0]\msg_length_reg_reg[5][6] ;
  wire [0:0]\msg_length_reg_reg[6][6] ;
  wire [0:0]\msg_length_reg_reg[7][6] ;
  wire [64:0]\next_outport[0]_12 ;
  wire [64:0]\next_outport[2]_13 ;
  wire [64:0]\next_outport[6]_14 ;
  wire \next_switch_matrix[6]_11 ;
  wire [2:0]\next_switch_matrix_reg[0]__0__0 ;
  wire [2:0]\next_switch_matrix_reg[2]__0__0 ;
  wire [0:0]\next_switch_matrix_reg[4]__0 ;
  wire [0:0]\next_switch_matrix_reg[5]__0 ;
  wire [2:0]\next_switch_matrix_reg[6]__0__0 ;
  wire [58:0]\outport_reg[64] ;
  wire \pres_switch_matrix[0][2]_i_1__0_n_0 ;
  wire [2:0]\pres_switch_matrix_reg[0]__0__0 ;
  wire [2:0]\pres_switch_matrix_reg[2]__0 ;
  wire [2:0]\pres_switch_matrix_reg[6]__0__0 ;
  wire [0:0]read_R;
  wire read_R_i_1__2_n_0;
  wire read_R_i_2_n_0;
  wire read_R_i_3_n_0;
  wire \recv[0].dir_n_0 ;
  wire \recv[0].dir_n_1 ;
  wire \recv[0].dir_n_61 ;
  wire \recv[0].dir_n_62 ;
  wire \recv[0].dir_n_63 ;
  wire \recv[0].dir_n_64 ;
  wire \recv[2].dir_n_0 ;
  wire \recv[2].dir_n_60 ;
  wire \recv[2].dir_n_61 ;
  wire \recv[6].dir_n_0 ;
  wire \recv[6].dir_n_60 ;
  wire \recv[6].dir_n_62 ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire [0:0]\recv_counter_reg[2][6] ;
  wire \recv_counter_reg[2][6]_0 ;
  wire [1:0]recv_state;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[1] ;
  wire [0:0]toggle_address_noc_side;
  wire [0:0]\toggle_bits_noc_side_reg[2] ;
  wire write_R;
  wire write_R_reg_0;
  wire \xmit[6].dir_n_83 ;

  LUT2 #(
    .INIT(4'hB)) 
    \channel_status[0][1]_i_7 
       (.I0(\channel_status_reg[1][1] ),
        .I1(recv_state[0]),
        .O(\channel_status_reg[3][0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_status[1][1]_i_4 
       (.I0(write_R),
        .I1(\mem_address_reg[8] ),
        .O(\channel_status_reg[1][1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ctrl_cycle[0]_i_1__0 
       (.I0(ctrl_cycle[0]),
        .O(\ctrl_cycle[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ctrl_cycle[1]_i_1__0 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\ctrl_cycle[1]_i_1__0_n_0 ));
  FDRE \ctrl_cycle_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\ctrl_cycle[0]_i_1__0_n_0 ),
        .Q(ctrl_cycle[0]),
        .R(SR));
  FDRE \ctrl_cycle_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\ctrl_cycle[1]_i_1__0_n_0 ),
        .Q(ctrl_cycle[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \next_switch_matrix[0][2]_i_1 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\next_switch_matrix[6]_11 ));
  FDSE \next_switch_matrix_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[6].dir_n_60 ),
        .Q(\next_switch_matrix_reg[0]__0__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[0][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[0].dir_n_1 ),
        .Q(\next_switch_matrix_reg[0]__0__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[0][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[0].dir_n_0 ),
        .Q(\next_switch_matrix_reg[0]__0__0 [2]),
        .S(SR));
  FDSE \next_switch_matrix_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[6].dir_n_0 ),
        .Q(\next_switch_matrix_reg[2]__0__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[2][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[0].dir_n_62 ),
        .Q(\next_switch_matrix_reg[2]__0__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[2][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[0].dir_n_61 ),
        .Q(\next_switch_matrix_reg[2]__0__0 [2]),
        .S(SR));
  FDSE \next_switch_matrix_reg[4][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[4]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[5][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[5]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[6].dir_n_62 ),
        .Q(\next_switch_matrix_reg[6]__0__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[0].dir_n_64 ),
        .Q(\next_switch_matrix_reg[6]__0__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_11 ),
        .D(\recv[0].dir_n_63 ),
        .Q(\next_switch_matrix_reg[6]__0__0 [2]),
        .S(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \pres_switch_matrix[0][2]_i_1__0 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\pres_switch_matrix[0][2]_i_1__0_n_0 ));
  FDSE \pres_switch_matrix_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[0]__0__0 [0]),
        .Q(\pres_switch_matrix_reg[0]__0__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[0][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[0]__0__0 [1]),
        .Q(\pres_switch_matrix_reg[0]__0__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[0][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[0]__0__0 [2]),
        .Q(\pres_switch_matrix_reg[0]__0__0 [2]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[2]__0__0 [0]),
        .Q(\pres_switch_matrix_reg[2]__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[2][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[2]__0__0 [1]),
        .Q(\pres_switch_matrix_reg[2]__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[2][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[2]__0__0 [2]),
        .Q(\pres_switch_matrix_reg[2]__0 [2]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[6]__0__0 [0]),
        .Q(\pres_switch_matrix_reg[6]__0__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[6]__0__0 [1]),
        .Q(\pres_switch_matrix_reg[6]__0__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[6]__0__0 [2]),
        .Q(\pres_switch_matrix_reg[6]__0__0 [2]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h30303010)) 
    read_R_i_1__2
       (.I0(\next_switch_matrix_reg[4]__0 ),
        .I1(ctrl_cycle[1]),
        .I2(ctrl_cycle[0]),
        .I3(read_R_i_2_n_0),
        .I4(read_R_i_3_n_0),
        .O(read_R_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7555)) 
    read_R_i_2
       (.I0(\next_switch_matrix_reg[5]__0 ),
        .I1(\next_switch_matrix_reg[6]__0__0 [0]),
        .I2(\next_switch_matrix_reg[6]__0__0 [2]),
        .I3(\next_switch_matrix_reg[6]__0__0 [1]),
        .O(read_R_i_2_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    read_R_i_3
       (.I0(\next_switch_matrix_reg[0]__0__0 [0]),
        .I1(\next_switch_matrix_reg[0]__0__0 [2]),
        .I2(\next_switch_matrix_reg[0]__0__0 [1]),
        .I3(\next_switch_matrix_reg[2]__0__0 [0]),
        .I4(\next_switch_matrix_reg[2]__0__0 [2]),
        .I5(\next_switch_matrix_reg[2]__0__0 [1]),
        .O(read_R_i_3_n_0));
  FDRE read_R_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(read_R_i_1__2_n_0),
        .Q(read_R),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv \recv[0].dir 
       (.D({\recv[0].dir_n_0 ,\recv[0].dir_n_1 }),
        .E(load_enable),
        .\G0.mem_reg[64]_0 ({\Q[2]__0 [64:40],\Q[2]__0 [33:0]}),
        .\G0.mem_reg[64]_1 ({\Q[6]__0 [64:40],\Q[6]__0 [33:0]}),
        .\Outport[1] (\Outport[1] ),
        .Q({Q_0[64:40],Q_0[33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\mem_reg[64] ({\next_outport[0]_12 [64:40],\next_outport[0]_12 [33:0]}),
        .\mem_reg[64]_0 ({\next_outport[2]_13 [64:40],\next_outport[2]_13 [33:0]}),
        .\next_switch_matrix_reg[2][2] ({\recv[0].dir_n_61 ,\recv[0].dir_n_62 }),
        .\next_switch_matrix_reg[6][2] ({\recv[0].dir_n_63 ,\recv[0].dir_n_64 }),
        .\pres_switch_matrix_reg[0][2] (\pres_switch_matrix_reg[0]__0__0 ),
        .\pres_switch_matrix_reg[2][2] (\pres_switch_matrix_reg[2]__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_14 \recv[2].dir 
       (.E(load_enable),
        .\G0.mem_reg[64]_0 ({Q_0[64],Q_0[33:32]}),
        .Q({\Q[2]__0 [64:40],\Q[2]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\mem_reg[64] (\mem_reg[64] ),
        .\next_switch_matrix_reg[0][0] (\recv[2].dir_n_60 ),
        .\next_switch_matrix_reg[2][0] (\recv[2].dir_n_61 ),
        .\next_switch_matrix_reg[6][0] (\recv[2].dir_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_15 \recv[6].dir 
       (.D(\recv[6].dir_n_0 ),
        .E(load_enable),
        .\G0.mem_reg[32]_0 (\recv[2].dir_n_0 ),
        .\G0.mem_reg[33]_0 (\recv[2].dir_n_60 ),
        .\G0.mem_reg[33]_1 (\recv[2].dir_n_61 ),
        .\G0.mem_reg[64]_0 ({Q_0[64:40],Q_0[33],Q_0[31:0]}),
        .\G0.mem_reg[64]_1 ({\Q[2]__0 [64:40],\Q[2]__0 [31:0]}),
        .Q({\Q[6]__0 [64:40],\Q[6]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\ctrl_cycle_reg[1] (ctrl_cycle),
        .\mem_reg[64] ({\next_outport[6]_14 [64:40],\next_outport[6]_14 [31:0]}),
        .\next_switch_matrix_reg[0][0] (\recv[6].dir_n_60 ),
        .\next_switch_matrix_reg[6][0] (\recv[6].dir_n_62 ),
        .\outport_reg[64] (\outport_reg[64] ),
        .\pres_switch_matrix_reg[6][2] (\pres_switch_matrix_reg[6]__0__0 ));
  FDRE write_R_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\xmit[6].dir_n_83 ),
        .Q(write_R),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_16 \xmit[0].dir 
       (.D({\next_outport[0]_12 [64:40],\next_outport[0]_12 [33:0]}),
        .E(load_enable),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_17 \xmit[2].dir 
       (.D({\next_outport[2]_13 [64:40],\next_outport[2]_13 [33:0]}),
        .E(load_enable),
        .\G0.mem_reg[64] (\G0.mem_reg[64]_0 ),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_18 \xmit[6].dir 
       (.D(D),
        .E(E),
        .\G0.mem_reg[64] ({\next_outport[6]_14 [64:40],\next_outport[6]_14 [31:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][2] (\G_recv_channels_1.recv_channel_info_reg[0][Source][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7] (\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][1] (\G_recv_channels_1.recv_channel_info_reg[0][Target][1] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][7] (\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][3] (\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][7] (\G_recv_channels_1.recv_channel_info_reg[1][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][4] (\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][2] (\G_recv_channels_1.recv_channel_info_reg[2][Target][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][3] (\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][2] (\G_recv_channels_1.recv_channel_info_reg[3][Source][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7] (\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2] (\G_recv_channels_1.recv_channel_info_reg[3][Target][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][6] (\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ),
        .\Outport[6] (\Outport[6] ),
        .Q(Q),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .channel_nr(channel_nr),
        .\ctrl_cycle_reg[0] (load_enable),
        .\ctrl_cycle_reg[1] (ctrl_cycle),
        .\mem_reg[45]_0 (\mem_reg[45] ),
        .\msg_length_reg_reg[0][6] (\msg_length_reg_reg[0][6] ),
        .\msg_length_reg_reg[1][6] (\msg_length_reg_reg[1][6] ),
        .\msg_length_reg_reg[2][6] (\msg_length_reg_reg[2][6] ),
        .\msg_length_reg_reg[3][6] (\msg_length_reg_reg[3][6] ),
        .\msg_length_reg_reg[4][6] (\msg_length_reg_reg[4][6] ),
        .\msg_length_reg_reg[5][6] (\msg_length_reg_reg[5][6] ),
        .\msg_length_reg_reg[6][6] (\msg_length_reg_reg[6][6] ),
        .\msg_length_reg_reg[7][6] (\msg_length_reg_reg[7][6] ),
        .\recv_address_reg[7] (\recv_address_reg[7] ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[8] (\recv_address_reg[8] ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_3 ),
        .\recv_counter_reg[2][6] (\recv_counter_reg[2][6] ),
        .\recv_counter_reg[2][6]_0 (\recv_counter_reg[2][6]_0 ),
        .recv_state(recv_state),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .\recv_state_reg[1] (\recv_state_reg[1] ),
        .toggle_address_noc_side(toggle_address_noc_side),
        .\toggle_bits_noc_side_reg[2] (\toggle_bits_noc_side_reg[2] ),
        .write_R_reg(\xmit[6].dir_n_83 ),
        .write_R_reg_0(write_R_reg_0),
        .write_R_reg_1(write_R));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized1
   (\channel_status_reg[3][0] ,
    \channel_status_reg[1][1] ,
    write_R,
    \recv_state_reg[1] ,
    Q,
    \recv_state_reg[0] ,
    \recv_counter_reg[2][0] ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[7] ,
    \data_reg_reg[31] ,
    \G0.mem_reg[64] ,
    \G0.mem_reg[64]_0 ,
    read_R,
    recv_state_1,
    \mem_address_reg[8] ,
    channel_nr_4,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][5] ,
    \mem_reg[41] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7] ,
    SR,
    D,
    S_AXI_0_ACLK,
    \Outport[3] ,
    \outport_reg[64] );
  output \channel_status_reg[3][0] ;
  output \channel_status_reg[1][1] ;
  output write_R;
  output \recv_state_reg[1] ;
  output [39:0]Q;
  output \recv_state_reg[0] ;
  output \recv_counter_reg[2][0] ;
  output \recv_address_reg[8] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[7] ;
  output [23:0]\data_reg_reg[31] ;
  output [58:0]\G0.mem_reg[64] ;
  output [58:0]\G0.mem_reg[64]_0 ;
  output [0:0]read_R;
  input [1:0]recv_state_1;
  input \mem_address_reg[8] ;
  input [0:0]channel_nr_4;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ;
  input \mem_reg[41] ;
  input [0:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  input [0:0]SR;
  input [58:0]D;
  input S_AXI_0_ACLK;
  input [58:0]\Outport[3] ;
  input [58:0]\outport_reg[64] ;

  wire [58:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire [58:0]\G0.mem_reg[64]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  wire [0:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  wire [58:0]\Outport[3] ;
  wire [39:0]Q;
  wire [64:0]\Q[1]__0 ;
  wire [64:0]\Q[2]__0 ;
  wire [64:0]\Q[6]__0 ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [0:0]channel_nr_4;
  wire \channel_status_reg[1][1] ;
  wire \channel_status_reg[3][0] ;
  wire [1:0]ctrl_cycle;
  wire \ctrl_cycle[0]_i_1__1_n_0 ;
  wire \ctrl_cycle[1]_i_1__1_n_0 ;
  wire [23:0]\data_reg_reg[31] ;
  wire load_enable;
  wire \mem_address_reg[8] ;
  wire \mem_reg[41] ;
  wire [64:0]\next_outport[1]_20 ;
  wire [64:0]\next_outport[2]_21 ;
  wire [64:0]\next_outport[6]_22 ;
  wire \next_switch_matrix[6]_19 ;
  wire [0:0]\next_switch_matrix_reg[0]__0 ;
  wire [2:0]\next_switch_matrix_reg[1]__0 ;
  wire [2:0]\next_switch_matrix_reg[2]__0 ;
  wire [0:0]\next_switch_matrix_reg[3]__0 ;
  wire [0:0]\next_switch_matrix_reg[4]__0 ;
  wire [2:0]\next_switch_matrix_reg[6]__0 ;
  wire [58:0]\outport_reg[64] ;
  wire \pres_switch_matrix[1][2]_i_1_n_0 ;
  wire [2:0]\pres_switch_matrix_reg[1]__0 ;
  wire [2:0]\pres_switch_matrix_reg[2]__0__0 ;
  wire [2:0]\pres_switch_matrix_reg[6]__0 ;
  wire [0:0]read_R;
  wire read_R_i_1_n_0;
  wire read_R_i_2__0_n_0;
  wire read_R_i_3__0_n_0;
  wire read_R_i_4_n_0;
  wire read_R_i_5_n_0;
  wire \recv[1].dir_n_0 ;
  wire \recv[1].dir_n_60 ;
  wire \recv[1].dir_n_61 ;
  wire \recv[1].dir_n_62 ;
  wire \recv[1].dir_n_63 ;
  wire \recv[1].dir_n_64 ;
  wire \recv[1].dir_n_65 ;
  wire \recv[1].dir_n_66 ;
  wire \recv[2].dir_n_0 ;
  wire \recv[2].dir_n_60 ;
  wire \recv[2].dir_n_61 ;
  wire \recv[6].dir_n_59 ;
  wire \recv[6].dir_n_60 ;
  wire \recv[6].dir_n_62 ;
  wire \recv[6].dir_n_63 ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_counter_reg[2][0] ;
  wire [1:0]recv_state_1;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[1] ;
  wire write_R;
  wire \xmit[6].dir_n_72 ;

  LUT2 #(
    .INIT(4'hB)) 
    \channel_status[0][1]_i_7__0 
       (.I0(\channel_status_reg[1][1] ),
        .I1(recv_state_1[0]),
        .O(\channel_status_reg[3][0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_status[1][1]_i_4__0 
       (.I0(write_R),
        .I1(\mem_address_reg[8] ),
        .O(\channel_status_reg[1][1] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ctrl_cycle[0]_i_1__1 
       (.I0(ctrl_cycle[0]),
        .O(\ctrl_cycle[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ctrl_cycle[1]_i_1__1 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\ctrl_cycle[1]_i_1__1_n_0 ));
  FDRE \ctrl_cycle_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\ctrl_cycle[0]_i_1__1_n_0 ),
        .Q(ctrl_cycle[0]),
        .R(SR));
  FDRE \ctrl_cycle_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\ctrl_cycle[1]_i_1__1_n_0 ),
        .Q(ctrl_cycle[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \next_switch_matrix[0][0]_i_1 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\next_switch_matrix[6]_19 ));
  FDSE \next_switch_matrix_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[0]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[6].dir_n_62 ),
        .Q(\next_switch_matrix_reg[1]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[1][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[1].dir_n_66 ),
        .Q(\next_switch_matrix_reg[1]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[1][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[2].dir_n_60 ),
        .Q(\next_switch_matrix_reg[1]__0 [2]),
        .S(SR));
  FDSE \next_switch_matrix_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[6].dir_n_63 ),
        .Q(\next_switch_matrix_reg[2]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[2][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[1].dir_n_64 ),
        .Q(\next_switch_matrix_reg[2]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[2][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[1].dir_n_60 ),
        .Q(\next_switch_matrix_reg[2]__0 [2]),
        .S(SR));
  FDSE \next_switch_matrix_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[6].dir_n_60 ),
        .Q(\next_switch_matrix_reg[3]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[4][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[4]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[6].dir_n_59 ),
        .Q(\next_switch_matrix_reg[6]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[1].dir_n_65 ),
        .Q(\next_switch_matrix_reg[6]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_19 ),
        .D(\recv[2].dir_n_61 ),
        .Q(\next_switch_matrix_reg[6]__0 [2]),
        .S(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \pres_switch_matrix[1][2]_i_1 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\pres_switch_matrix[1][2]_i_1_n_0 ));
  FDSE \pres_switch_matrix_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[1]__0 [0]),
        .Q(\pres_switch_matrix_reg[1]__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[1][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[1]__0 [1]),
        .Q(\pres_switch_matrix_reg[1]__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[1][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[1]__0 [2]),
        .Q(\pres_switch_matrix_reg[1]__0 [2]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[2]__0 [0]),
        .Q(\pres_switch_matrix_reg[2]__0__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[2][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[2]__0 [1]),
        .Q(\pres_switch_matrix_reg[2]__0__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[2][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[2]__0 [2]),
        .Q(\pres_switch_matrix_reg[2]__0__0 [2]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [0]),
        .Q(\pres_switch_matrix_reg[6]__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [1]),
        .Q(\pres_switch_matrix_reg[6]__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [2]),
        .Q(\pres_switch_matrix_reg[6]__0 [2]),
        .S(SR));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    read_R_i_1
       (.I0(ctrl_cycle[1]),
        .I1(ctrl_cycle[0]),
        .I2(read_R_i_2__0_n_0),
        .I3(read_R_i_3__0_n_0),
        .I4(read_R_i_4_n_0),
        .I5(read_R_i_5_n_0),
        .O(read_R_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    read_R_i_2__0
       (.I0(\next_switch_matrix_reg[3]__0 ),
        .I1(\next_switch_matrix_reg[4]__0 ),
        .O(read_R_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    read_R_i_3__0
       (.I0(\next_switch_matrix_reg[6]__0 [0]),
        .I1(\next_switch_matrix_reg[6]__0 [2]),
        .I2(\next_switch_matrix_reg[6]__0 [1]),
        .O(read_R_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    read_R_i_4
       (.I0(\next_switch_matrix_reg[1]__0 [1]),
        .I1(\next_switch_matrix_reg[1]__0 [2]),
        .I2(\next_switch_matrix_reg[1]__0 [0]),
        .O(read_R_i_4_n_0));
  LUT4 #(
    .INIT(16'h7555)) 
    read_R_i_5
       (.I0(\next_switch_matrix_reg[0]__0 ),
        .I1(\next_switch_matrix_reg[2]__0 [0]),
        .I2(\next_switch_matrix_reg[2]__0 [2]),
        .I3(\next_switch_matrix_reg[2]__0 [1]),
        .O(read_R_i_5_n_0));
  FDRE read_R_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(read_R_i_1_n_0),
        .Q(read_R),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9 \recv[1].dir 
       (.D(\recv[1].dir_n_64 ),
        .E(load_enable),
        .\G0.mem_reg[64]_0 ({\Q[6]__0 [64:40],\Q[6]__0 [33:0]}),
        .\G0.mem_reg[64]_1 ({\Q[2]__0 [64:40],\Q[2]__0 [33:0]}),
        .Q({\Q[1]__0 [64:40],\Q[1]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\mem_reg[64] ({\next_outport[1]_20 [64:40],\next_outport[1]_20 [33:0]}),
        .\mem_reg[64]_0 ({\next_outport[2]_21 [64:40],\next_outport[2]_21 [33:0]}),
        .\mem_reg[64]_1 (D),
        .\next_switch_matrix_reg[1][0] (\recv[1].dir_n_0 ),
        .\next_switch_matrix_reg[1][0]_0 (\recv[1].dir_n_63 ),
        .\next_switch_matrix_reg[1][1] (\recv[1].dir_n_66 ),
        .\next_switch_matrix_reg[2][0] (\recv[1].dir_n_61 ),
        .\next_switch_matrix_reg[2][2] (\recv[1].dir_n_60 ),
        .\next_switch_matrix_reg[6][0] (\recv[1].dir_n_62 ),
        .\next_switch_matrix_reg[6][1] (\recv[1].dir_n_65 ),
        .\pres_switch_matrix_reg[1][2] (\pres_switch_matrix_reg[1]__0 ),
        .\pres_switch_matrix_reg[2][2] (\pres_switch_matrix_reg[2]__0__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11 \recv[2].dir 
       (.D(\recv[2].dir_n_60 ),
        .E(load_enable),
        .\G0.mem_reg[64]_0 ({\Q[1]__0 [64],\Q[1]__0 [33:32]}),
        .\Outport[3] (\Outport[3] ),
        .Q({\Q[2]__0 [64:40],\Q[2]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\next_switch_matrix_reg[1][0] (\recv[2].dir_n_0 ),
        .\next_switch_matrix_reg[6][2] (\recv[2].dir_n_61 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19 \recv[6].dir 
       (.D(\recv[6].dir_n_59 ),
        .E(load_enable),
        .\G0.mem_reg[33]_0 (\recv[2].dir_n_0 ),
        .\G0.mem_reg[33]_1 ({\recv[2].dir_n_60 ,\recv[1].dir_n_66 }),
        .\G0.mem_reg[64]_0 (\recv[1].dir_n_63 ),
        .\G0.mem_reg[64]_1 ({\Q[1]__0 [64:40],\Q[1]__0 [33:0]}),
        .\G0.mem_reg[64]_2 (\recv[1].dir_n_0 ),
        .\G0.mem_reg[64]_3 (\recv[1].dir_n_61 ),
        .\G0.mem_reg[64]_4 (\recv[1].dir_n_60 ),
        .\G0.mem_reg[64]_5 (\recv[1].dir_n_62 ),
        .\G0.mem_reg[64]_6 ({\Q[2]__0 [64:40],\Q[2]__0 [31:0]}),
        .Q({\Q[6]__0 [64:40],\Q[6]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\ctrl_cycle_reg[1] (ctrl_cycle),
        .\mem_reg[64] ({\next_outport[6]_22 [64:40],\next_outport[6]_22 [31:0]}),
        .\next_switch_matrix_reg[1][0] (\recv[6].dir_n_62 ),
        .\next_switch_matrix_reg[2][0] (\recv[6].dir_n_63 ),
        .\next_switch_matrix_reg[3][0] (\recv[6].dir_n_60 ),
        .\outport_reg[64] (\outport_reg[64] ),
        .\pres_switch_matrix_reg[6][2] (\pres_switch_matrix_reg[6]__0 ));
  FDRE write_R_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\xmit[6].dir_n_72 ),
        .Q(write_R),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_11 \xmit[1].dir 
       (.D({\next_outport[1]_20 [64:40],\next_outport[1]_20 [33:0]}),
        .E(load_enable),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_12 \xmit[2].dir 
       (.D({\next_outport[2]_21 [64:40],\next_outport[2]_21 [33:0]}),
        .E(load_enable),
        .\G0.mem_reg[64] (\G0.mem_reg[64]_0 ),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_13 \xmit[6].dir 
       (.D({\next_outport[6]_22 [64:40],\next_outport[6]_22 [31:0]}),
        .E(load_enable),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][5] (\G_recv_channels_1.recv_channel_info_reg[1][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][6] (\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][5] (\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][5] (\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][5] (\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Enable] (\G_recv_channels_1.recv_channel_info_reg[3][Enable] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7] (\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][0] (\G_recv_channels_1.recv_channel_info_reg[3][Target][0] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2] (\G_recv_channels_1.recv_channel_info_reg[3][Target][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][7] (\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ),
        .Q(Q),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .channel_nr_4(channel_nr_4),
        .\ctrl_cycle_reg[1] (ctrl_cycle),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .\mem_reg[41]_0 (\mem_reg[41] ),
        .\recv_address_reg[7] (\recv_address_reg[7] ),
        .\recv_address_reg[8] (\recv_address_reg[8] ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_2 ),
        .\recv_counter_reg[2][0] (\recv_counter_reg[2][0] ),
        .recv_state_1(recv_state_1),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .\recv_state_reg[1] (\recv_state_reg[1] ),
        .write_R_reg(\xmit[6].dir_n_72 ),
        .write_R_reg_0(write_R));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized3
   (SR,
    read_R,
    \recv_state_reg[1] ,
    \channel_status_reg[3][0] ,
    \channel_status_reg[1][1] ,
    \recv_state_reg[1]_0 ,
    Q,
    \recv_state_reg[0] ,
    \recv_counter_reg[2][0] ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \data_reg_reg[31] ,
    \G0.mem_reg[64] ,
    \G0.mem_reg[64]_0 ,
    S_AXI_0_ACLK,
    recv_state_2,
    \mem_address_reg[8] ,
    channel_nr_5,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6] ,
    S_AXI_0_ARESETN,
    \Outport[1] ,
    D,
    \outport_reg[64] );
  output [0:0]SR;
  output [0:0]read_R;
  output \recv_state_reg[1] ;
  output \channel_status_reg[3][0] ;
  output \channel_status_reg[1][1] ;
  output \recv_state_reg[1]_0 ;
  output [39:0]Q;
  output \recv_state_reg[0] ;
  output \recv_counter_reg[2][0] ;
  output \recv_address_reg[8] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[7] ;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[8]_3 ;
  output \recv_address_reg[8]_4 ;
  output \recv_address_reg[8]_5 ;
  output [23:0]\data_reg_reg[31] ;
  output [58:0]\G0.mem_reg[64] ;
  output [58:0]\G0.mem_reg[64]_0 ;
  input S_AXI_0_ACLK;
  input [1:0]recv_state_2;
  input \mem_address_reg[8] ;
  input [0:0]channel_nr_5;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  input [4:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ;
  input [6:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  input S_AXI_0_ARESETN;
  input [58:0]\Outport[1] ;
  input [58:0]D;
  input [58:0]\outport_reg[64] ;

  wire [58:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire [58:0]\G0.mem_reg[64]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  wire [4:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  wire [6:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][6] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  wire [58:0]\Outport[1] ;
  wire [39:0]Q;
  wire [64:0]\Q[3]__0 ;
  wire [64:0]\Q[6]__0 ;
  wire [64:0]Q_0;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire S_AXI_0_ARESETN;
  wire [0:0]channel_nr_5;
  wire \channel_status_reg[1][1] ;
  wire \channel_status_reg[3][0] ;
  wire [1:0]ctrl_cycle;
  wire \ctrl_cycle[0]_i_1_n_0 ;
  wire \ctrl_cycle[1]_i_1_n_0 ;
  wire [23:0]\data_reg_reg[31] ;
  wire \i_/next_switch_matrix[0][0]_i_5_n_0 ;
  wire \i_/next_switch_matrix[0][0]_i_6_n_0 ;
  wire \i_/next_switch_matrix[0][1]_i_1_n_0 ;
  wire \i_/next_switch_matrix[0][2]_i_2_n_0 ;
  wire \i_/next_switch_matrix[3][1]_i_1_n_0 ;
  wire \i_/next_switch_matrix[3][2]_i_1_n_0 ;
  wire \i_/next_switch_matrix[6][0]_i_1_n_0 ;
  wire \i_/next_switch_matrix[6][2]_i_1_n_0 ;
  wire \i_/read_R_i_2_n_0 ;
  wire \i_/read_R_i_3_n_0 ;
  wire \i_/read_R_i_4_n_0 ;
  wire \i_/write_R_i_1_n_0 ;
  wire load_enable;
  wire \mem_address_reg[8] ;
  wire [64:0]\next_outport[0]_4 ;
  wire [64:0]\next_outport[3]_5 ;
  wire [64:0]\next_outport[6]_6 ;
  wire \next_switch_matrix[6]_3 ;
  wire [2:0]\next_switch_matrix_reg[0]__0 ;
  wire [0:0]\next_switch_matrix_reg[1]__0 ;
  wire [0:0]\next_switch_matrix_reg[2]__0 ;
  wire [2:0]\next_switch_matrix_reg[3]__0 ;
  wire [0:0]\next_switch_matrix_reg[4]__0 ;
  wire [0:0]\next_switch_matrix_reg[5]__0 ;
  wire [2:0]\next_switch_matrix_reg[6]__0 ;
  wire [58:0]\outport_reg[64] ;
  wire \pres_switch_matrix[0][2]_i_1_n_0 ;
  wire [2:0]\pres_switch_matrix_reg[0]__0 ;
  wire [2:0]\pres_switch_matrix_reg[3]__0 ;
  wire [2:0]\pres_switch_matrix_reg[6]__0 ;
  wire [0:0]read_R;
  wire read_R_i_1__1_n_0;
  wire \recv[0].dir_n_0 ;
  wire \recv[6].dir_n_59 ;
  wire \recv[6].dir_n_60 ;
  wire \recv[6].dir_n_61 ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire \recv_address_reg[8]_5 ;
  wire \recv_counter_reg[2][0] ;
  wire [1:0]recv_state_2;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[1] ;
  wire \recv_state_reg[1]_0 ;

  LUT2 #(
    .INIT(4'hB)) 
    \channel_status[0][1]_i_7__1 
       (.I0(\channel_status_reg[1][1] ),
        .I1(recv_state_2[0]),
        .O(\channel_status_reg[3][0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_status[1][1]_i_4__1 
       (.I0(\recv_state_reg[1] ),
        .I1(\mem_address_reg[8] ),
        .O(\channel_status_reg[1][1] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ctrl_cycle[0]_i_1 
       (.I0(ctrl_cycle[0]),
        .O(\ctrl_cycle[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ctrl_cycle[1]_i_1 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\ctrl_cycle[1]_i_1_n_0 ));
  FDRE \ctrl_cycle_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\ctrl_cycle[0]_i_1_n_0 ),
        .Q(ctrl_cycle[0]),
        .R(SR));
  FDRE \ctrl_cycle_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\ctrl_cycle[1]_i_1_n_0 ),
        .Q(ctrl_cycle[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_/G0.mem[64]_i_1 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(load_enable));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[0]_i_1 
       (.I0(Q_0[0]),
        .I1(\Q[3]__0 [0]),
        .I2(\Q[6]__0 [0]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [0]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[0]_i_1__0 
       (.I0(Q_0[0]),
        .I1(\Q[3]__0 [0]),
        .I2(\Q[6]__0 [0]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [0]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[0]_i_1__1 
       (.I0(\Q[6]__0 [0]),
        .I1(Q_0[0]),
        .I2(\Q[3]__0 [0]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [0]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[10]_i_1 
       (.I0(Q_0[10]),
        .I1(\Q[3]__0 [10]),
        .I2(\Q[6]__0 [10]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [10]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[10]_i_1__0 
       (.I0(Q_0[10]),
        .I1(\Q[3]__0 [10]),
        .I2(\Q[6]__0 [10]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [10]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[10]_i_1__1 
       (.I0(\Q[6]__0 [10]),
        .I1(Q_0[10]),
        .I2(\Q[3]__0 [10]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [10]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[11]_i_1 
       (.I0(Q_0[11]),
        .I1(\Q[3]__0 [11]),
        .I2(\Q[6]__0 [11]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [11]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[11]_i_1__0 
       (.I0(Q_0[11]),
        .I1(\Q[3]__0 [11]),
        .I2(\Q[6]__0 [11]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [11]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[11]_i_1__1 
       (.I0(\Q[6]__0 [11]),
        .I1(Q_0[11]),
        .I2(\Q[3]__0 [11]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [11]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[12]_i_1 
       (.I0(Q_0[12]),
        .I1(\Q[3]__0 [12]),
        .I2(\Q[6]__0 [12]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [12]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[12]_i_1__0 
       (.I0(Q_0[12]),
        .I1(\Q[3]__0 [12]),
        .I2(\Q[6]__0 [12]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [12]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[12]_i_1__1 
       (.I0(\Q[6]__0 [12]),
        .I1(Q_0[12]),
        .I2(\Q[3]__0 [12]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [12]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[13]_i_1 
       (.I0(Q_0[13]),
        .I1(\Q[3]__0 [13]),
        .I2(\Q[6]__0 [13]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [13]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[13]_i_1__0 
       (.I0(Q_0[13]),
        .I1(\Q[3]__0 [13]),
        .I2(\Q[6]__0 [13]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [13]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[13]_i_1__1 
       (.I0(\Q[6]__0 [13]),
        .I1(Q_0[13]),
        .I2(\Q[3]__0 [13]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [13]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[14]_i_1 
       (.I0(Q_0[14]),
        .I1(\Q[3]__0 [14]),
        .I2(\Q[6]__0 [14]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [14]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[14]_i_1__0 
       (.I0(Q_0[14]),
        .I1(\Q[3]__0 [14]),
        .I2(\Q[6]__0 [14]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [14]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[14]_i_1__1 
       (.I0(\Q[6]__0 [14]),
        .I1(Q_0[14]),
        .I2(\Q[3]__0 [14]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [14]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[15]_i_1 
       (.I0(Q_0[15]),
        .I1(\Q[3]__0 [15]),
        .I2(\Q[6]__0 [15]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [15]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[15]_i_1__0 
       (.I0(Q_0[15]),
        .I1(\Q[3]__0 [15]),
        .I2(\Q[6]__0 [15]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [15]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[15]_i_1__1 
       (.I0(\Q[6]__0 [15]),
        .I1(Q_0[15]),
        .I2(\Q[3]__0 [15]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [15]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[16]_i_1 
       (.I0(Q_0[16]),
        .I1(\Q[3]__0 [16]),
        .I2(\Q[6]__0 [16]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [16]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[16]_i_1__0 
       (.I0(Q_0[16]),
        .I1(\Q[3]__0 [16]),
        .I2(\Q[6]__0 [16]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [16]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[16]_i_1__1 
       (.I0(\Q[6]__0 [16]),
        .I1(Q_0[16]),
        .I2(\Q[3]__0 [16]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [16]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[17]_i_1 
       (.I0(Q_0[17]),
        .I1(\Q[3]__0 [17]),
        .I2(\Q[6]__0 [17]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [17]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[17]_i_1__0 
       (.I0(Q_0[17]),
        .I1(\Q[3]__0 [17]),
        .I2(\Q[6]__0 [17]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [17]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[17]_i_1__1 
       (.I0(\Q[6]__0 [17]),
        .I1(Q_0[17]),
        .I2(\Q[3]__0 [17]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [17]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[18]_i_1 
       (.I0(Q_0[18]),
        .I1(\Q[3]__0 [18]),
        .I2(\Q[6]__0 [18]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [18]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[18]_i_1__0 
       (.I0(Q_0[18]),
        .I1(\Q[3]__0 [18]),
        .I2(\Q[6]__0 [18]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [18]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[18]_i_1__1 
       (.I0(\Q[6]__0 [18]),
        .I1(Q_0[18]),
        .I2(\Q[3]__0 [18]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [18]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[19]_i_1 
       (.I0(Q_0[19]),
        .I1(\Q[3]__0 [19]),
        .I2(\Q[6]__0 [19]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [19]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[19]_i_1__0 
       (.I0(Q_0[19]),
        .I1(\Q[3]__0 [19]),
        .I2(\Q[6]__0 [19]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [19]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[19]_i_1__1 
       (.I0(\Q[6]__0 [19]),
        .I1(Q_0[19]),
        .I2(\Q[3]__0 [19]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [19]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[1]_i_1 
       (.I0(Q_0[1]),
        .I1(\Q[3]__0 [1]),
        .I2(\Q[6]__0 [1]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [1]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[1]_i_1__0 
       (.I0(Q_0[1]),
        .I1(\Q[3]__0 [1]),
        .I2(\Q[6]__0 [1]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [1]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[1]_i_1__1 
       (.I0(\Q[6]__0 [1]),
        .I1(Q_0[1]),
        .I2(\Q[3]__0 [1]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [1]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[20]_i_1 
       (.I0(Q_0[20]),
        .I1(\Q[3]__0 [20]),
        .I2(\Q[6]__0 [20]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [20]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[20]_i_1__0 
       (.I0(Q_0[20]),
        .I1(\Q[3]__0 [20]),
        .I2(\Q[6]__0 [20]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [20]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[20]_i_1__1 
       (.I0(\Q[6]__0 [20]),
        .I1(Q_0[20]),
        .I2(\Q[3]__0 [20]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [20]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[21]_i_1 
       (.I0(Q_0[21]),
        .I1(\Q[3]__0 [21]),
        .I2(\Q[6]__0 [21]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [21]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[21]_i_1__0 
       (.I0(Q_0[21]),
        .I1(\Q[3]__0 [21]),
        .I2(\Q[6]__0 [21]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [21]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[21]_i_1__1 
       (.I0(\Q[6]__0 [21]),
        .I1(Q_0[21]),
        .I2(\Q[3]__0 [21]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [21]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[22]_i_1 
       (.I0(Q_0[22]),
        .I1(\Q[3]__0 [22]),
        .I2(\Q[6]__0 [22]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [22]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[22]_i_1__0 
       (.I0(Q_0[22]),
        .I1(\Q[3]__0 [22]),
        .I2(\Q[6]__0 [22]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [22]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[22]_i_1__1 
       (.I0(\Q[6]__0 [22]),
        .I1(Q_0[22]),
        .I2(\Q[3]__0 [22]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [22]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[23]_i_1 
       (.I0(Q_0[23]),
        .I1(\Q[3]__0 [23]),
        .I2(\Q[6]__0 [23]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [23]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[23]_i_1__0 
       (.I0(Q_0[23]),
        .I1(\Q[3]__0 [23]),
        .I2(\Q[6]__0 [23]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [23]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[23]_i_1__1 
       (.I0(\Q[6]__0 [23]),
        .I1(Q_0[23]),
        .I2(\Q[3]__0 [23]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [23]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[24]_i_1 
       (.I0(Q_0[24]),
        .I1(\Q[3]__0 [24]),
        .I2(\Q[6]__0 [24]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [24]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[24]_i_1__0 
       (.I0(Q_0[24]),
        .I1(\Q[3]__0 [24]),
        .I2(\Q[6]__0 [24]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [24]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[24]_i_1__1 
       (.I0(\Q[6]__0 [24]),
        .I1(Q_0[24]),
        .I2(\Q[3]__0 [24]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [24]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[25]_i_1 
       (.I0(Q_0[25]),
        .I1(\Q[3]__0 [25]),
        .I2(\Q[6]__0 [25]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [25]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[25]_i_1__0 
       (.I0(Q_0[25]),
        .I1(\Q[3]__0 [25]),
        .I2(\Q[6]__0 [25]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [25]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[25]_i_1__1 
       (.I0(\Q[6]__0 [25]),
        .I1(Q_0[25]),
        .I2(\Q[3]__0 [25]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [25]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[26]_i_1 
       (.I0(Q_0[26]),
        .I1(\Q[3]__0 [26]),
        .I2(\Q[6]__0 [26]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [26]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[26]_i_1__0 
       (.I0(Q_0[26]),
        .I1(\Q[3]__0 [26]),
        .I2(\Q[6]__0 [26]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [26]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[26]_i_1__1 
       (.I0(\Q[6]__0 [26]),
        .I1(Q_0[26]),
        .I2(\Q[3]__0 [26]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [26]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[27]_i_1 
       (.I0(Q_0[27]),
        .I1(\Q[3]__0 [27]),
        .I2(\Q[6]__0 [27]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [27]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[27]_i_1__0 
       (.I0(Q_0[27]),
        .I1(\Q[3]__0 [27]),
        .I2(\Q[6]__0 [27]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [27]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[27]_i_1__1 
       (.I0(\Q[6]__0 [27]),
        .I1(Q_0[27]),
        .I2(\Q[3]__0 [27]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [27]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[28]_i_1 
       (.I0(Q_0[28]),
        .I1(\Q[3]__0 [28]),
        .I2(\Q[6]__0 [28]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [28]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[28]_i_1__0 
       (.I0(Q_0[28]),
        .I1(\Q[3]__0 [28]),
        .I2(\Q[6]__0 [28]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [28]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[28]_i_1__1 
       (.I0(\Q[6]__0 [28]),
        .I1(Q_0[28]),
        .I2(\Q[3]__0 [28]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [28]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[29]_i_1 
       (.I0(Q_0[29]),
        .I1(\Q[3]__0 [29]),
        .I2(\Q[6]__0 [29]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [29]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[29]_i_1__0 
       (.I0(Q_0[29]),
        .I1(\Q[3]__0 [29]),
        .I2(\Q[6]__0 [29]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [29]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[29]_i_1__1 
       (.I0(\Q[6]__0 [29]),
        .I1(Q_0[29]),
        .I2(\Q[3]__0 [29]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [29]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[2]_i_1 
       (.I0(Q_0[2]),
        .I1(\Q[3]__0 [2]),
        .I2(\Q[6]__0 [2]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [2]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[2]_i_1__0 
       (.I0(Q_0[2]),
        .I1(\Q[3]__0 [2]),
        .I2(\Q[6]__0 [2]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [2]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[2]_i_1__1 
       (.I0(\Q[6]__0 [2]),
        .I1(Q_0[2]),
        .I2(\Q[3]__0 [2]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [2]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[30]_i_1 
       (.I0(Q_0[30]),
        .I1(\Q[3]__0 [30]),
        .I2(\Q[6]__0 [30]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [30]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[30]_i_1__0 
       (.I0(Q_0[30]),
        .I1(\Q[3]__0 [30]),
        .I2(\Q[6]__0 [30]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [30]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[30]_i_1__1 
       (.I0(\Q[6]__0 [30]),
        .I1(Q_0[30]),
        .I2(\Q[3]__0 [30]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [30]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[31]_i_1 
       (.I0(Q_0[31]),
        .I1(\Q[3]__0 [31]),
        .I2(\Q[6]__0 [31]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [31]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[31]_i_1__0 
       (.I0(Q_0[31]),
        .I1(\Q[3]__0 [31]),
        .I2(\Q[6]__0 [31]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [31]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[31]_i_1__1 
       (.I0(\Q[6]__0 [31]),
        .I1(Q_0[31]),
        .I2(\Q[3]__0 [31]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [31]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[32]_i_1 
       (.I0(Q_0[32]),
        .I1(\Q[3]__0 [32]),
        .I2(\Q[6]__0 [32]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [32]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[32]_i_1__0 
       (.I0(Q_0[32]),
        .I1(\Q[3]__0 [32]),
        .I2(\Q[6]__0 [32]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [32]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[33]_i_1 
       (.I0(Q_0[33]),
        .I1(\Q[3]__0 [33]),
        .I2(\Q[6]__0 [33]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [33]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[33]_i_1__0 
       (.I0(Q_0[33]),
        .I1(\Q[3]__0 [33]),
        .I2(\Q[6]__0 [33]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [33]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[3]_i_1 
       (.I0(Q_0[3]),
        .I1(\Q[3]__0 [3]),
        .I2(\Q[6]__0 [3]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [3]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[3]_i_1__0 
       (.I0(Q_0[3]),
        .I1(\Q[3]__0 [3]),
        .I2(\Q[6]__0 [3]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [3]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[3]_i_1__1 
       (.I0(\Q[6]__0 [3]),
        .I1(Q_0[3]),
        .I2(\Q[3]__0 [3]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [3]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[40]_i_1 
       (.I0(Q_0[40]),
        .I1(\Q[3]__0 [40]),
        .I2(\Q[6]__0 [40]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [40]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[40]_i_1__0 
       (.I0(Q_0[40]),
        .I1(\Q[3]__0 [40]),
        .I2(\Q[6]__0 [40]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [40]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[40]_i_1__1 
       (.I0(\Q[6]__0 [40]),
        .I1(Q_0[40]),
        .I2(\Q[3]__0 [40]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [40]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[41]_i_1 
       (.I0(Q_0[41]),
        .I1(\Q[3]__0 [41]),
        .I2(\Q[6]__0 [41]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [41]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[41]_i_1__0 
       (.I0(Q_0[41]),
        .I1(\Q[3]__0 [41]),
        .I2(\Q[6]__0 [41]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [41]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[41]_i_1__1 
       (.I0(\Q[6]__0 [41]),
        .I1(Q_0[41]),
        .I2(\Q[3]__0 [41]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [41]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[42]_i_1 
       (.I0(Q_0[42]),
        .I1(\Q[3]__0 [42]),
        .I2(\Q[6]__0 [42]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [42]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[42]_i_1__0 
       (.I0(Q_0[42]),
        .I1(\Q[3]__0 [42]),
        .I2(\Q[6]__0 [42]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [42]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[42]_i_1__1 
       (.I0(\Q[6]__0 [42]),
        .I1(Q_0[42]),
        .I2(\Q[3]__0 [42]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [42]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[43]_i_1 
       (.I0(Q_0[43]),
        .I1(\Q[3]__0 [43]),
        .I2(\Q[6]__0 [43]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [43]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[43]_i_1__0 
       (.I0(Q_0[43]),
        .I1(\Q[3]__0 [43]),
        .I2(\Q[6]__0 [43]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [43]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[43]_i_1__1 
       (.I0(\Q[6]__0 [43]),
        .I1(Q_0[43]),
        .I2(\Q[3]__0 [43]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [43]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[44]_i_1 
       (.I0(Q_0[44]),
        .I1(\Q[3]__0 [44]),
        .I2(\Q[6]__0 [44]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [44]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[44]_i_1__0 
       (.I0(Q_0[44]),
        .I1(\Q[3]__0 [44]),
        .I2(\Q[6]__0 [44]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [44]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[44]_i_1__1 
       (.I0(\Q[6]__0 [44]),
        .I1(Q_0[44]),
        .I2(\Q[3]__0 [44]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [44]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[45]_i_1 
       (.I0(Q_0[45]),
        .I1(\Q[3]__0 [45]),
        .I2(\Q[6]__0 [45]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [45]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[45]_i_1__0 
       (.I0(Q_0[45]),
        .I1(\Q[3]__0 [45]),
        .I2(\Q[6]__0 [45]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [45]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[45]_i_1__1 
       (.I0(\Q[6]__0 [45]),
        .I1(Q_0[45]),
        .I2(\Q[3]__0 [45]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [45]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[46]_i_1 
       (.I0(Q_0[46]),
        .I1(\Q[3]__0 [46]),
        .I2(\Q[6]__0 [46]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [46]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[46]_i_1__0 
       (.I0(Q_0[46]),
        .I1(\Q[3]__0 [46]),
        .I2(\Q[6]__0 [46]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [46]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[46]_i_1__1 
       (.I0(\Q[6]__0 [46]),
        .I1(Q_0[46]),
        .I2(\Q[3]__0 [46]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [46]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[47]_i_1 
       (.I0(Q_0[47]),
        .I1(\Q[3]__0 [47]),
        .I2(\Q[6]__0 [47]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [47]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[47]_i_1__0 
       (.I0(Q_0[47]),
        .I1(\Q[3]__0 [47]),
        .I2(\Q[6]__0 [47]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [47]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[47]_i_1__1 
       (.I0(\Q[6]__0 [47]),
        .I1(Q_0[47]),
        .I2(\Q[3]__0 [47]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [47]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[48]_i_1 
       (.I0(Q_0[48]),
        .I1(\Q[3]__0 [48]),
        .I2(\Q[6]__0 [48]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [48]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[48]_i_1__0 
       (.I0(Q_0[48]),
        .I1(\Q[3]__0 [48]),
        .I2(\Q[6]__0 [48]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [48]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[48]_i_1__1 
       (.I0(\Q[6]__0 [48]),
        .I1(Q_0[48]),
        .I2(\Q[3]__0 [48]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [48]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[49]_i_1 
       (.I0(Q_0[49]),
        .I1(\Q[3]__0 [49]),
        .I2(\Q[6]__0 [49]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [49]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[49]_i_1__0 
       (.I0(Q_0[49]),
        .I1(\Q[3]__0 [49]),
        .I2(\Q[6]__0 [49]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [49]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[49]_i_1__1 
       (.I0(\Q[6]__0 [49]),
        .I1(Q_0[49]),
        .I2(\Q[3]__0 [49]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [49]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[4]_i_1 
       (.I0(Q_0[4]),
        .I1(\Q[3]__0 [4]),
        .I2(\Q[6]__0 [4]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [4]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[4]_i_1__0 
       (.I0(Q_0[4]),
        .I1(\Q[3]__0 [4]),
        .I2(\Q[6]__0 [4]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [4]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[4]_i_1__1 
       (.I0(\Q[6]__0 [4]),
        .I1(Q_0[4]),
        .I2(\Q[3]__0 [4]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [4]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[50]_i_1 
       (.I0(Q_0[50]),
        .I1(\Q[3]__0 [50]),
        .I2(\Q[6]__0 [50]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [50]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[50]_i_1__0 
       (.I0(Q_0[50]),
        .I1(\Q[3]__0 [50]),
        .I2(\Q[6]__0 [50]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [50]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[50]_i_1__1 
       (.I0(\Q[6]__0 [50]),
        .I1(Q_0[50]),
        .I2(\Q[3]__0 [50]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [50]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[51]_i_1 
       (.I0(Q_0[51]),
        .I1(\Q[3]__0 [51]),
        .I2(\Q[6]__0 [51]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [51]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[51]_i_1__0 
       (.I0(Q_0[51]),
        .I1(\Q[3]__0 [51]),
        .I2(\Q[6]__0 [51]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [51]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[51]_i_1__1 
       (.I0(\Q[6]__0 [51]),
        .I1(Q_0[51]),
        .I2(\Q[3]__0 [51]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [51]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[52]_i_1 
       (.I0(Q_0[52]),
        .I1(\Q[3]__0 [52]),
        .I2(\Q[6]__0 [52]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [52]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[52]_i_1__0 
       (.I0(Q_0[52]),
        .I1(\Q[3]__0 [52]),
        .I2(\Q[6]__0 [52]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [52]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[52]_i_1__1 
       (.I0(\Q[6]__0 [52]),
        .I1(Q_0[52]),
        .I2(\Q[3]__0 [52]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [52]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[53]_i_1 
       (.I0(Q_0[53]),
        .I1(\Q[3]__0 [53]),
        .I2(\Q[6]__0 [53]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [53]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[53]_i_1__0 
       (.I0(Q_0[53]),
        .I1(\Q[3]__0 [53]),
        .I2(\Q[6]__0 [53]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [53]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[53]_i_1__1 
       (.I0(\Q[6]__0 [53]),
        .I1(Q_0[53]),
        .I2(\Q[3]__0 [53]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [53]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[54]_i_1 
       (.I0(Q_0[54]),
        .I1(\Q[3]__0 [54]),
        .I2(\Q[6]__0 [54]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [54]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[54]_i_1__0 
       (.I0(Q_0[54]),
        .I1(\Q[3]__0 [54]),
        .I2(\Q[6]__0 [54]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [54]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[54]_i_1__1 
       (.I0(\Q[6]__0 [54]),
        .I1(Q_0[54]),
        .I2(\Q[3]__0 [54]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [54]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[55]_i_1 
       (.I0(Q_0[55]),
        .I1(\Q[3]__0 [55]),
        .I2(\Q[6]__0 [55]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [55]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[55]_i_1__0 
       (.I0(Q_0[55]),
        .I1(\Q[3]__0 [55]),
        .I2(\Q[6]__0 [55]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [55]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[55]_i_1__1 
       (.I0(\Q[6]__0 [55]),
        .I1(Q_0[55]),
        .I2(\Q[3]__0 [55]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [55]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[56]_i_1 
       (.I0(Q_0[56]),
        .I1(\Q[3]__0 [56]),
        .I2(\Q[6]__0 [56]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [56]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[56]_i_1__0 
       (.I0(Q_0[56]),
        .I1(\Q[3]__0 [56]),
        .I2(\Q[6]__0 [56]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [56]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[56]_i_1__1 
       (.I0(\Q[6]__0 [56]),
        .I1(Q_0[56]),
        .I2(\Q[3]__0 [56]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [56]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[57]_i_1 
       (.I0(Q_0[57]),
        .I1(\Q[3]__0 [57]),
        .I2(\Q[6]__0 [57]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [57]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[57]_i_1__0 
       (.I0(Q_0[57]),
        .I1(\Q[3]__0 [57]),
        .I2(\Q[6]__0 [57]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [57]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[57]_i_1__1 
       (.I0(\Q[6]__0 [57]),
        .I1(Q_0[57]),
        .I2(\Q[3]__0 [57]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [57]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[58]_i_1 
       (.I0(Q_0[58]),
        .I1(\Q[3]__0 [58]),
        .I2(\Q[6]__0 [58]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [58]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[58]_i_1__0 
       (.I0(Q_0[58]),
        .I1(\Q[3]__0 [58]),
        .I2(\Q[6]__0 [58]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [58]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[58]_i_1__1 
       (.I0(\Q[6]__0 [58]),
        .I1(Q_0[58]),
        .I2(\Q[3]__0 [58]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [58]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[59]_i_1 
       (.I0(Q_0[59]),
        .I1(\Q[3]__0 [59]),
        .I2(\Q[6]__0 [59]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [59]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[59]_i_1__0 
       (.I0(Q_0[59]),
        .I1(\Q[3]__0 [59]),
        .I2(\Q[6]__0 [59]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [59]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[59]_i_1__1 
       (.I0(\Q[6]__0 [59]),
        .I1(Q_0[59]),
        .I2(\Q[3]__0 [59]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [59]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[5]_i_1 
       (.I0(Q_0[5]),
        .I1(\Q[3]__0 [5]),
        .I2(\Q[6]__0 [5]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [5]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[5]_i_1__0 
       (.I0(Q_0[5]),
        .I1(\Q[3]__0 [5]),
        .I2(\Q[6]__0 [5]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [5]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[5]_i_1__1 
       (.I0(\Q[6]__0 [5]),
        .I1(Q_0[5]),
        .I2(\Q[3]__0 [5]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [5]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[60]_i_1 
       (.I0(Q_0[60]),
        .I1(\Q[3]__0 [60]),
        .I2(\Q[6]__0 [60]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [60]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[60]_i_1__0 
       (.I0(Q_0[60]),
        .I1(\Q[3]__0 [60]),
        .I2(\Q[6]__0 [60]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [60]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[60]_i_1__1 
       (.I0(\Q[6]__0 [60]),
        .I1(Q_0[60]),
        .I2(\Q[3]__0 [60]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [60]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[61]_i_1 
       (.I0(Q_0[61]),
        .I1(\Q[3]__0 [61]),
        .I2(\Q[6]__0 [61]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [61]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[61]_i_1__0 
       (.I0(Q_0[61]),
        .I1(\Q[3]__0 [61]),
        .I2(\Q[6]__0 [61]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [61]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[61]_i_1__1 
       (.I0(\Q[6]__0 [61]),
        .I1(Q_0[61]),
        .I2(\Q[3]__0 [61]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [61]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[62]_i_1 
       (.I0(Q_0[62]),
        .I1(\Q[3]__0 [62]),
        .I2(\Q[6]__0 [62]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [62]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[62]_i_1__0 
       (.I0(Q_0[62]),
        .I1(\Q[3]__0 [62]),
        .I2(\Q[6]__0 [62]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [62]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[62]_i_1__1 
       (.I0(\Q[6]__0 [62]),
        .I1(Q_0[62]),
        .I2(\Q[3]__0 [62]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [62]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[63]_i_1 
       (.I0(Q_0[63]),
        .I1(\Q[3]__0 [63]),
        .I2(\Q[6]__0 [63]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [63]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[63]_i_1__0 
       (.I0(Q_0[63]),
        .I1(\Q[3]__0 [63]),
        .I2(\Q[6]__0 [63]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [63]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[63]_i_1__1 
       (.I0(\Q[6]__0 [63]),
        .I1(Q_0[63]),
        .I2(\Q[3]__0 [63]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [63]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[64]_i_1 
       (.I0(Q_0[64]),
        .I1(\Q[3]__0 [64]),
        .I2(\Q[6]__0 [64]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [64]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[64]_i_1__0 
       (.I0(Q_0[64]),
        .I1(\Q[3]__0 [64]),
        .I2(\Q[6]__0 [64]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [64]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[64]_i_1__1 
       (.I0(\Q[6]__0 [64]),
        .I1(Q_0[64]),
        .I2(\Q[3]__0 [64]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [64]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[6]_i_1 
       (.I0(Q_0[6]),
        .I1(\Q[3]__0 [6]),
        .I2(\Q[6]__0 [6]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [6]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[6]_i_1__0 
       (.I0(Q_0[6]),
        .I1(\Q[3]__0 [6]),
        .I2(\Q[6]__0 [6]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [6]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[6]_i_1__1 
       (.I0(\Q[6]__0 [6]),
        .I1(Q_0[6]),
        .I2(\Q[3]__0 [6]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [6]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[7]_i_1 
       (.I0(Q_0[7]),
        .I1(\Q[3]__0 [7]),
        .I2(\Q[6]__0 [7]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [7]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[7]_i_1__0 
       (.I0(Q_0[7]),
        .I1(\Q[3]__0 [7]),
        .I2(\Q[6]__0 [7]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [7]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[7]_i_1__1 
       (.I0(\Q[6]__0 [7]),
        .I1(Q_0[7]),
        .I2(\Q[3]__0 [7]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [7]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[8]_i_1 
       (.I0(Q_0[8]),
        .I1(\Q[3]__0 [8]),
        .I2(\Q[6]__0 [8]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [8]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[8]_i_1__0 
       (.I0(Q_0[8]),
        .I1(\Q[3]__0 [8]),
        .I2(\Q[6]__0 [8]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [8]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[8]_i_1__1 
       (.I0(\Q[6]__0 [8]),
        .I1(Q_0[8]),
        .I2(\Q[3]__0 [8]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [8]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[9]_i_1 
       (.I0(Q_0[9]),
        .I1(\Q[3]__0 [9]),
        .I2(\Q[6]__0 [9]),
        .I3(\pres_switch_matrix_reg[0]__0 [0]),
        .I4(\pres_switch_matrix_reg[0]__0 [1]),
        .I5(\pres_switch_matrix_reg[0]__0 [2]),
        .O(\next_outport[0]_4 [9]));
  LUT6 #(
    .INIT(64'h00F00000CC0000AA)) 
    \i_/mem[9]_i_1__0 
       (.I0(Q_0[9]),
        .I1(\Q[3]__0 [9]),
        .I2(\Q[6]__0 [9]),
        .I3(\pres_switch_matrix_reg[3]__0 [0]),
        .I4(\pres_switch_matrix_reg[3]__0 [1]),
        .I5(\pres_switch_matrix_reg[3]__0 [2]),
        .O(\next_outport[3]_5 [9]));
  LUT6 #(
    .INIT(64'h0000AA00F00000CC)) 
    \i_/mem[9]_i_1__1 
       (.I0(\Q[6]__0 [9]),
        .I1(Q_0[9]),
        .I2(\Q[3]__0 [9]),
        .I3(\pres_switch_matrix_reg[6]__0 [1]),
        .I4(\pres_switch_matrix_reg[6]__0 [0]),
        .I5(\pres_switch_matrix_reg[6]__0 [2]),
        .O(\next_outport[6]_6 [9]));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \i_/next_switch_matrix[0][0]_i_5 
       (.I0(\Q[3]__0 [33]),
        .I1(\Q[3]__0 [32]),
        .I2(\Q[3]__0 [64]),
        .I3(Q_0[33]),
        .I4(Q_0[64]),
        .I5(Q_0[32]),
        .O(\i_/next_switch_matrix[0][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55CC5555F0CC5555)) 
    \i_/next_switch_matrix[0][0]_i_6 
       (.I0(\i_/next_switch_matrix[0][0]_i_5_n_0 ),
        .I1(\i_/next_switch_matrix[0][2]_i_2_n_0 ),
        .I2(\i_/next_switch_matrix[3][2]_i_1_n_0 ),
        .I3(\Q[6]__0 [33]),
        .I4(\Q[6]__0 [64]),
        .I5(\Q[6]__0 [32]),
        .O(\i_/next_switch_matrix[0][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_/next_switch_matrix[0][1]_i_1 
       (.I0(Q_0[33]),
        .I1(Q_0[64]),
        .O(\i_/next_switch_matrix[0][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \i_/next_switch_matrix[0][2]_i_1 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\next_switch_matrix[6]_3 ));
  LUT6 #(
    .INIT(64'h00005F5F575D5F5F)) 
    \i_/next_switch_matrix[0][2]_i_2 
       (.I0(\Q[3]__0 [64]),
        .I1(\Q[3]__0 [32]),
        .I2(\Q[3]__0 [33]),
        .I3(Q_0[32]),
        .I4(Q_0[64]),
        .I5(Q_0[33]),
        .O(\i_/next_switch_matrix[0][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \i_/next_switch_matrix[3][1]_i_1 
       (.I0(Q_0[33]),
        .I1(Q_0[64]),
        .I2(Q_0[32]),
        .O(\i_/next_switch_matrix[3][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DFDFDFD00FDFD)) 
    \i_/next_switch_matrix[3][2]_i_1 
       (.I0(\Q[3]__0 [64]),
        .I1(\Q[3]__0 [32]),
        .I2(\Q[3]__0 [33]),
        .I3(Q_0[32]),
        .I4(Q_0[64]),
        .I5(Q_0[33]),
        .O(\i_/next_switch_matrix[3][2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_/next_switch_matrix[6][0]_i_1 
       (.I0(\recv[6].dir_n_59 ),
        .O(\i_/next_switch_matrix[6][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F7F700F7F7F7)) 
    \i_/next_switch_matrix[6][2]_i_1 
       (.I0(Q_0[32]),
        .I1(Q_0[64]),
        .I2(Q_0[33]),
        .I3(\Q[3]__0 [64]),
        .I4(\Q[3]__0 [32]),
        .I5(\Q[3]__0 [33]),
        .O(\i_/next_switch_matrix[6][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \i_/read_R_i_2 
       (.I0(\next_switch_matrix_reg[3]__0 [0]),
        .I1(\next_switch_matrix_reg[3]__0 [2]),
        .I2(\next_switch_matrix_reg[3]__0 [1]),
        .I3(\next_switch_matrix_reg[4]__0 ),
        .O(\i_/read_R_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7555)) 
    \i_/read_R_i_3 
       (.I0(\next_switch_matrix_reg[5]__0 ),
        .I1(\next_switch_matrix_reg[6]__0 [0]),
        .I2(\next_switch_matrix_reg[6]__0 [2]),
        .I3(\next_switch_matrix_reg[6]__0 [1]),
        .O(\i_/read_R_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \i_/read_R_i_4 
       (.I0(\next_switch_matrix_reg[0]__0 [0]),
        .I1(\next_switch_matrix_reg[0]__0 [2]),
        .I2(\next_switch_matrix_reg[0]__0 [1]),
        .I3(\next_switch_matrix_reg[2]__0 ),
        .O(\i_/read_R_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \i_/write_R_i_1 
       (.I0(Q[39]),
        .I1(ctrl_cycle[1]),
        .I2(ctrl_cycle[0]),
        .O(\i_/write_R_i_1_n_0 ));
  FDSE \next_switch_matrix_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\recv[6].dir_n_61 ),
        .Q(\next_switch_matrix_reg[0]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[0][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\i_/next_switch_matrix[0][1]_i_1_n_0 ),
        .Q(\next_switch_matrix_reg[0]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[0][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\i_/next_switch_matrix[0][2]_i_2_n_0 ),
        .Q(\next_switch_matrix_reg[0]__0 [2]),
        .S(SR));
  FDSE \next_switch_matrix_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[1]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[2]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\recv[6].dir_n_60 ),
        .Q(\next_switch_matrix_reg[3]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[3][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\i_/next_switch_matrix[3][1]_i_1_n_0 ),
        .Q(\next_switch_matrix_reg[3]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[3][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\i_/next_switch_matrix[3][2]_i_1_n_0 ),
        .Q(\next_switch_matrix_reg[3]__0 [2]),
        .S(SR));
  FDSE \next_switch_matrix_reg[4][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[4]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[5][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[5]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\i_/next_switch_matrix[6][0]_i_1_n_0 ),
        .Q(\next_switch_matrix_reg[6]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\recv[0].dir_n_0 ),
        .Q(\next_switch_matrix_reg[6]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_3 ),
        .D(\i_/next_switch_matrix[6][2]_i_1_n_0 ),
        .Q(\next_switch_matrix_reg[6]__0 [2]),
        .S(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \pres_switch_matrix[0][2]_i_1 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\pres_switch_matrix[0][2]_i_1_n_0 ));
  FDSE \pres_switch_matrix_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[0]__0 [0]),
        .Q(\pres_switch_matrix_reg[0]__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[0][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[0]__0 [1]),
        .Q(\pres_switch_matrix_reg[0]__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[0][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[0]__0 [2]),
        .Q(\pres_switch_matrix_reg[0]__0 [2]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[3]__0 [0]),
        .Q(\pres_switch_matrix_reg[3]__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[3][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[3]__0 [1]),
        .Q(\pres_switch_matrix_reg[3]__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[3][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[3]__0 [2]),
        .Q(\pres_switch_matrix_reg[3]__0 [2]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [0]),
        .Q(\pres_switch_matrix_reg[6]__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [1]),
        .Q(\pres_switch_matrix_reg[6]__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[0][2]_i_1_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [2]),
        .Q(\pres_switch_matrix_reg[6]__0 [2]),
        .S(SR));
  LUT6 #(
    .INIT(64'h3030303030303010)) 
    read_R_i_1__1
       (.I0(\next_switch_matrix_reg[1]__0 ),
        .I1(ctrl_cycle[1]),
        .I2(ctrl_cycle[0]),
        .I3(\i_/read_R_i_2_n_0 ),
        .I4(\i_/read_R_i_3_n_0 ),
        .I5(\i_/read_R_i_4_n_0 ),
        .O(read_R_i_1__1_n_0));
  FDRE read_R_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(read_R_i_1__1_n_0),
        .Q(read_R),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21 \recv[0].dir 
       (.D(\recv[0].dir_n_0 ),
        .E(load_enable),
        .\Outport[1] (\Outport[1] ),
        .Q({Q_0[64:40],Q_0[33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27 \recv[3].dir 
       (.D(D),
        .E(load_enable),
        .Q({\Q[3]__0 [64:40],\Q[3]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33 \recv[6].dir 
       (.D({\i_/next_switch_matrix[3][2]_i_1_n_0 ,\i_/next_switch_matrix[3][1]_i_1_n_0 }),
        .E(load_enable),
        .\G0.mem_reg[32]_0 (\recv[0].dir_n_0 ),
        .\G0.mem_reg[33]_0 (\i_/next_switch_matrix[0][0]_i_6_n_0 ),
        .\G0.mem_reg[33]_1 (\i_/next_switch_matrix[0][0]_i_5_n_0 ),
        .\G0.mem_reg[64]_0 ({Q_0[64],Q_0[33]}),
        .\G0.mem_reg[64]_1 (\i_/next_switch_matrix[0][2]_i_2_n_0 ),
        .Q({\Q[6]__0 [64:40],\Q[6]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .\next_switch_matrix_reg[0][0] (\recv[6].dir_n_61 ),
        .\next_switch_matrix_reg[3][0] (\recv[6].dir_n_60 ),
        .\next_switch_matrix_reg[6][0] (\recv[6].dir_n_59 ),
        .\outport_reg[64] (\outport_reg[64] ));
  FDRE write_R_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\i_/write_R_i_1_n_0 ),
        .Q(\recv_state_reg[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_8 \xmit[0].dir 
       (.D({\next_outport[0]_4 [64:40],\next_outport[0]_4 [33:0]}),
        .E(load_enable),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_9 \xmit[3].dir 
       (.D({\next_outport[3]_5 [64:40],\next_outport[3]_5 [33:0]}),
        .E(load_enable),
        .\G0.mem_reg[64] (\G0.mem_reg[64]_0 ),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_10 \xmit[6].dir 
       (.D({\next_outport[6]_6 [64:40],\next_outport[6]_6 [31:0]}),
        .E(load_enable),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][2] (\G_recv_channels_1.recv_channel_info_reg[0][Source][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][6] (\G_recv_channels_1.recv_channel_info_reg[0][Source][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7] (\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][6] (\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][3] (\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][6] (\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][4] (\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][3] (\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][6] (\G_recv_channels_1.recv_channel_info_reg[3][Source][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][3] (\G_recv_channels_1.recv_channel_info_reg[3][Target][3] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][6] (\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ),
        .Q(Q),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .channel_nr_5(channel_nr_5),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .\recv_address_reg[7] (\recv_address_reg[7] ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[8] (\recv_address_reg[8] ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_3 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_4 ),
        .\recv_address_reg[8]_5 (\recv_address_reg[8]_5 ),
        .\recv_counter_reg[2][0] (\recv_counter_reg[2][0] ),
        .recv_state_2(recv_state_2),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .\recv_state_reg[1] (\recv_state_reg[1]_0 ),
        .write_R_reg(\recv_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized5
   (\channel_status_reg[3][0] ,
    \channel_status_reg[1][1] ,
    write_R,
    \recv_state_reg[1] ,
    \recv_state_reg[0] ,
    \recv_counter_reg[0][0] ,
    channel_nr_0,
    \recv_counter_reg[2][0] ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7] ,
    Q,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \data_reg_reg[31] ,
    \G0.mem_reg[64] ,
    \G0.mem_reg[64]_0 ,
    read_R,
    recv_state_3,
    \mem_address_reg[8] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][7] ,
    \mem_reg[47] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7] ,
    SR,
    D,
    S_AXI_0_ACLK,
    \mem_reg[64] ,
    \outport_reg[64] );
  output \channel_status_reg[3][0] ;
  output \channel_status_reg[1][1] ;
  output write_R;
  output \recv_state_reg[1] ;
  output \recv_state_reg[0] ;
  output \recv_counter_reg[0][0] ;
  output [0:0]channel_nr_0;
  output \recv_counter_reg[2][0] ;
  output \recv_address_reg[8] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[7] ;
  output [37:0]Q;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[7]_1 ;
  output [23:0]\data_reg_reg[31] ;
  output [58:0]\G0.mem_reg[64] ;
  output [58:0]\G0.mem_reg[64]_0 ;
  output [0:0]read_R;
  input [1:0]recv_state_3;
  input \mem_address_reg[8] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ;
  input \mem_reg[47] ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  input [0:0]SR;
  input [58:0]D;
  input S_AXI_0_ACLK;
  input [58:0]\mem_reg[64] ;
  input [58:0]\outport_reg[64] ;

  wire [58:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire [58:0]\G0.mem_reg[64]_0 ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  wire [37:0]Q;
  wire [64:0]\Q[1]__0 ;
  wire [64:0]\Q[3]__0 ;
  wire [64:0]\Q[6]__0 ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [0:0]channel_nr_0;
  wire \channel_status_reg[1][1] ;
  wire \channel_status_reg[3][0] ;
  wire [1:0]ctrl_cycle;
  wire \ctrl_cycle[0]_i_1__2_n_0 ;
  wire \ctrl_cycle[1]_i_1__2_n_0 ;
  wire [23:0]\data_reg_reg[31] ;
  wire load_enable;
  wire \mem_address_reg[8] ;
  wire \mem_reg[47] ;
  wire [58:0]\mem_reg[64] ;
  wire [64:0]\next_outport[1]_28 ;
  wire [64:0]\next_outport[3]_29 ;
  wire [64:0]\next_outport[6]_30 ;
  wire \next_switch_matrix[6]_27 ;
  wire [2:0]\next_switch_matrix_reg[1]__0 ;
  wire [2:0]\next_switch_matrix_reg[3]__0 ;
  wire [0:0]\next_switch_matrix_reg[4]__0 ;
  wire [0:0]\next_switch_matrix_reg[5]__0 ;
  wire [2:0]\next_switch_matrix_reg[6]__0 ;
  wire [58:0]\outport_reg[64] ;
  wire [2:1]\port_wants_to[6][3]_23 ;
  wire \pres_switch_matrix[1][2]_i_1__0_n_0 ;
  wire [2:0]\pres_switch_matrix_reg[1]__0__0 ;
  wire [2:0]\pres_switch_matrix_reg[3]__0__0 ;
  wire [2:0]\pres_switch_matrix_reg[6]__0 ;
  wire [0:0]read_R;
  wire read_R_i_1__0_n_0;
  wire read_R_i_2__1_n_0;
  wire read_R_i_3__1_n_0;
  wire read_R_i_4__0_n_0;
  wire \recv[1].dir_n_0 ;
  wire \recv[1].dir_n_1 ;
  wire \recv[1].dir_n_61 ;
  wire \recv[1].dir_n_62 ;
  wire \recv[1].dir_n_63 ;
  wire \recv[1].dir_n_64 ;
  wire \recv[1].dir_n_65 ;
  wire \recv[1].dir_n_66 ;
  wire \recv[1].dir_n_67 ;
  wire \recv[3].dir_n_0 ;
  wire \recv[3].dir_n_60 ;
  wire \recv[6].dir_n_61 ;
  wire \recv[6].dir_n_63 ;
  wire \recv[6].dir_n_64 ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[7]_1 ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_counter_reg[0][0] ;
  wire \recv_counter_reg[2][0] ;
  wire [1:0]recv_state_3;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[1] ;
  wire write_R;
  wire \xmit[6].dir_n_72 ;

  LUT2 #(
    .INIT(4'hB)) 
    \channel_status[0][1]_i_7__2 
       (.I0(\channel_status_reg[1][1] ),
        .I1(recv_state_3[0]),
        .O(\channel_status_reg[3][0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_status[1][1]_i_4__2 
       (.I0(write_R),
        .I1(\mem_address_reg[8] ),
        .O(\channel_status_reg[1][1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ctrl_cycle[0]_i_1__2 
       (.I0(ctrl_cycle[0]),
        .O(\ctrl_cycle[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ctrl_cycle[1]_i_1__2 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\ctrl_cycle[1]_i_1__2_n_0 ));
  FDRE \ctrl_cycle_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\ctrl_cycle[0]_i_1__2_n_0 ),
        .Q(ctrl_cycle[0]),
        .R(SR));
  FDRE \ctrl_cycle_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\ctrl_cycle[1]_i_1__2_n_0 ),
        .Q(ctrl_cycle[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \next_switch_matrix[1][2]_i_1__0 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\next_switch_matrix[6]_27 ));
  FDSE \next_switch_matrix_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[6].dir_n_63 ),
        .Q(\next_switch_matrix_reg[1]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[1][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[1].dir_n_66 ),
        .Q(\next_switch_matrix_reg[1]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[1][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[3].dir_n_60 ),
        .Q(\next_switch_matrix_reg[1]__0 [2]),
        .S(SR));
  FDSE \next_switch_matrix_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[6].dir_n_64 ),
        .Q(\next_switch_matrix_reg[3]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[3][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[1].dir_n_64 ),
        .Q(\next_switch_matrix_reg[3]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[3][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[3].dir_n_0 ),
        .Q(\next_switch_matrix_reg[3]__0 [2]),
        .S(SR));
  FDSE \next_switch_matrix_reg[4][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[4]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[5][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(1'b1),
        .Q(\next_switch_matrix_reg[5]__0 ),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[6].dir_n_61 ),
        .Q(\next_switch_matrix_reg[6]__0 [0]),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[1].dir_n_1 ),
        .Q(\next_switch_matrix_reg[6]__0 [1]),
        .S(SR));
  FDSE \next_switch_matrix_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\next_switch_matrix[6]_27 ),
        .D(\recv[1].dir_n_0 ),
        .Q(\next_switch_matrix_reg[6]__0 [2]),
        .S(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \pres_switch_matrix[1][2]_i_1__0 
       (.I0(ctrl_cycle[0]),
        .I1(ctrl_cycle[1]),
        .O(\pres_switch_matrix[1][2]_i_1__0_n_0 ));
  FDSE \pres_switch_matrix_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[1]__0 [0]),
        .Q(\pres_switch_matrix_reg[1]__0__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[1][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[1]__0 [1]),
        .Q(\pres_switch_matrix_reg[1]__0__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[1][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[1]__0 [2]),
        .Q(\pres_switch_matrix_reg[1]__0__0 [2]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[3]__0 [0]),
        .Q(\pres_switch_matrix_reg[3]__0__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[3][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[3]__0 [1]),
        .Q(\pres_switch_matrix_reg[3]__0__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[3][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[3]__0 [2]),
        .Q(\pres_switch_matrix_reg[3]__0__0 [2]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [0]),
        .Q(\pres_switch_matrix_reg[6]__0 [0]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [1]),
        .Q(\pres_switch_matrix_reg[6]__0 [1]),
        .S(SR));
  FDSE \pres_switch_matrix_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\pres_switch_matrix[1][2]_i_1__0_n_0 ),
        .D(\next_switch_matrix_reg[6]__0 [2]),
        .Q(\pres_switch_matrix_reg[6]__0 [2]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    read_R_i_1__0
       (.I0(ctrl_cycle[1]),
        .I1(ctrl_cycle[0]),
        .I2(read_R_i_2__1_n_0),
        .I3(read_R_i_3__1_n_0),
        .I4(read_R_i_4__0_n_0),
        .O(read_R_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    read_R_i_2__1
       (.I0(\next_switch_matrix_reg[3]__0 [0]),
        .I1(\next_switch_matrix_reg[3]__0 [2]),
        .I2(\next_switch_matrix_reg[3]__0 [1]),
        .I3(\next_switch_matrix_reg[4]__0 ),
        .O(read_R_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7555)) 
    read_R_i_3__1
       (.I0(\next_switch_matrix_reg[5]__0 ),
        .I1(\next_switch_matrix_reg[6]__0 [0]),
        .I2(\next_switch_matrix_reg[6]__0 [2]),
        .I3(\next_switch_matrix_reg[6]__0 [1]),
        .O(read_R_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    read_R_i_4__0
       (.I0(\next_switch_matrix_reg[1]__0 [1]),
        .I1(\next_switch_matrix_reg[1]__0 [2]),
        .I2(\next_switch_matrix_reg[1]__0 [0]),
        .O(read_R_i_4__0_n_0));
  FDRE read_R_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(read_R_i_1__0_n_0),
        .Q(read_R),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37 \recv[1].dir 
       (.D({\recv[1].dir_n_0 ,\recv[1].dir_n_1 }),
        .E(load_enable),
        .\G0.mem_reg[64]_0 ({\Q[3]__0 [64:40],\Q[3]__0 [33:0]}),
        .\G0.mem_reg[64]_1 ({\Q[6]__0 [64:40],\Q[6]__0 [33:0]}),
        .Q({\Q[1]__0 [64:40],\Q[1]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\mem_reg[64] ({\next_outport[1]_28 [64:40],\next_outport[1]_28 [33:0]}),
        .\mem_reg[64]_0 ({\next_outport[3]_29 [64:40],\next_outport[3]_29 [33:0]}),
        .\mem_reg[64]_1 (D),
        .\next_switch_matrix_reg[1][0] (\recv[1].dir_n_61 ),
        .\next_switch_matrix_reg[1][0]_0 (\recv[1].dir_n_62 ),
        .\next_switch_matrix_reg[1][1] (\recv[1].dir_n_66 ),
        .\next_switch_matrix_reg[3][0] (\recv[1].dir_n_63 ),
        .\next_switch_matrix_reg[3][0]_0 (\recv[1].dir_n_67 ),
        .\next_switch_matrix_reg[3][1] (\recv[1].dir_n_64 ),
        .\next_switch_matrix_reg[6][0] (\recv[1].dir_n_65 ),
        .\port_wants_to[6][3]_23 (\port_wants_to[6][3]_23 ),
        .\pres_switch_matrix_reg[1][2] (\pres_switch_matrix_reg[1]__0__0 ),
        .\pres_switch_matrix_reg[3][2] (\pres_switch_matrix_reg[3]__0__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41 \recv[3].dir 
       (.D(\recv[3].dir_n_0 ),
        .E(load_enable),
        .\G0.mem_reg[64]_0 ({\Q[1]__0 [64],\Q[1]__0 [33:32]}),
        .Q({\Q[3]__0 [64:40],\Q[3]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\mem_reg[64] (\mem_reg[64] ),
        .\next_switch_matrix_reg[1][2] (\recv[3].dir_n_60 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47 \recv[6].dir 
       (.D(\recv[1].dir_n_0 ),
        .E(load_enable),
        .\G0.mem_reg[32]_0 (\recv[1].dir_n_63 ),
        .\G0.mem_reg[33]_0 (\recv[1].dir_n_65 ),
        .\G0.mem_reg[33]_1 (\recv[1].dir_n_61 ),
        .\G0.mem_reg[33]_2 (\recv[1].dir_n_62 ),
        .\G0.mem_reg[64]_0 (\recv[1].dir_n_67 ),
        .\G0.mem_reg[64]_1 ({\Q[1]__0 [64:40],\Q[1]__0 [31:0]}),
        .\G0.mem_reg[64]_2 ({\Q[3]__0 [64:40],\Q[3]__0 [31:0]}),
        .Q({\Q[6]__0 [64:40],\Q[6]__0 [33:0]}),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .\ctrl_cycle_reg[1] (ctrl_cycle),
        .\mem_reg[64] ({\next_outport[6]_30 [64:40],\next_outport[6]_30 [31:0]}),
        .\next_switch_matrix_reg[1][0] (\recv[6].dir_n_63 ),
        .\next_switch_matrix_reg[3][0] (\recv[6].dir_n_64 ),
        .\next_switch_matrix_reg[6][0] (\recv[6].dir_n_61 ),
        .\outport_reg[64] (\outport_reg[64] ),
        .\port_wants_to[6][3]_23 (\port_wants_to[6][3]_23 ),
        .\pres_switch_matrix_reg[6][2] (\pres_switch_matrix_reg[6]__0 ));
  FDRE write_R_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\xmit[6].dir_n_72 ),
        .Q(write_R),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter \xmit[1].dir 
       (.D({\next_outport[1]_28 [64:40],\next_outport[1]_28 [33:0]}),
        .E(load_enable),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_6 \xmit[3].dir 
       (.D({\next_outport[3]_29 [64:40],\next_outport[3]_29 [33:0]}),
        .E(load_enable),
        .\G0.mem_reg[64] (\G0.mem_reg[64]_0 ),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_7 \xmit[6].dir 
       (.D({\next_outport[6]_30 [64:40],\next_outport[6]_30 [31:0]}),
        .E(load_enable),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][5] (\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7] (\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][1] (\G_recv_channels_1.recv_channel_info_reg[0][Target][1] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 (\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][5] (\G_recv_channels_1.recv_channel_info_reg[1][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][6] (\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][5] (\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][6] (\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][7] (\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][0] (\G_recv_channels_1.recv_channel_info_reg[2][Target][0] ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][6] (\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Enable] (\G_recv_channels_1.recv_channel_info_reg[3][Enable] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7] (\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][0] (\G_recv_channels_1.recv_channel_info_reg[3][Target][0] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2] (\G_recv_channels_1.recv_channel_info_reg[3][Target][2] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][7] (\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ),
        .Q(Q),
        .SR(SR),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .channel_nr_0(channel_nr_0),
        .\ctrl_cycle_reg[1] (ctrl_cycle),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .\mem_reg[47]_0 (\mem_reg[47] ),
        .\recv_address_reg[7] (\recv_address_reg[7] ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[8] (\recv_address_reg[8] ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_0 ),
        .\recv_counter_reg[0][0] (\recv_counter_reg[0][0] ),
        .\recv_counter_reg[2][0] (\recv_counter_reg[2][0] ),
        .recv_state_3(recv_state_3),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .\recv_state_reg[1] (\recv_state_reg[1] ),
        .write_R_reg(\xmit[6].dir_n_72 ),
        .write_R_reg_0(write_R));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv
   (D,
    Q,
    \next_switch_matrix_reg[2][2] ,
    \next_switch_matrix_reg[6][2] ,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    \G0.mem_reg[64]_0 ,
    \G0.mem_reg[64]_1 ,
    \pres_switch_matrix_reg[0][2] ,
    \pres_switch_matrix_reg[2][2] ,
    SR,
    E,
    \Outport[1] ,
    S_AXI_0_ACLK);
  output [1:0]D;
  output [58:0]Q;
  output [1:0]\next_switch_matrix_reg[2][2] ;
  output [1:0]\next_switch_matrix_reg[6][2] ;
  output [58:0]\mem_reg[64] ;
  output [58:0]\mem_reg[64]_0 ;
  input [58:0]\G0.mem_reg[64]_0 ;
  input [58:0]\G0.mem_reg[64]_1 ;
  input [2:0]\pres_switch_matrix_reg[0][2] ;
  input [2:0]\pres_switch_matrix_reg[2][2] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]\Outport[1] ;
  input S_AXI_0_ACLK;

  wire [1:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64]_0 ;
  wire [58:0]\G0.mem_reg[64]_1 ;
  wire [58:0]\Outport[1] ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [58:0]\mem_reg[64] ;
  wire [58:0]\mem_reg[64]_0 ;
  wire [1:0]\next_switch_matrix_reg[2][2] ;
  wire [1:0]\next_switch_matrix_reg[6][2] ;
  wire [2:0]\pres_switch_matrix_reg[0][2] ;
  wire [2:0]\pres_switch_matrix_reg[2][2] ;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[0]_i_1 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_0 [0]),
        .I2(\G0.mem_reg[64]_1 [0]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [0]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_0 [0]),
        .I2(\G0.mem_reg[64]_1 [0]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [0]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[10]_i_1 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_0 [10]),
        .I2(\G0.mem_reg[64]_1 [10]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [10]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[10]_i_1__0 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_0 [10]),
        .I2(\G0.mem_reg[64]_1 [10]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [10]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[11]_i_1 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_0 [11]),
        .I2(\G0.mem_reg[64]_1 [11]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [11]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[11]_i_1__0 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_0 [11]),
        .I2(\G0.mem_reg[64]_1 [11]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [11]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[12]_i_1 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_0 [12]),
        .I2(\G0.mem_reg[64]_1 [12]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [12]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[12]_i_1__0 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_0 [12]),
        .I2(\G0.mem_reg[64]_1 [12]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [12]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[13]_i_1 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_0 [13]),
        .I2(\G0.mem_reg[64]_1 [13]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [13]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[13]_i_1__0 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_0 [13]),
        .I2(\G0.mem_reg[64]_1 [13]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [13]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[14]_i_1 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_0 [14]),
        .I2(\G0.mem_reg[64]_1 [14]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [14]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[14]_i_1__0 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_0 [14]),
        .I2(\G0.mem_reg[64]_1 [14]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [14]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[15]_i_1 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_0 [15]),
        .I2(\G0.mem_reg[64]_1 [15]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [15]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[15]_i_1__0 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_0 [15]),
        .I2(\G0.mem_reg[64]_1 [15]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [15]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[16]_i_1 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_0 [16]),
        .I2(\G0.mem_reg[64]_1 [16]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [16]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[16]_i_1__0 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_0 [16]),
        .I2(\G0.mem_reg[64]_1 [16]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [16]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[17]_i_1 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_0 [17]),
        .I2(\G0.mem_reg[64]_1 [17]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [17]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[17]_i_1__0 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_0 [17]),
        .I2(\G0.mem_reg[64]_1 [17]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [17]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[18]_i_1 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_0 [18]),
        .I2(\G0.mem_reg[64]_1 [18]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [18]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[18]_i_1__0 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_0 [18]),
        .I2(\G0.mem_reg[64]_1 [18]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [18]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[19]_i_1 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_0 [19]),
        .I2(\G0.mem_reg[64]_1 [19]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [19]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[19]_i_1__0 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_0 [19]),
        .I2(\G0.mem_reg[64]_1 [19]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [19]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[1]_i_1 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_0 [1]),
        .I2(\G0.mem_reg[64]_1 [1]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [1]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_0 [1]),
        .I2(\G0.mem_reg[64]_1 [1]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [1]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[20]_i_1 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_0 [20]),
        .I2(\G0.mem_reg[64]_1 [20]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [20]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[20]_i_1__0 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_0 [20]),
        .I2(\G0.mem_reg[64]_1 [20]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [20]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[21]_i_1 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_0 [21]),
        .I2(\G0.mem_reg[64]_1 [21]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [21]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[21]_i_1__0 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_0 [21]),
        .I2(\G0.mem_reg[64]_1 [21]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [21]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[22]_i_1 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_0 [22]),
        .I2(\G0.mem_reg[64]_1 [22]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [22]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[22]_i_1__0 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_0 [22]),
        .I2(\G0.mem_reg[64]_1 [22]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [22]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[23]_i_1 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_0 [23]),
        .I2(\G0.mem_reg[64]_1 [23]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [23]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[23]_i_1__0 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_0 [23]),
        .I2(\G0.mem_reg[64]_1 [23]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [23]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[24]_i_1 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_0 [24]),
        .I2(\G0.mem_reg[64]_1 [24]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [24]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[24]_i_1__0 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_0 [24]),
        .I2(\G0.mem_reg[64]_1 [24]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [24]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[25]_i_1 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_0 [25]),
        .I2(\G0.mem_reg[64]_1 [25]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [25]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[25]_i_1__0 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_0 [25]),
        .I2(\G0.mem_reg[64]_1 [25]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [25]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[26]_i_1 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_0 [26]),
        .I2(\G0.mem_reg[64]_1 [26]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [26]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[26]_i_1__0 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_0 [26]),
        .I2(\G0.mem_reg[64]_1 [26]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [26]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[27]_i_1 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_0 [27]),
        .I2(\G0.mem_reg[64]_1 [27]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [27]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[27]_i_1__0 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_0 [27]),
        .I2(\G0.mem_reg[64]_1 [27]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [27]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[28]_i_1 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_0 [28]),
        .I2(\G0.mem_reg[64]_1 [28]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [28]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[28]_i_1__0 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_0 [28]),
        .I2(\G0.mem_reg[64]_1 [28]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [28]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[29]_i_1 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_0 [29]),
        .I2(\G0.mem_reg[64]_1 [29]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [29]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[29]_i_1__0 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_0 [29]),
        .I2(\G0.mem_reg[64]_1 [29]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [29]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[2]_i_1 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_0 [2]),
        .I2(\G0.mem_reg[64]_1 [2]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [2]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_0 [2]),
        .I2(\G0.mem_reg[64]_1 [2]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [2]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[30]_i_1 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_0 [30]),
        .I2(\G0.mem_reg[64]_1 [30]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [30]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[30]_i_1__0 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_0 [30]),
        .I2(\G0.mem_reg[64]_1 [30]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [30]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[31]_i_1 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_0 [31]),
        .I2(\G0.mem_reg[64]_1 [31]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [31]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[31]_i_1__0 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_0 [31]),
        .I2(\G0.mem_reg[64]_1 [31]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [31]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[32]_i_1 
       (.I0(Q[32]),
        .I1(\G0.mem_reg[64]_0 [32]),
        .I2(\G0.mem_reg[64]_1 [32]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [32]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[32]_i_1__0 
       (.I0(Q[32]),
        .I1(\G0.mem_reg[64]_0 [32]),
        .I2(\G0.mem_reg[64]_1 [32]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [32]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[33]_i_1 
       (.I0(Q[33]),
        .I1(\G0.mem_reg[64]_0 [33]),
        .I2(\G0.mem_reg[64]_1 [33]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [33]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[33]_i_1__0 
       (.I0(Q[33]),
        .I1(\G0.mem_reg[64]_0 [33]),
        .I2(\G0.mem_reg[64]_1 [33]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [33]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[3]_i_1 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_0 [3]),
        .I2(\G0.mem_reg[64]_1 [3]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [3]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_0 [3]),
        .I2(\G0.mem_reg[64]_1 [3]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [3]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[40]_i_1 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_0 [34]),
        .I2(\G0.mem_reg[64]_1 [34]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [34]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[40]_i_1__0 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_0 [34]),
        .I2(\G0.mem_reg[64]_1 [34]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [34]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[41]_i_1 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_0 [35]),
        .I2(\G0.mem_reg[64]_1 [35]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [35]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[41]_i_1__0 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_0 [35]),
        .I2(\G0.mem_reg[64]_1 [35]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [35]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[42]_i_1 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_0 [36]),
        .I2(\G0.mem_reg[64]_1 [36]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [36]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[42]_i_1__0 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_0 [36]),
        .I2(\G0.mem_reg[64]_1 [36]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [36]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[43]_i_1 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_0 [37]),
        .I2(\G0.mem_reg[64]_1 [37]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [37]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[43]_i_1__0 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_0 [37]),
        .I2(\G0.mem_reg[64]_1 [37]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [37]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[44]_i_1 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_0 [38]),
        .I2(\G0.mem_reg[64]_1 [38]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [38]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[44]_i_1__0 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_0 [38]),
        .I2(\G0.mem_reg[64]_1 [38]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [38]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[45]_i_1 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_0 [39]),
        .I2(\G0.mem_reg[64]_1 [39]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [39]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[45]_i_1__0 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_0 [39]),
        .I2(\G0.mem_reg[64]_1 [39]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [39]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[46]_i_1 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_0 [40]),
        .I2(\G0.mem_reg[64]_1 [40]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [40]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[46]_i_1__0 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_0 [40]),
        .I2(\G0.mem_reg[64]_1 [40]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [40]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[47]_i_1 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_0 [41]),
        .I2(\G0.mem_reg[64]_1 [41]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [41]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[47]_i_1__0 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_0 [41]),
        .I2(\G0.mem_reg[64]_1 [41]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [41]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[48]_i_1 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_0 [42]),
        .I2(\G0.mem_reg[64]_1 [42]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [42]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[48]_i_1__0 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_0 [42]),
        .I2(\G0.mem_reg[64]_1 [42]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [42]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[49]_i_1 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_0 [43]),
        .I2(\G0.mem_reg[64]_1 [43]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [43]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[49]_i_1__0 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_0 [43]),
        .I2(\G0.mem_reg[64]_1 [43]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [43]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[4]_i_1 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_0 [4]),
        .I2(\G0.mem_reg[64]_1 [4]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [4]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[4]_i_1__0 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_0 [4]),
        .I2(\G0.mem_reg[64]_1 [4]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [4]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[50]_i_1 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_0 [44]),
        .I2(\G0.mem_reg[64]_1 [44]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [44]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[50]_i_1__0 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_0 [44]),
        .I2(\G0.mem_reg[64]_1 [44]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [44]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[51]_i_1 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_0 [45]),
        .I2(\G0.mem_reg[64]_1 [45]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [45]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[51]_i_1__0 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_0 [45]),
        .I2(\G0.mem_reg[64]_1 [45]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [45]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[52]_i_1 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_0 [46]),
        .I2(\G0.mem_reg[64]_1 [46]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [46]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[52]_i_1__0 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_0 [46]),
        .I2(\G0.mem_reg[64]_1 [46]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [46]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[53]_i_1 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_0 [47]),
        .I2(\G0.mem_reg[64]_1 [47]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [47]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[53]_i_1__0 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_0 [47]),
        .I2(\G0.mem_reg[64]_1 [47]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [47]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[54]_i_1 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_0 [48]),
        .I2(\G0.mem_reg[64]_1 [48]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [48]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[54]_i_1__0 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_0 [48]),
        .I2(\G0.mem_reg[64]_1 [48]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [48]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[55]_i_1 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_0 [49]),
        .I2(\G0.mem_reg[64]_1 [49]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [49]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[55]_i_1__0 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_0 [49]),
        .I2(\G0.mem_reg[64]_1 [49]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [49]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[56]_i_1 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_0 [50]),
        .I2(\G0.mem_reg[64]_1 [50]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [50]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[56]_i_1__0 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_0 [50]),
        .I2(\G0.mem_reg[64]_1 [50]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [50]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[57]_i_1 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_0 [51]),
        .I2(\G0.mem_reg[64]_1 [51]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [51]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[57]_i_1__0 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_0 [51]),
        .I2(\G0.mem_reg[64]_1 [51]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [51]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[58]_i_1 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_0 [52]),
        .I2(\G0.mem_reg[64]_1 [52]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [52]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[58]_i_1__0 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_0 [52]),
        .I2(\G0.mem_reg[64]_1 [52]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [52]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[59]_i_1 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_0 [53]),
        .I2(\G0.mem_reg[64]_1 [53]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [53]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[59]_i_1__0 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_0 [53]),
        .I2(\G0.mem_reg[64]_1 [53]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [53]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[5]_i_1 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_0 [5]),
        .I2(\G0.mem_reg[64]_1 [5]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [5]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[5]_i_1__0 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_0 [5]),
        .I2(\G0.mem_reg[64]_1 [5]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [5]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[60]_i_1 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_0 [54]),
        .I2(\G0.mem_reg[64]_1 [54]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [54]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[60]_i_1__0 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_0 [54]),
        .I2(\G0.mem_reg[64]_1 [54]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [54]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[61]_i_1 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_0 [55]),
        .I2(\G0.mem_reg[64]_1 [55]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [55]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[61]_i_1__0 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_0 [55]),
        .I2(\G0.mem_reg[64]_1 [55]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [55]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[62]_i_1 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_0 [56]),
        .I2(\G0.mem_reg[64]_1 [56]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [56]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[62]_i_1__0 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_0 [56]),
        .I2(\G0.mem_reg[64]_1 [56]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [56]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[63]_i_1 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_0 [57]),
        .I2(\G0.mem_reg[64]_1 [57]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [57]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[63]_i_1__0 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_0 [57]),
        .I2(\G0.mem_reg[64]_1 [57]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [57]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[64]_i_1 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_0 [58]),
        .I2(\G0.mem_reg[64]_1 [58]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [58]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[64]_i_1__0 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_0 [58]),
        .I2(\G0.mem_reg[64]_1 [58]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [58]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[6]_i_1 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_0 [6]),
        .I2(\G0.mem_reg[64]_1 [6]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [6]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_0 [6]),
        .I2(\G0.mem_reg[64]_1 [6]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [6]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[7]_i_1 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_0 [7]),
        .I2(\G0.mem_reg[64]_1 [7]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [7]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_0 [7]),
        .I2(\G0.mem_reg[64]_1 [7]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [7]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[8]_i_1 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_0 [8]),
        .I2(\G0.mem_reg[64]_1 [8]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [8]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[8]_i_1__0 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_0 [8]),
        .I2(\G0.mem_reg[64]_1 [8]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [8]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[9]_i_1 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_0 [9]),
        .I2(\G0.mem_reg[64]_1 [9]),
        .I3(\pres_switch_matrix_reg[0][2] [0]),
        .I4(\pres_switch_matrix_reg[0][2] [1]),
        .I5(\pres_switch_matrix_reg[0][2] [2]),
        .O(\mem_reg[64] [9]));
  LUT6 #(
    .INIT(64'h00F0000000CC00AA)) 
    \mem[9]_i_1__0 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_0 [9]),
        .I2(\G0.mem_reg[64]_1 [9]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [9]));
  LUT2 #(
    .INIT(4'h7)) 
    \next_switch_matrix[0][1]_i_1 
       (.I0(Q[58]),
        .I1(Q[33]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000777757757777)) 
    \next_switch_matrix[0][2]_i_2 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .I3(\G0.mem_reg[64]_0 [32]),
        .I4(\G0.mem_reg[64]_0 [58]),
        .I5(\G0.mem_reg[64]_0 [33]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \next_switch_matrix[2][1]_i_1 
       (.I0(Q[32]),
        .I1(Q[33]),
        .I2(Q[58]),
        .O(\next_switch_matrix_reg[2][2] [0]));
  LUT6 #(
    .INIT(64'h5757DFDF00DFDFDF)) 
    \next_switch_matrix[2][2]_i_1 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .I3(\G0.mem_reg[64]_0 [32]),
        .I4(\G0.mem_reg[64]_0 [58]),
        .I5(\G0.mem_reg[64]_0 [33]),
        .O(\next_switch_matrix_reg[2][2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \next_switch_matrix[6][1]_i_1 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .O(\next_switch_matrix_reg[6][2] [0]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEF00EFEF)) 
    \next_switch_matrix[6][2]_i_1 
       (.I0(Q[32]),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[64]_0 [33]),
        .I4(\G0.mem_reg[64]_0 [58]),
        .I5(\G0.mem_reg[64]_0 [32]),
        .O(\next_switch_matrix_reg[6][2] [1]));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_14
   (\next_switch_matrix_reg[6][0] ,
    Q,
    \next_switch_matrix_reg[0][0] ,
    \next_switch_matrix_reg[2][0] ,
    \G0.mem_reg[64]_0 ,
    SR,
    E,
    \mem_reg[64] ,
    S_AXI_0_ACLK);
  output \next_switch_matrix_reg[6][0] ;
  output [58:0]Q;
  output \next_switch_matrix_reg[0][0] ;
  output \next_switch_matrix_reg[2][0] ;
  input [2:0]\G0.mem_reg[64]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]\mem_reg[64] ;
  input S_AXI_0_ACLK;

  wire [0:0]E;
  wire [2:0]\G0.mem_reg[64]_0 ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [58:0]\mem_reg[64] ;
  wire \next_switch_matrix_reg[0][0] ;
  wire \next_switch_matrix_reg[2][0] ;
  wire \next_switch_matrix_reg[6][0] ;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFC88C88888888)) 
    \next_switch_matrix[0][0]_i_3 
       (.I0(Q[33]),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(\G0.mem_reg[64]_0 [0]),
        .I4(\G0.mem_reg[64]_0 [1]),
        .I5(\G0.mem_reg[64]_0 [2]),
        .O(\next_switch_matrix_reg[0][0] ));
  LUT6 #(
    .INIT(64'hC8C8FF4040404040)) 
    \next_switch_matrix[2][0]_i_4 
       (.I0(Q[33]),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(\G0.mem_reg[64]_0 [0]),
        .I4(\G0.mem_reg[64]_0 [1]),
        .I5(\G0.mem_reg[64]_0 [2]),
        .O(\next_switch_matrix_reg[2][0] ));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \next_switch_matrix[6][0]_i_3__0 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_0 [2]),
        .I4(\G0.mem_reg[64]_0 [1]),
        .I5(\G0.mem_reg[64]_0 [0]),
        .O(\next_switch_matrix_reg[6][0] ));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_15
   (D,
    Q,
    \next_switch_matrix_reg[0][0] ,
    E,
    \next_switch_matrix_reg[6][0] ,
    \mem_reg[64] ,
    \G0.mem_reg[32]_0 ,
    \G0.mem_reg[33]_0 ,
    \G0.mem_reg[33]_1 ,
    \ctrl_cycle_reg[1] ,
    \G0.mem_reg[64]_0 ,
    \G0.mem_reg[64]_1 ,
    \pres_switch_matrix_reg[6][2] ,
    SR,
    \outport_reg[64] ,
    S_AXI_0_ACLK);
  output [0:0]D;
  output [58:0]Q;
  output [0:0]\next_switch_matrix_reg[0][0] ;
  output [0:0]E;
  output [0:0]\next_switch_matrix_reg[6][0] ;
  output [56:0]\mem_reg[64] ;
  input \G0.mem_reg[32]_0 ;
  input \G0.mem_reg[33]_0 ;
  input \G0.mem_reg[33]_1 ;
  input [1:0]\ctrl_cycle_reg[1] ;
  input [57:0]\G0.mem_reg[64]_0 ;
  input [56:0]\G0.mem_reg[64]_1 ;
  input [2:0]\pres_switch_matrix_reg[6][2] ;
  input [0:0]SR;
  input [58:0]\outport_reg[64] ;
  input S_AXI_0_ACLK;

  wire [0:0]D;
  wire [0:0]E;
  wire \G0.mem_reg[32]_0 ;
  wire \G0.mem_reg[33]_0 ;
  wire \G0.mem_reg[33]_1 ;
  wire [57:0]\G0.mem_reg[64]_0 ;
  wire [56:0]\G0.mem_reg[64]_1 ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [1:0]\ctrl_cycle_reg[1] ;
  wire [56:0]\mem_reg[64] ;
  wire \next_switch_matrix[0][0]_i_2_n_0 ;
  wire \next_switch_matrix[0][0]_i_4__0_n_0 ;
  wire \next_switch_matrix[0][0]_i_5_n_0 ;
  wire \next_switch_matrix[0][0]_i_6_n_0 ;
  wire \next_switch_matrix[2][0]_i_2_n_0 ;
  wire \next_switch_matrix[2][0]_i_3__0_n_0 ;
  wire \next_switch_matrix[6][0]_i_2__0_n_0 ;
  wire [0:0]\next_switch_matrix_reg[0][0] ;
  wire [0:0]\next_switch_matrix_reg[6][0] ;
  wire [58:0]\outport_reg[64] ;
  wire [2:2]\port_wants_to[6][1]_7 ;
  wire [2:0]\pres_switch_matrix_reg[6][2] ;

  LUT2 #(
    .INIT(4'h8)) 
    \G0.mem[64]_i_1 
       (.I0(\ctrl_cycle_reg[1] [0]),
        .I1(\ctrl_cycle_reg[1] [1]),
        .O(E));
  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_0 [0]),
        .I2(\G0.mem_reg[64]_1 [0]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [0]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[10]_i_1__1 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_0 [10]),
        .I2(\G0.mem_reg[64]_1 [10]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [10]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[11]_i_1__1 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_0 [11]),
        .I2(\G0.mem_reg[64]_1 [11]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [11]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[12]_i_1__1 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_0 [12]),
        .I2(\G0.mem_reg[64]_1 [12]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [12]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[13]_i_1__1 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_0 [13]),
        .I2(\G0.mem_reg[64]_1 [13]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [13]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[14]_i_1__1 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_0 [14]),
        .I2(\G0.mem_reg[64]_1 [14]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [14]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[15]_i_1__1 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_0 [15]),
        .I2(\G0.mem_reg[64]_1 [15]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [15]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[16]_i_1__1 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_0 [16]),
        .I2(\G0.mem_reg[64]_1 [16]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [16]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[17]_i_1__1 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_0 [17]),
        .I2(\G0.mem_reg[64]_1 [17]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [17]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[18]_i_1__1 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_0 [18]),
        .I2(\G0.mem_reg[64]_1 [18]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [18]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[19]_i_1__1 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_0 [19]),
        .I2(\G0.mem_reg[64]_1 [19]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [19]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_0 [1]),
        .I2(\G0.mem_reg[64]_1 [1]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [1]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[20]_i_1__1 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_0 [20]),
        .I2(\G0.mem_reg[64]_1 [20]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [20]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[21]_i_1__1 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_0 [21]),
        .I2(\G0.mem_reg[64]_1 [21]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [21]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[22]_i_1__1 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_0 [22]),
        .I2(\G0.mem_reg[64]_1 [22]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [22]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[23]_i_1__1 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_0 [23]),
        .I2(\G0.mem_reg[64]_1 [23]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [23]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[24]_i_1__1 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_0 [24]),
        .I2(\G0.mem_reg[64]_1 [24]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [24]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[25]_i_1__1 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_0 [25]),
        .I2(\G0.mem_reg[64]_1 [25]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [25]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[26]_i_1__1 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_0 [26]),
        .I2(\G0.mem_reg[64]_1 [26]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [26]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[27]_i_1__1 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_0 [27]),
        .I2(\G0.mem_reg[64]_1 [27]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [27]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[28]_i_1__1 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_0 [28]),
        .I2(\G0.mem_reg[64]_1 [28]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [28]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[29]_i_1__1 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_0 [29]),
        .I2(\G0.mem_reg[64]_1 [29]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [29]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[2]_i_1__1 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_0 [2]),
        .I2(\G0.mem_reg[64]_1 [2]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [2]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[30]_i_1__1 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_0 [30]),
        .I2(\G0.mem_reg[64]_1 [30]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [30]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[31]_i_1__1 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_0 [31]),
        .I2(\G0.mem_reg[64]_1 [31]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [31]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_0 [3]),
        .I2(\G0.mem_reg[64]_1 [3]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [3]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[40]_i_1__1 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_0 [33]),
        .I2(\G0.mem_reg[64]_1 [32]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [32]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[41]_i_1__1 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_0 [34]),
        .I2(\G0.mem_reg[64]_1 [33]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [33]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[42]_i_1__1 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_0 [35]),
        .I2(\G0.mem_reg[64]_1 [34]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [34]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[43]_i_1__1 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_0 [36]),
        .I2(\G0.mem_reg[64]_1 [35]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [35]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[44]_i_1__1 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_0 [37]),
        .I2(\G0.mem_reg[64]_1 [36]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [36]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[45]_i_1__1 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_0 [38]),
        .I2(\G0.mem_reg[64]_1 [37]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [37]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[46]_i_1__1 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_0 [39]),
        .I2(\G0.mem_reg[64]_1 [38]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [38]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[47]_i_1__1 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_0 [40]),
        .I2(\G0.mem_reg[64]_1 [39]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [39]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[48]_i_1__1 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_0 [41]),
        .I2(\G0.mem_reg[64]_1 [40]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [40]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[49]_i_1__1 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_0 [42]),
        .I2(\G0.mem_reg[64]_1 [41]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [41]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[4]_i_1__1 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_0 [4]),
        .I2(\G0.mem_reg[64]_1 [4]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [4]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[50]_i_1__1 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_0 [43]),
        .I2(\G0.mem_reg[64]_1 [42]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [42]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[51]_i_1__1 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_0 [44]),
        .I2(\G0.mem_reg[64]_1 [43]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [43]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[52]_i_1__1 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_0 [45]),
        .I2(\G0.mem_reg[64]_1 [44]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [44]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[53]_i_1__1 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_0 [46]),
        .I2(\G0.mem_reg[64]_1 [45]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [45]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[54]_i_1__1 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_0 [47]),
        .I2(\G0.mem_reg[64]_1 [46]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [46]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[55]_i_1__1 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_0 [48]),
        .I2(\G0.mem_reg[64]_1 [47]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [47]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[56]_i_1__1 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_0 [49]),
        .I2(\G0.mem_reg[64]_1 [48]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [48]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[57]_i_1__1 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_0 [50]),
        .I2(\G0.mem_reg[64]_1 [49]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [49]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[58]_i_1__1 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_0 [51]),
        .I2(\G0.mem_reg[64]_1 [50]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [50]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[59]_i_1__1 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_0 [52]),
        .I2(\G0.mem_reg[64]_1 [51]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [51]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[5]_i_1__1 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_0 [5]),
        .I2(\G0.mem_reg[64]_1 [5]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [5]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[60]_i_1__1 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_0 [53]),
        .I2(\G0.mem_reg[64]_1 [52]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [52]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[61]_i_1__1 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_0 [54]),
        .I2(\G0.mem_reg[64]_1 [53]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [53]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[62]_i_1__1 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_0 [55]),
        .I2(\G0.mem_reg[64]_1 [54]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [54]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[63]_i_1__1 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_0 [56]),
        .I2(\G0.mem_reg[64]_1 [55]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [55]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[64]_i_1__1 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_0 [57]),
        .I2(\G0.mem_reg[64]_1 [56]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [56]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[6]_i_1__1 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_0 [6]),
        .I2(\G0.mem_reg[64]_1 [6]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [6]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[7]_i_1__1 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_0 [7]),
        .I2(\G0.mem_reg[64]_1 [7]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [7]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[8]_i_1__1 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_0 [8]),
        .I2(\G0.mem_reg[64]_1 [8]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [8]));
  LUT6 #(
    .INIT(64'h00AA000000F000CC)) 
    \mem[9]_i_1__1 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_0 [9]),
        .I2(\G0.mem_reg[64]_1 [9]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [9]));
  LUT5 #(
    .INIT(32'h00BF008F)) 
    \next_switch_matrix[0][0]_i_1__0 
       (.I0(\next_switch_matrix[0][0]_i_2_n_0 ),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[33]_0 ),
        .I4(\next_switch_matrix[0][0]_i_4__0_n_0 ),
        .O(\next_switch_matrix_reg[0][0] ));
  LUT5 #(
    .INIT(32'h8880FFFF)) 
    \next_switch_matrix[0][0]_i_2 
       (.I0(Q[33]),
        .I1(Q[58]),
        .I2(\G0.mem_reg[33]_0 ),
        .I3(\next_switch_matrix[0][0]_i_5_n_0 ),
        .I4(\next_switch_matrix[0][0]_i_6_n_0 ),
        .O(\next_switch_matrix[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0CFF0C4C0CFF0CFF)) 
    \next_switch_matrix[0][0]_i_4__0 
       (.I0(Q[33]),
        .I1(Q[58]),
        .I2(\next_switch_matrix[0][0]_i_2_n_0 ),
        .I3(\next_switch_matrix[2][0]_i_2_n_0 ),
        .I4(\next_switch_matrix[6][0]_i_2__0_n_0 ),
        .I5(\port_wants_to[6][1]_7 ),
        .O(\next_switch_matrix[0][0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF1F1F1F)) 
    \next_switch_matrix[0][0]_i_5 
       (.I0(Q[32]),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[64]_0 [32]),
        .I4(\G0.mem_reg[64]_0 [57]),
        .O(\next_switch_matrix[0][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD1D5DDD5)) 
    \next_switch_matrix[0][0]_i_6 
       (.I0(\G0.mem_reg[32]_0 ),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(Q[32]),
        .I4(\G0.mem_reg[33]_1 ),
        .O(\next_switch_matrix[0][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \next_switch_matrix[0][0]_i_7 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .O(\port_wants_to[6][1]_7 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \next_switch_matrix[2][0]_i_1__0 
       (.I0(\next_switch_matrix[0][0]_i_2_n_0 ),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(\next_switch_matrix[2][0]_i_2_n_0 ),
        .I4(\next_switch_matrix[2][0]_i_3__0_n_0 ),
        .O(D));
  LUT5 #(
    .INIT(32'h0500C500)) 
    \next_switch_matrix[2][0]_i_2 
       (.I0(\G0.mem_reg[33]_0 ),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(Q[58]),
        .I4(\G0.mem_reg[33]_1 ),
        .O(\next_switch_matrix[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFFF00002FFF)) 
    \next_switch_matrix[2][0]_i_3__0 
       (.I0(\next_switch_matrix[0][0]_i_2_n_0 ),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(Q[32]),
        .I4(\G0.mem_reg[33]_1 ),
        .I5(\next_switch_matrix[0][0]_i_4__0_n_0 ),
        .O(\next_switch_matrix[2][0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_switch_matrix[6][0]_i_1 
       (.I0(\next_switch_matrix[6][0]_i_2__0_n_0 ),
        .O(\next_switch_matrix_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF0F0F0F4)) 
    \next_switch_matrix[6][0]_i_2__0 
       (.I0(\next_switch_matrix[0][0]_i_2_n_0 ),
        .I1(Q[58]),
        .I2(\G0.mem_reg[32]_0 ),
        .I3(Q[32]),
        .I4(Q[33]),
        .O(\next_switch_matrix[6][0]_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11
   (\next_switch_matrix_reg[1][0] ,
    Q,
    D,
    \next_switch_matrix_reg[6][2] ,
    \G0.mem_reg[64]_0 ,
    SR,
    E,
    \Outport[3] ,
    S_AXI_0_ACLK);
  output \next_switch_matrix_reg[1][0] ;
  output [58:0]Q;
  output [0:0]D;
  output [0:0]\next_switch_matrix_reg[6][2] ;
  input [2:0]\G0.mem_reg[64]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]\Outport[3] ;
  input S_AXI_0_ACLK;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]\G0.mem_reg[64]_0 ;
  wire [58:0]\Outport[3] ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire \next_switch_matrix_reg[1][0] ;
  wire [0:0]\next_switch_matrix_reg[6][2] ;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[3] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2FFFAFFFAFAFAFAF)) 
    \next_switch_matrix[1][0]_i_6 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[64]_0 [1]),
        .I4(\G0.mem_reg[64]_0 [0]),
        .I5(\G0.mem_reg[64]_0 [2]),
        .O(\next_switch_matrix_reg[1][0] ));
  LUT6 #(
    .INIT(64'h2F00AF00AFAFAFAF)) 
    \next_switch_matrix[1][2]_i_1 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[64]_0 [1]),
        .I4(\G0.mem_reg[64]_0 [0]),
        .I5(\G0.mem_reg[64]_0 [2]),
        .O(D));
  LUT6 #(
    .INIT(64'hBFBF00BFBFBFBFBF)) 
    \next_switch_matrix[6][2]_i_1__0 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_0 [1]),
        .I4(\G0.mem_reg[64]_0 [0]),
        .I5(\G0.mem_reg[64]_0 [2]),
        .O(\next_switch_matrix_reg[6][2] ));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19
   (Q,
    D,
    \next_switch_matrix_reg[3][0] ,
    E,
    \next_switch_matrix_reg[1][0] ,
    \next_switch_matrix_reg[2][0] ,
    \mem_reg[64] ,
    \G0.mem_reg[64]_0 ,
    \G0.mem_reg[64]_1 ,
    \G0.mem_reg[64]_2 ,
    \G0.mem_reg[33]_0 ,
    \G0.mem_reg[64]_3 ,
    \G0.mem_reg[64]_4 ,
    \G0.mem_reg[33]_1 ,
    \ctrl_cycle_reg[1] ,
    \G0.mem_reg[64]_5 ,
    \G0.mem_reg[64]_6 ,
    \pres_switch_matrix_reg[6][2] ,
    SR,
    \outport_reg[64] ,
    S_AXI_0_ACLK);
  output [58:0]Q;
  output [0:0]D;
  output \next_switch_matrix_reg[3][0] ;
  output [0:0]E;
  output [0:0]\next_switch_matrix_reg[1][0] ;
  output [0:0]\next_switch_matrix_reg[2][0] ;
  output [56:0]\mem_reg[64] ;
  input \G0.mem_reg[64]_0 ;
  input [58:0]\G0.mem_reg[64]_1 ;
  input \G0.mem_reg[64]_2 ;
  input \G0.mem_reg[33]_0 ;
  input \G0.mem_reg[64]_3 ;
  input [0:0]\G0.mem_reg[64]_4 ;
  input [1:0]\G0.mem_reg[33]_1 ;
  input [1:0]\ctrl_cycle_reg[1] ;
  input \G0.mem_reg[64]_5 ;
  input [56:0]\G0.mem_reg[64]_6 ;
  input [2:0]\pres_switch_matrix_reg[6][2] ;
  input [0:0]SR;
  input [58:0]\outport_reg[64] ;
  input S_AXI_0_ACLK;

  wire [0:0]D;
  wire [0:0]E;
  wire \G0.mem_reg[33]_0 ;
  wire [1:0]\G0.mem_reg[33]_1 ;
  wire \G0.mem_reg[64]_0 ;
  wire [58:0]\G0.mem_reg[64]_1 ;
  wire \G0.mem_reg[64]_2 ;
  wire \G0.mem_reg[64]_3 ;
  wire [0:0]\G0.mem_reg[64]_4 ;
  wire \G0.mem_reg[64]_5 ;
  wire [56:0]\G0.mem_reg[64]_6 ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [1:0]\ctrl_cycle_reg[1] ;
  wire [56:0]\mem_reg[64] ;
  wire \next_switch_matrix[1][0]_i_10__0_n_0 ;
  wire \next_switch_matrix[1][0]_i_11__0_n_0 ;
  wire \next_switch_matrix[1][0]_i_12_n_0 ;
  wire \next_switch_matrix[1][0]_i_13_n_0 ;
  wire \next_switch_matrix[1][0]_i_14_n_0 ;
  wire \next_switch_matrix[1][0]_i_15_n_0 ;
  wire \next_switch_matrix[1][0]_i_16_n_0 ;
  wire \next_switch_matrix[1][0]_i_17_n_0 ;
  wire \next_switch_matrix[1][0]_i_18_n_0 ;
  wire \next_switch_matrix[1][0]_i_20_n_0 ;
  wire \next_switch_matrix[1][0]_i_21_n_0 ;
  wire \next_switch_matrix[1][0]_i_22_n_0 ;
  wire \next_switch_matrix[1][0]_i_23_n_0 ;
  wire \next_switch_matrix[1][0]_i_24_n_0 ;
  wire \next_switch_matrix[1][0]_i_25_n_0 ;
  wire \next_switch_matrix[1][0]_i_2_n_0 ;
  wire \next_switch_matrix[1][0]_i_3_n_0 ;
  wire \next_switch_matrix[1][0]_i_5__0_n_0 ;
  wire \next_switch_matrix[1][0]_i_7_n_0 ;
  wire \next_switch_matrix[1][0]_i_8_n_0 ;
  wire \next_switch_matrix[1][0]_i_9__0_n_0 ;
  wire \next_switch_matrix[2][0]_i_2__0_n_0 ;
  wire \next_switch_matrix[2][0]_i_3_n_0 ;
  wire \next_switch_matrix[2][0]_i_6_n_0 ;
  wire \next_switch_matrix[2][0]_i_7_n_0 ;
  wire \next_switch_matrix[3][0]_i_2__0_n_0 ;
  wire \next_switch_matrix[3][0]_i_3_n_0 ;
  wire \next_switch_matrix[6][0]_i_3_n_0 ;
  wire \next_switch_matrix[6][0]_i_4_n_0 ;
  wire \next_switch_matrix[6][0]_i_5_n_0 ;
  wire \next_switch_matrix[6][0]_i_6_n_0 ;
  wire [0:0]\next_switch_matrix_reg[1][0] ;
  wire [0:0]\next_switch_matrix_reg[2][0] ;
  wire \next_switch_matrix_reg[3][0] ;
  wire [58:0]\outport_reg[64] ;
  wire [2:0]\port_wants_to[6][1]_15 ;
  wire [2:0]\pres_switch_matrix_reg[6][2] ;

  LUT2 #(
    .INIT(4'h8)) 
    \G0.mem[64]_i_1__0 
       (.I0(\ctrl_cycle_reg[1] [0]),
        .I1(\ctrl_cycle_reg[1] [1]),
        .O(E));
  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_1 [0]),
        .I2(\G0.mem_reg[64]_6 [0]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [0]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[10]_i_1__4 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_1 [10]),
        .I2(\G0.mem_reg[64]_6 [10]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [10]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[11]_i_1__4 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_1 [11]),
        .I2(\G0.mem_reg[64]_6 [11]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [11]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[12]_i_1__4 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_1 [12]),
        .I2(\G0.mem_reg[64]_6 [12]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [12]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[13]_i_1__4 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_1 [13]),
        .I2(\G0.mem_reg[64]_6 [13]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [13]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[14]_i_1__4 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_1 [14]),
        .I2(\G0.mem_reg[64]_6 [14]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [14]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[15]_i_1__4 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_1 [15]),
        .I2(\G0.mem_reg[64]_6 [15]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [15]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[16]_i_1__4 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_1 [16]),
        .I2(\G0.mem_reg[64]_6 [16]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [16]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[17]_i_1__4 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_1 [17]),
        .I2(\G0.mem_reg[64]_6 [17]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [17]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[18]_i_1__4 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_1 [18]),
        .I2(\G0.mem_reg[64]_6 [18]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [18]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[19]_i_1__4 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_1 [19]),
        .I2(\G0.mem_reg[64]_6 [19]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [19]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[1]_i_1__4 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_1 [1]),
        .I2(\G0.mem_reg[64]_6 [1]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [1]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[20]_i_1__4 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_1 [20]),
        .I2(\G0.mem_reg[64]_6 [20]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [20]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[21]_i_1__4 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_1 [21]),
        .I2(\G0.mem_reg[64]_6 [21]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [21]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[22]_i_1__4 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_1 [22]),
        .I2(\G0.mem_reg[64]_6 [22]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [22]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[23]_i_1__4 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_1 [23]),
        .I2(\G0.mem_reg[64]_6 [23]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [23]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[24]_i_1__4 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_1 [24]),
        .I2(\G0.mem_reg[64]_6 [24]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [24]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[25]_i_1__4 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_1 [25]),
        .I2(\G0.mem_reg[64]_6 [25]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [25]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[26]_i_1__4 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_1 [26]),
        .I2(\G0.mem_reg[64]_6 [26]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [26]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[27]_i_1__4 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_1 [27]),
        .I2(\G0.mem_reg[64]_6 [27]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [27]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[28]_i_1__4 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_1 [28]),
        .I2(\G0.mem_reg[64]_6 [28]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [28]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[29]_i_1__4 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_1 [29]),
        .I2(\G0.mem_reg[64]_6 [29]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [29]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[2]_i_1__4 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_1 [2]),
        .I2(\G0.mem_reg[64]_6 [2]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [2]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[30]_i_1__4 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_1 [30]),
        .I2(\G0.mem_reg[64]_6 [30]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [30]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[31]_i_1__4 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_1 [31]),
        .I2(\G0.mem_reg[64]_6 [31]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [31]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[3]_i_1__4 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_1 [3]),
        .I2(\G0.mem_reg[64]_6 [3]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [3]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[40]_i_1__4 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_1 [34]),
        .I2(\G0.mem_reg[64]_6 [32]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [32]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[41]_i_1__4 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_1 [35]),
        .I2(\G0.mem_reg[64]_6 [33]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [33]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[42]_i_1__4 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_1 [36]),
        .I2(\G0.mem_reg[64]_6 [34]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [34]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[43]_i_1__4 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_1 [37]),
        .I2(\G0.mem_reg[64]_6 [35]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [35]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[44]_i_1__4 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_1 [38]),
        .I2(\G0.mem_reg[64]_6 [36]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [36]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[45]_i_1__4 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_1 [39]),
        .I2(\G0.mem_reg[64]_6 [37]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [37]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[46]_i_1__4 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_1 [40]),
        .I2(\G0.mem_reg[64]_6 [38]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [38]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[47]_i_1__4 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_1 [41]),
        .I2(\G0.mem_reg[64]_6 [39]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [39]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[48]_i_1__4 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_1 [42]),
        .I2(\G0.mem_reg[64]_6 [40]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [40]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[49]_i_1__4 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_1 [43]),
        .I2(\G0.mem_reg[64]_6 [41]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [41]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[4]_i_1__4 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_1 [4]),
        .I2(\G0.mem_reg[64]_6 [4]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [4]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[50]_i_1__4 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_1 [44]),
        .I2(\G0.mem_reg[64]_6 [42]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [42]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[51]_i_1__4 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_1 [45]),
        .I2(\G0.mem_reg[64]_6 [43]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [43]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[52]_i_1__4 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_1 [46]),
        .I2(\G0.mem_reg[64]_6 [44]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [44]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[53]_i_1__4 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_1 [47]),
        .I2(\G0.mem_reg[64]_6 [45]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [45]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[54]_i_1__4 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_1 [48]),
        .I2(\G0.mem_reg[64]_6 [46]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [46]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[55]_i_1__4 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_1 [49]),
        .I2(\G0.mem_reg[64]_6 [47]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [47]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[56]_i_1__4 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_1 [50]),
        .I2(\G0.mem_reg[64]_6 [48]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [48]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[57]_i_1__4 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_1 [51]),
        .I2(\G0.mem_reg[64]_6 [49]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [49]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[58]_i_1__4 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_1 [52]),
        .I2(\G0.mem_reg[64]_6 [50]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [50]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[59]_i_1__4 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_1 [53]),
        .I2(\G0.mem_reg[64]_6 [51]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [51]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[5]_i_1__4 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_1 [5]),
        .I2(\G0.mem_reg[64]_6 [5]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [5]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[60]_i_1__4 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_1 [54]),
        .I2(\G0.mem_reg[64]_6 [52]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [52]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[61]_i_1__4 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_1 [55]),
        .I2(\G0.mem_reg[64]_6 [53]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [53]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[62]_i_1__4 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_1 [56]),
        .I2(\G0.mem_reg[64]_6 [54]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [54]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[63]_i_1__4 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_1 [57]),
        .I2(\G0.mem_reg[64]_6 [55]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [55]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[64]_i_1__4 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_1 [58]),
        .I2(\G0.mem_reg[64]_6 [56]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [56]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[6]_i_1__4 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_1 [6]),
        .I2(\G0.mem_reg[64]_6 [6]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [6]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[7]_i_1__4 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_1 [7]),
        .I2(\G0.mem_reg[64]_6 [7]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [7]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[8]_i_1__4 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_1 [8]),
        .I2(\G0.mem_reg[64]_6 [8]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [8]));
  LUT6 #(
    .INIT(64'h00AA000000F0CC00)) 
    \mem[9]_i_1__4 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_1 [9]),
        .I2(\G0.mem_reg[64]_6 [9]),
        .I3(\pres_switch_matrix_reg[6][2] [0]),
        .I4(\pres_switch_matrix_reg[6][2] [1]),
        .I5(\pres_switch_matrix_reg[6][2] [2]),
        .O(\mem_reg[64] [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00A2AAAA)) 
    \next_switch_matrix[1][0]_i_1 
       (.I0(\next_switch_matrix[1][0]_i_2_n_0 ),
        .I1(\next_switch_matrix[1][0]_i_3_n_0 ),
        .I2(\G0.mem_reg[64]_0 ),
        .I3(\G0.mem_reg[33]_1 [1]),
        .I4(\G0.mem_reg[33]_1 [0]),
        .I5(\next_switch_matrix[1][0]_i_5__0_n_0 ),
        .O(\next_switch_matrix_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \next_switch_matrix[1][0]_i_10__0 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .O(\next_switch_matrix[1][0]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hA2808080)) 
    \next_switch_matrix[1][0]_i_11__0 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .I3(\G0.mem_reg[33]_1 [1]),
        .I4(\G0.mem_reg[33]_1 [0]),
        .O(\next_switch_matrix[1][0]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \next_switch_matrix[1][0]_i_12 
       (.I0(Q[33]),
        .I1(Q[58]),
        .O(\next_switch_matrix[1][0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    \next_switch_matrix[1][0]_i_13 
       (.I0(\G0.mem_reg[64]_0 ),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(Q[58]),
        .O(\next_switch_matrix[1][0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDDDFDFDFDD)) 
    \next_switch_matrix[1][0]_i_14 
       (.I0(\next_switch_matrix[6][0]_i_4_n_0 ),
        .I1(\next_switch_matrix[2][0]_i_3_n_0 ),
        .I2(\next_switch_matrix[1][0]_i_20_n_0 ),
        .I3(\next_switch_matrix[1][0]_i_21_n_0 ),
        .I4(\next_switch_matrix[1][0]_i_18_n_0 ),
        .I5(\G0.mem_reg[64]_2 ),
        .O(\next_switch_matrix[1][0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F807FFFFFFFFF)) 
    \next_switch_matrix[1][0]_i_15 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[64]_1 [33]),
        .I4(\G0.mem_reg[64]_1 [32]),
        .I5(\G0.mem_reg[64]_1 [58]),
        .O(\next_switch_matrix[1][0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \next_switch_matrix[1][0]_i_16 
       (.I0(\G0.mem_reg[33]_0 ),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(Q[32]),
        .O(\next_switch_matrix[1][0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hD555)) 
    \next_switch_matrix[1][0]_i_17 
       (.I0(D),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(Q[33]),
        .O(\next_switch_matrix[1][0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8888888880808880)) 
    \next_switch_matrix[1][0]_i_18 
       (.I0(\next_switch_matrix[2][0]_i_6_n_0 ),
        .I1(\G0.mem_reg[64]_3 ),
        .I2(\next_switch_matrix[1][0]_i_22_n_0 ),
        .I3(\next_switch_matrix[6][0]_i_4_n_0 ),
        .I4(\next_switch_matrix[1][0]_i_23_n_0 ),
        .I5(\port_wants_to[6][1]_15 [0]),
        .O(\next_switch_matrix[1][0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA2AA222AA2AAA2AA)) 
    \next_switch_matrix[1][0]_i_2 
       (.I0(\G0.mem_reg[33]_0 ),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(\next_switch_matrix[1][0]_i_7_n_0 ),
        .I4(\next_switch_matrix[1][0]_i_8_n_0 ),
        .I5(Q[32]),
        .O(\next_switch_matrix[1][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \next_switch_matrix[1][0]_i_20 
       (.I0(Q[32]),
        .I1(Q[58]),
        .O(\next_switch_matrix[1][0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \next_switch_matrix[1][0]_i_21 
       (.I0(\port_wants_to[6][1]_15 [0]),
        .I1(\next_switch_matrix[1][0]_i_23_n_0 ),
        .I2(\next_switch_matrix[6][0]_i_4_n_0 ),
        .I3(\next_switch_matrix[6][0]_i_3_n_0 ),
        .I4(\next_switch_matrix[1][0]_i_24_n_0 ),
        .I5(\next_switch_matrix[1][0]_i_25_n_0 ),
        .O(\next_switch_matrix[1][0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \next_switch_matrix[1][0]_i_22 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .I3(\next_switch_matrix[1][0]_i_7_n_0 ),
        .O(\next_switch_matrix[1][0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h45155515)) 
    \next_switch_matrix[1][0]_i_23 
       (.I0(\G0.mem_reg[64]_0 ),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(Q[33]),
        .I4(\next_switch_matrix[1][0]_i_7_n_0 ),
        .O(\next_switch_matrix[1][0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h45555555)) 
    \next_switch_matrix[1][0]_i_24 
       (.I0(\G0.mem_reg[64]_5 ),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(Q[33]),
        .I4(\next_switch_matrix[1][0]_i_7_n_0 ),
        .O(\next_switch_matrix[1][0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \next_switch_matrix[1][0]_i_25 
       (.I0(\G0.mem_reg[64]_0 ),
        .I1(Q[58]),
        .I2(Q[32]),
        .O(\next_switch_matrix[1][0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \next_switch_matrix[1][0]_i_3 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .O(\next_switch_matrix[1][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \next_switch_matrix[1][0]_i_5__0 
       (.I0(\next_switch_matrix[6][0]_i_4_n_0 ),
        .I1(\next_switch_matrix[2][0]_i_3_n_0 ),
        .I2(Q[33]),
        .I3(Q[32]),
        .I4(Q[58]),
        .I5(\next_switch_matrix[1][0]_i_9__0_n_0 ),
        .O(\next_switch_matrix[1][0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0DFF0DFF0D0D0DFF)) 
    \next_switch_matrix[1][0]_i_7 
       (.I0(\next_switch_matrix[1][0]_i_10__0_n_0 ),
        .I1(\next_switch_matrix[1][0]_i_11__0_n_0 ),
        .I2(\next_switch_matrix[1][0]_i_12_n_0 ),
        .I3(\next_switch_matrix[3][0]_i_3_n_0 ),
        .I4(\next_switch_matrix[1][0]_i_13_n_0 ),
        .I5(\next_switch_matrix[3][0]_i_2__0_n_0 ),
        .O(\next_switch_matrix[1][0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \next_switch_matrix[1][0]_i_8 
       (.I0(\next_switch_matrix[1][0]_i_14_n_0 ),
        .I1(\next_switch_matrix[1][0]_i_15_n_0 ),
        .I2(\next_switch_matrix[1][0]_i_16_n_0 ),
        .I3(\next_switch_matrix[1][0]_i_17_n_0 ),
        .O(\next_switch_matrix[1][0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0B000B00FFFF0B00)) 
    \next_switch_matrix[1][0]_i_9__0 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(\G0.mem_reg[64]_0 ),
        .I3(D),
        .I4(\next_switch_matrix[1][0]_i_18_n_0 ),
        .I5(\G0.mem_reg[64]_2 ),
        .O(\next_switch_matrix[1][0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FD000000)) 
    \next_switch_matrix[2][0]_i_1 
       (.I0(\next_switch_matrix[2][0]_i_2__0_n_0 ),
        .I1(\next_switch_matrix[2][0]_i_3_n_0 ),
        .I2(\port_wants_to[6][1]_15 [2]),
        .I3(\G0.mem_reg[64]_3 ),
        .I4(\next_switch_matrix[2][0]_i_6_n_0 ),
        .I5(\next_switch_matrix[2][0]_i_7_n_0 ),
        .O(\next_switch_matrix_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \next_switch_matrix[2][0]_i_2__0 
       (.I0(\next_switch_matrix[6][0]_i_4_n_0 ),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(Q[33]),
        .O(\next_switch_matrix[2][0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \next_switch_matrix[2][0]_i_3 
       (.I0(\next_switch_matrix[1][0]_i_7_n_0 ),
        .I1(Q[58]),
        .O(\next_switch_matrix[2][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \next_switch_matrix[2][0]_i_4__0 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .O(\port_wants_to[6][1]_15 [2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \next_switch_matrix[2][0]_i_6 
       (.I0(\next_switch_matrix[3][0]_i_2__0_n_0 ),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(Q[58]),
        .I4(\next_switch_matrix[3][0]_i_3_n_0 ),
        .O(\next_switch_matrix[2][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \next_switch_matrix[2][0]_i_7 
       (.I0(\next_switch_matrix[6][0]_i_4_n_0 ),
        .I1(\next_switch_matrix[2][0]_i_3_n_0 ),
        .I2(Q[58]),
        .I3(Q[32]),
        .I4(\next_switch_matrix[1][0]_i_9__0_n_0 ),
        .O(\next_switch_matrix[2][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \next_switch_matrix[3][0]_i_1__1 
       (.I0(\next_switch_matrix[3][0]_i_2__0_n_0 ),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(\next_switch_matrix[3][0]_i_3_n_0 ),
        .O(\next_switch_matrix_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \next_switch_matrix[3][0]_i_2__0 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .I3(\G0.mem_reg[64]_3 ),
        .I4(\G0.mem_reg[64]_4 ),
        .O(\next_switch_matrix[3][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h84000C00FFFF0C00)) 
    \next_switch_matrix[3][0]_i_3 
       (.I0(Q[32]),
        .I1(\G0.mem_reg[64]_1 [58]),
        .I2(\G0.mem_reg[64]_1 [32]),
        .I3(\G0.mem_reg[64]_1 [33]),
        .I4(Q[58]),
        .I5(Q[33]),
        .O(\next_switch_matrix[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000555500004454)) 
    \next_switch_matrix[6][0]_i_1__0 
       (.I0(\G0.mem_reg[64]_5 ),
        .I1(\next_switch_matrix[6][0]_i_3_n_0 ),
        .I2(\next_switch_matrix[6][0]_i_4_n_0 ),
        .I3(\next_switch_matrix[6][0]_i_5_n_0 ),
        .I4(\next_switch_matrix[6][0]_i_6_n_0 ),
        .I5(\port_wants_to[6][1]_15 [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \next_switch_matrix[6][0]_i_3 
       (.I0(\next_switch_matrix[1][0]_i_7_n_0 ),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(Q[58]),
        .O(\next_switch_matrix[6][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \next_switch_matrix[6][0]_i_4 
       (.I0(\G0.mem_reg[64]_4 ),
        .I1(Q[33]),
        .I2(Q[32]),
        .I3(Q[58]),
        .O(\next_switch_matrix[6][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \next_switch_matrix[6][0]_i_5 
       (.I0(Q[32]),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[64]_0 ),
        .O(\next_switch_matrix[6][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \next_switch_matrix[6][0]_i_6 
       (.I0(\next_switch_matrix[1][0]_i_7_n_0 ),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(Q[32]),
        .O(\next_switch_matrix[6][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \next_switch_matrix[6][0]_i_7 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .O(\port_wants_to[6][1]_15 [0]));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21
   (D,
    Q,
    SR,
    E,
    \Outport[1] ,
    S_AXI_0_ACLK);
  output [0:0]D;
  output [58:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]\Outport[1] ;
  input S_AXI_0_ACLK;

  wire [0:0]D;
  wire [0:0]E;
  wire [58:0]\Outport[1] ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\Outport[1] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hF7)) 
    \next_switch_matrix[6][1]_i_1__2 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(Q[33]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27
   (Q,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33
   (Q,
    \next_switch_matrix_reg[6][0] ,
    \next_switch_matrix_reg[3][0] ,
    \next_switch_matrix_reg[0][0] ,
    SR,
    \G0.mem_reg[33]_0 ,
    D,
    \G0.mem_reg[64]_0 ,
    \G0.mem_reg[32]_0 ,
    \G0.mem_reg[64]_1 ,
    \G0.mem_reg[33]_1 ,
    S_AXI_0_ARESETN,
    E,
    \outport_reg[64] ,
    S_AXI_0_ACLK);
  output [58:0]Q;
  output \next_switch_matrix_reg[6][0] ;
  output [0:0]\next_switch_matrix_reg[3][0] ;
  output [0:0]\next_switch_matrix_reg[0][0] ;
  output [0:0]SR;
  input \G0.mem_reg[33]_0 ;
  input [1:0]D;
  input [1:0]\G0.mem_reg[64]_0 ;
  input [0:0]\G0.mem_reg[32]_0 ;
  input [0:0]\G0.mem_reg[64]_1 ;
  input \G0.mem_reg[33]_1 ;
  input S_AXI_0_ARESETN;
  input [0:0]E;
  input [58:0]\outport_reg[64] ;
  input S_AXI_0_ACLK;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]\G0.mem_reg[32]_0 ;
  wire \G0.mem_reg[33]_0 ;
  wire \G0.mem_reg[33]_1 ;
  wire [1:0]\G0.mem_reg[64]_0 ;
  wire [0:0]\G0.mem_reg[64]_1 ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire S_AXI_0_ARESETN;
  wire \next_switch_matrix[0][0]_i_2__0_n_0 ;
  wire \next_switch_matrix[0][0]_i_3__0_n_0 ;
  wire \next_switch_matrix[0][0]_i_4_n_0 ;
  wire \next_switch_matrix[0][0]_i_7__0_n_0 ;
  wire \next_switch_matrix[0][0]_i_8_n_0 ;
  wire \next_switch_matrix[0][0]_i_9_n_0 ;
  wire \next_switch_matrix[3][0]_i_2_n_0 ;
  wire \next_switch_matrix[3][0]_i_3__0_n_0 ;
  wire [0:0]\next_switch_matrix_reg[0][0] ;
  wire [0:0]\next_switch_matrix_reg[3][0] ;
  wire \next_switch_matrix_reg[6][0] ;
  wire [58:0]\outport_reg[64] ;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    axi_arready_i_1
       (.I0(S_AXI_0_ARESETN),
        .O(SR));
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \next_switch_matrix[0][0]_i_1__1 
       (.I0(\next_switch_matrix[0][0]_i_2__0_n_0 ),
        .I1(Q[58]),
        .I2(\next_switch_matrix[0][0]_i_3__0_n_0 ),
        .I3(Q[33]),
        .I4(\next_switch_matrix[0][0]_i_4_n_0 ),
        .O(\next_switch_matrix_reg[0][0] ));
  LUT6 #(
    .INIT(64'h8C880400FFFB7773)) 
    \next_switch_matrix[0][0]_i_2__0 
       (.I0(Q[33]),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(D[1]),
        .I4(\G0.mem_reg[64]_1 ),
        .I5(\G0.mem_reg[33]_1 ),
        .O(\next_switch_matrix[0][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFD5D5555FD5D)) 
    \next_switch_matrix[0][0]_i_3__0 
       (.I0(\G0.mem_reg[33]_0 ),
        .I1(\next_switch_matrix[0][0]_i_4_n_0 ),
        .I2(\next_switch_matrix[0][0]_i_7__0_n_0 ),
        .I3(\next_switch_matrix[0][0]_i_8_n_0 ),
        .I4(\next_switch_matrix[0][0]_i_9_n_0 ),
        .I5(\next_switch_matrix_reg[6][0] ),
        .O(\next_switch_matrix[0][0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \next_switch_matrix[0][0]_i_4 
       (.I0(\G0.mem_reg[64]_0 [0]),
        .I1(\G0.mem_reg[64]_0 [1]),
        .I2(Q[33]),
        .I3(Q[58]),
        .I4(\next_switch_matrix[0][0]_i_2__0_n_0 ),
        .O(\next_switch_matrix[0][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \next_switch_matrix[0][0]_i_7__0 
       (.I0(Q[33]),
        .I1(Q[58]),
        .O(\next_switch_matrix[0][0]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \next_switch_matrix[0][0]_i_8 
       (.I0(\next_switch_matrix[0][0]_i_2__0_n_0 ),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(D[0]),
        .O(\next_switch_matrix[0][0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \next_switch_matrix[0][0]_i_9 
       (.I0(Q[32]),
        .I1(Q[33]),
        .I2(Q[58]),
        .O(\next_switch_matrix[0][0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \next_switch_matrix[3][0]_i_1__0 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(\next_switch_matrix[3][0]_i_2_n_0 ),
        .I3(D[1]),
        .I4(\next_switch_matrix[3][0]_i_3__0_n_0 ),
        .O(\next_switch_matrix_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h77737373)) 
    \next_switch_matrix[3][0]_i_2 
       (.I0(\next_switch_matrix[0][0]_i_2__0_n_0 ),
        .I1(Q[58]),
        .I2(\next_switch_matrix[0][0]_i_3__0_n_0 ),
        .I3(Q[33]),
        .I4(Q[32]),
        .O(\next_switch_matrix[3][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F4F8F0F8F)) 
    \next_switch_matrix[3][0]_i_3__0 
       (.I0(\next_switch_matrix[0][0]_i_2__0_n_0 ),
        .I1(Q[58]),
        .I2(D[0]),
        .I3(Q[33]),
        .I4(D[1]),
        .I5(Q[32]),
        .O(\next_switch_matrix[3][0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    \next_switch_matrix[6][0]_i_2__2 
       (.I0(\next_switch_matrix[0][0]_i_2__0_n_0 ),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(Q[32]),
        .I4(\G0.mem_reg[32]_0 ),
        .O(\next_switch_matrix_reg[6][0] ));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37
   (D,
    Q,
    \next_switch_matrix_reg[1][0] ,
    \next_switch_matrix_reg[1][0]_0 ,
    \next_switch_matrix_reg[3][0] ,
    \next_switch_matrix_reg[3][1] ,
    \next_switch_matrix_reg[6][0] ,
    \next_switch_matrix_reg[1][1] ,
    \next_switch_matrix_reg[3][0]_0 ,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    \G0.mem_reg[64]_0 ,
    \G0.mem_reg[64]_1 ,
    \port_wants_to[6][3]_23 ,
    \pres_switch_matrix_reg[1][2] ,
    \pres_switch_matrix_reg[3][2] ,
    SR,
    E,
    \mem_reg[64]_1 ,
    S_AXI_0_ACLK);
  output [1:0]D;
  output [58:0]Q;
  output \next_switch_matrix_reg[1][0] ;
  output \next_switch_matrix_reg[1][0]_0 ;
  output \next_switch_matrix_reg[3][0] ;
  output [0:0]\next_switch_matrix_reg[3][1] ;
  output \next_switch_matrix_reg[6][0] ;
  output [0:0]\next_switch_matrix_reg[1][1] ;
  output \next_switch_matrix_reg[3][0]_0 ;
  output [58:0]\mem_reg[64] ;
  output [58:0]\mem_reg[64]_0 ;
  input [58:0]\G0.mem_reg[64]_0 ;
  input [58:0]\G0.mem_reg[64]_1 ;
  input [1:0]\port_wants_to[6][3]_23 ;
  input [2:0]\pres_switch_matrix_reg[1][2] ;
  input [2:0]\pres_switch_matrix_reg[3][2] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]\mem_reg[64]_1 ;
  input S_AXI_0_ACLK;

  wire [1:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64]_0 ;
  wire [58:0]\G0.mem_reg[64]_1 ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [58:0]\mem_reg[64] ;
  wire [58:0]\mem_reg[64]_0 ;
  wire [58:0]\mem_reg[64]_1 ;
  wire \next_switch_matrix_reg[1][0] ;
  wire \next_switch_matrix_reg[1][0]_0 ;
  wire [0:0]\next_switch_matrix_reg[1][1] ;
  wire \next_switch_matrix_reg[3][0] ;
  wire \next_switch_matrix_reg[3][0]_0 ;
  wire [0:0]\next_switch_matrix_reg[3][1] ;
  wire \next_switch_matrix_reg[6][0] ;
  wire [1:0]\port_wants_to[6][3]_23 ;
  wire [2:0]\pres_switch_matrix_reg[1][2] ;
  wire [2:0]\pres_switch_matrix_reg[3][2] ;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_0 [0]),
        .I2(\G0.mem_reg[64]_1 [0]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [0]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[0]_i_1__6 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_0 [0]),
        .I2(\G0.mem_reg[64]_1 [0]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [0]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[10]_i_1__5 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_0 [10]),
        .I2(\G0.mem_reg[64]_1 [10]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [10]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[10]_i_1__6 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_0 [10]),
        .I2(\G0.mem_reg[64]_1 [10]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [10]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[11]_i_1__5 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_0 [11]),
        .I2(\G0.mem_reg[64]_1 [11]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [11]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[11]_i_1__6 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_0 [11]),
        .I2(\G0.mem_reg[64]_1 [11]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [11]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[12]_i_1__5 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_0 [12]),
        .I2(\G0.mem_reg[64]_1 [12]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [12]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[12]_i_1__6 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_0 [12]),
        .I2(\G0.mem_reg[64]_1 [12]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [12]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[13]_i_1__5 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_0 [13]),
        .I2(\G0.mem_reg[64]_1 [13]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [13]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[13]_i_1__6 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_0 [13]),
        .I2(\G0.mem_reg[64]_1 [13]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [13]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[14]_i_1__5 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_0 [14]),
        .I2(\G0.mem_reg[64]_1 [14]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [14]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[14]_i_1__6 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_0 [14]),
        .I2(\G0.mem_reg[64]_1 [14]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [14]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[15]_i_1__5 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_0 [15]),
        .I2(\G0.mem_reg[64]_1 [15]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [15]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[15]_i_1__6 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_0 [15]),
        .I2(\G0.mem_reg[64]_1 [15]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [15]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[16]_i_1__5 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_0 [16]),
        .I2(\G0.mem_reg[64]_1 [16]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [16]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[16]_i_1__6 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_0 [16]),
        .I2(\G0.mem_reg[64]_1 [16]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [16]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[17]_i_1__5 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_0 [17]),
        .I2(\G0.mem_reg[64]_1 [17]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [17]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[17]_i_1__6 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_0 [17]),
        .I2(\G0.mem_reg[64]_1 [17]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [17]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[18]_i_1__5 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_0 [18]),
        .I2(\G0.mem_reg[64]_1 [18]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [18]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[18]_i_1__6 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_0 [18]),
        .I2(\G0.mem_reg[64]_1 [18]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [18]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[19]_i_1__5 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_0 [19]),
        .I2(\G0.mem_reg[64]_1 [19]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [19]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[19]_i_1__6 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_0 [19]),
        .I2(\G0.mem_reg[64]_1 [19]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [19]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[1]_i_1__5 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_0 [1]),
        .I2(\G0.mem_reg[64]_1 [1]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [1]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[1]_i_1__6 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_0 [1]),
        .I2(\G0.mem_reg[64]_1 [1]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [1]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[20]_i_1__5 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_0 [20]),
        .I2(\G0.mem_reg[64]_1 [20]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [20]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[20]_i_1__6 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_0 [20]),
        .I2(\G0.mem_reg[64]_1 [20]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [20]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[21]_i_1__5 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_0 [21]),
        .I2(\G0.mem_reg[64]_1 [21]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [21]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[21]_i_1__6 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_0 [21]),
        .I2(\G0.mem_reg[64]_1 [21]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [21]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[22]_i_1__5 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_0 [22]),
        .I2(\G0.mem_reg[64]_1 [22]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [22]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[22]_i_1__6 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_0 [22]),
        .I2(\G0.mem_reg[64]_1 [22]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [22]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[23]_i_1__5 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_0 [23]),
        .I2(\G0.mem_reg[64]_1 [23]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [23]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[23]_i_1__6 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_0 [23]),
        .I2(\G0.mem_reg[64]_1 [23]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [23]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[24]_i_1__5 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_0 [24]),
        .I2(\G0.mem_reg[64]_1 [24]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [24]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[24]_i_1__6 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_0 [24]),
        .I2(\G0.mem_reg[64]_1 [24]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [24]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[25]_i_1__5 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_0 [25]),
        .I2(\G0.mem_reg[64]_1 [25]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [25]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[25]_i_1__6 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_0 [25]),
        .I2(\G0.mem_reg[64]_1 [25]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [25]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[26]_i_1__5 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_0 [26]),
        .I2(\G0.mem_reg[64]_1 [26]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [26]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[26]_i_1__6 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_0 [26]),
        .I2(\G0.mem_reg[64]_1 [26]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [26]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[27]_i_1__5 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_0 [27]),
        .I2(\G0.mem_reg[64]_1 [27]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [27]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[27]_i_1__6 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_0 [27]),
        .I2(\G0.mem_reg[64]_1 [27]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [27]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[28]_i_1__5 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_0 [28]),
        .I2(\G0.mem_reg[64]_1 [28]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [28]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[28]_i_1__6 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_0 [28]),
        .I2(\G0.mem_reg[64]_1 [28]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [28]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[29]_i_1__5 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_0 [29]),
        .I2(\G0.mem_reg[64]_1 [29]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [29]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[29]_i_1__6 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_0 [29]),
        .I2(\G0.mem_reg[64]_1 [29]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [29]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[2]_i_1__5 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_0 [2]),
        .I2(\G0.mem_reg[64]_1 [2]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [2]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[2]_i_1__6 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_0 [2]),
        .I2(\G0.mem_reg[64]_1 [2]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [2]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[30]_i_1__5 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_0 [30]),
        .I2(\G0.mem_reg[64]_1 [30]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [30]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[30]_i_1__6 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_0 [30]),
        .I2(\G0.mem_reg[64]_1 [30]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [30]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[31]_i_1__5 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_0 [31]),
        .I2(\G0.mem_reg[64]_1 [31]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [31]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[31]_i_1__6 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_0 [31]),
        .I2(\G0.mem_reg[64]_1 [31]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [31]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[32]_i_1__3 
       (.I0(Q[32]),
        .I1(\G0.mem_reg[64]_0 [32]),
        .I2(\G0.mem_reg[64]_1 [32]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [32]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[32]_i_1__4 
       (.I0(Q[32]),
        .I1(\G0.mem_reg[64]_0 [32]),
        .I2(\G0.mem_reg[64]_1 [32]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [32]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[33]_i_1__3 
       (.I0(Q[33]),
        .I1(\G0.mem_reg[64]_0 [33]),
        .I2(\G0.mem_reg[64]_1 [33]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [33]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[33]_i_1__4 
       (.I0(Q[33]),
        .I1(\G0.mem_reg[64]_0 [33]),
        .I2(\G0.mem_reg[64]_1 [33]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [33]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[3]_i_1__5 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_0 [3]),
        .I2(\G0.mem_reg[64]_1 [3]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [3]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[3]_i_1__6 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_0 [3]),
        .I2(\G0.mem_reg[64]_1 [3]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [3]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[40]_i_1__5 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_0 [34]),
        .I2(\G0.mem_reg[64]_1 [34]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [34]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[40]_i_1__6 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_0 [34]),
        .I2(\G0.mem_reg[64]_1 [34]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [34]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[41]_i_1__5 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_0 [35]),
        .I2(\G0.mem_reg[64]_1 [35]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [35]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[41]_i_1__6 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_0 [35]),
        .I2(\G0.mem_reg[64]_1 [35]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [35]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[42]_i_1__5 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_0 [36]),
        .I2(\G0.mem_reg[64]_1 [36]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [36]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[42]_i_1__6 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_0 [36]),
        .I2(\G0.mem_reg[64]_1 [36]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [36]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[43]_i_1__5 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_0 [37]),
        .I2(\G0.mem_reg[64]_1 [37]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [37]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[43]_i_1__6 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_0 [37]),
        .I2(\G0.mem_reg[64]_1 [37]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [37]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[44]_i_1__5 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_0 [38]),
        .I2(\G0.mem_reg[64]_1 [38]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [38]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[44]_i_1__6 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_0 [38]),
        .I2(\G0.mem_reg[64]_1 [38]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [38]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[45]_i_1__5 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_0 [39]),
        .I2(\G0.mem_reg[64]_1 [39]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [39]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[45]_i_1__6 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_0 [39]),
        .I2(\G0.mem_reg[64]_1 [39]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [39]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[46]_i_1__5 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_0 [40]),
        .I2(\G0.mem_reg[64]_1 [40]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [40]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[46]_i_1__6 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_0 [40]),
        .I2(\G0.mem_reg[64]_1 [40]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [40]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[47]_i_1__5 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_0 [41]),
        .I2(\G0.mem_reg[64]_1 [41]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [41]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[47]_i_1__6 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_0 [41]),
        .I2(\G0.mem_reg[64]_1 [41]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [41]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[48]_i_1__5 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_0 [42]),
        .I2(\G0.mem_reg[64]_1 [42]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [42]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[48]_i_1__6 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_0 [42]),
        .I2(\G0.mem_reg[64]_1 [42]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [42]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[49]_i_1__5 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_0 [43]),
        .I2(\G0.mem_reg[64]_1 [43]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [43]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[49]_i_1__6 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_0 [43]),
        .I2(\G0.mem_reg[64]_1 [43]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [43]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[4]_i_1__5 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_0 [4]),
        .I2(\G0.mem_reg[64]_1 [4]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [4]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[4]_i_1__6 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_0 [4]),
        .I2(\G0.mem_reg[64]_1 [4]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [4]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[50]_i_1__5 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_0 [44]),
        .I2(\G0.mem_reg[64]_1 [44]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [44]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[50]_i_1__6 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_0 [44]),
        .I2(\G0.mem_reg[64]_1 [44]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [44]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[51]_i_1__5 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_0 [45]),
        .I2(\G0.mem_reg[64]_1 [45]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [45]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[51]_i_1__6 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_0 [45]),
        .I2(\G0.mem_reg[64]_1 [45]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [45]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[52]_i_1__5 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_0 [46]),
        .I2(\G0.mem_reg[64]_1 [46]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [46]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[52]_i_1__6 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_0 [46]),
        .I2(\G0.mem_reg[64]_1 [46]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [46]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[53]_i_1__5 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_0 [47]),
        .I2(\G0.mem_reg[64]_1 [47]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [47]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[53]_i_1__6 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_0 [47]),
        .I2(\G0.mem_reg[64]_1 [47]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [47]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[54]_i_1__5 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_0 [48]),
        .I2(\G0.mem_reg[64]_1 [48]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [48]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[54]_i_1__6 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_0 [48]),
        .I2(\G0.mem_reg[64]_1 [48]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [48]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[55]_i_1__5 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_0 [49]),
        .I2(\G0.mem_reg[64]_1 [49]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [49]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[55]_i_1__6 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_0 [49]),
        .I2(\G0.mem_reg[64]_1 [49]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [49]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[56]_i_1__5 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_0 [50]),
        .I2(\G0.mem_reg[64]_1 [50]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [50]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[56]_i_1__6 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_0 [50]),
        .I2(\G0.mem_reg[64]_1 [50]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [50]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[57]_i_1__5 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_0 [51]),
        .I2(\G0.mem_reg[64]_1 [51]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [51]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[57]_i_1__6 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_0 [51]),
        .I2(\G0.mem_reg[64]_1 [51]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [51]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[58]_i_1__5 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_0 [52]),
        .I2(\G0.mem_reg[64]_1 [52]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [52]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[58]_i_1__6 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_0 [52]),
        .I2(\G0.mem_reg[64]_1 [52]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [52]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[59]_i_1__5 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_0 [53]),
        .I2(\G0.mem_reg[64]_1 [53]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [53]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[59]_i_1__6 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_0 [53]),
        .I2(\G0.mem_reg[64]_1 [53]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [53]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[5]_i_1__5 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_0 [5]),
        .I2(\G0.mem_reg[64]_1 [5]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [5]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[5]_i_1__6 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_0 [5]),
        .I2(\G0.mem_reg[64]_1 [5]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [5]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[60]_i_1__5 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_0 [54]),
        .I2(\G0.mem_reg[64]_1 [54]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [54]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[60]_i_1__6 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_0 [54]),
        .I2(\G0.mem_reg[64]_1 [54]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [54]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[61]_i_1__5 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_0 [55]),
        .I2(\G0.mem_reg[64]_1 [55]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [55]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[61]_i_1__6 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_0 [55]),
        .I2(\G0.mem_reg[64]_1 [55]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [55]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[62]_i_1__5 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_0 [56]),
        .I2(\G0.mem_reg[64]_1 [56]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [56]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[62]_i_1__6 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_0 [56]),
        .I2(\G0.mem_reg[64]_1 [56]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [56]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[63]_i_1__5 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_0 [57]),
        .I2(\G0.mem_reg[64]_1 [57]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [57]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[63]_i_1__6 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_0 [57]),
        .I2(\G0.mem_reg[64]_1 [57]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [57]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[64]_i_1__5 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_0 [58]),
        .I2(\G0.mem_reg[64]_1 [58]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [58]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[64]_i_1__6 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_0 [58]),
        .I2(\G0.mem_reg[64]_1 [58]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [58]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[6]_i_1__5 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_0 [6]),
        .I2(\G0.mem_reg[64]_1 [6]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [6]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[6]_i_1__6 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_0 [6]),
        .I2(\G0.mem_reg[64]_1 [6]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [6]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[7]_i_1__5 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_0 [7]),
        .I2(\G0.mem_reg[64]_1 [7]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [7]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[7]_i_1__6 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_0 [7]),
        .I2(\G0.mem_reg[64]_1 [7]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [7]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[8]_i_1__5 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_0 [8]),
        .I2(\G0.mem_reg[64]_1 [8]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [8]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[8]_i_1__6 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_0 [8]),
        .I2(\G0.mem_reg[64]_1 [8]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [8]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[9]_i_1__5 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_0 [9]),
        .I2(\G0.mem_reg[64]_1 [9]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [9]));
  LUT6 #(
    .INIT(64'h00F00000CC00AA00)) 
    \mem[9]_i_1__6 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_0 [9]),
        .I2(\G0.mem_reg[64]_1 [9]),
        .I3(\pres_switch_matrix_reg[3][2] [0]),
        .I4(\pres_switch_matrix_reg[3][2] [1]),
        .I5(\pres_switch_matrix_reg[3][2] [2]),
        .O(\mem_reg[64]_0 [9]));
  LUT6 #(
    .INIT(64'h44444C44FF44FF44)) 
    \next_switch_matrix[1][0]_i_10 
       (.I0(Q[33]),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(\G0.mem_reg[64]_0 [58]),
        .I4(\G0.mem_reg[64]_0 [32]),
        .I5(\G0.mem_reg[64]_0 [33]),
        .O(\next_switch_matrix_reg[1][0]_0 ));
  LUT5 #(
    .INIT(32'h5410DC98)) 
    \next_switch_matrix[1][0]_i_11 
       (.I0(\port_wants_to[6][3]_23 [1]),
        .I1(\port_wants_to[6][3]_23 [0]),
        .I2(\next_switch_matrix_reg[1][0]_0 ),
        .I3(\next_switch_matrix_reg[3][0] ),
        .I4(D[1]),
        .O(\next_switch_matrix_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FF44FF)) 
    \next_switch_matrix[1][0]_i_8__0 
       (.I0(Q[33]),
        .I1(Q[58]),
        .I2(\G0.mem_reg[64]_1 [33]),
        .I3(\G0.mem_reg[64]_1 [58]),
        .I4(\G0.mem_reg[64]_1 [32]),
        .I5(\next_switch_matrix_reg[1][0]_0 ),
        .O(\next_switch_matrix_reg[1][0] ));
  LUT6 #(
    .INIT(64'hC040FF404C404C40)) 
    \next_switch_matrix[1][0]_i_9 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_0 [58]),
        .I4(\G0.mem_reg[64]_0 [32]),
        .I5(\G0.mem_reg[64]_0 [33]),
        .O(\next_switch_matrix_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \next_switch_matrix[1][1]_i_1__0 
       (.I0(Q[58]),
        .I1(Q[33]),
        .O(\next_switch_matrix_reg[1][1] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \next_switch_matrix[3][1]_i_1 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(Q[33]),
        .O(\next_switch_matrix_reg[3][1] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \next_switch_matrix[6][0]_i_4__0 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .O(\next_switch_matrix_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \next_switch_matrix[6][1]_i_1__1 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(Q[33]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h007F7F7F7F7F7F7F)) 
    \next_switch_matrix[6][2]_i_1__1 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_0 [58]),
        .I4(\G0.mem_reg[64]_0 [32]),
        .I5(\G0.mem_reg[64]_0 [33]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41
   (D,
    Q,
    \next_switch_matrix_reg[1][2] ,
    \G0.mem_reg[64]_0 ,
    SR,
    E,
    \mem_reg[64] ,
    S_AXI_0_ACLK);
  output [0:0]D;
  output [58:0]Q;
  output [0:0]\next_switch_matrix_reg[1][2] ;
  input [2:0]\G0.mem_reg[64]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]\mem_reg[64] ;
  input S_AXI_0_ACLK;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]\G0.mem_reg[64]_0 ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [58:0]\mem_reg[64] ;
  wire [0:0]\next_switch_matrix_reg[1][2] ;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAF8FAFAF0000AFAF)) 
    \next_switch_matrix[1][2]_i_2 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[64]_0 [0]),
        .I4(\G0.mem_reg[64]_0 [2]),
        .I5(\G0.mem_reg[64]_0 [1]),
        .O(\next_switch_matrix_reg[1][2] ));
  LUT6 #(
    .INIT(64'h5F8FDFDF008FDFDF)) 
    \next_switch_matrix[3][2]_i_1 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[64]_0 [1]),
        .I4(\G0.mem_reg[64]_0 [2]),
        .I5(\G0.mem_reg[64]_0 [0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47
   (Q,
    \port_wants_to[6][3]_23 ,
    \next_switch_matrix_reg[6][0] ,
    E,
    \next_switch_matrix_reg[1][0] ,
    \next_switch_matrix_reg[3][0] ,
    \mem_reg[64] ,
    \G0.mem_reg[32]_0 ,
    \G0.mem_reg[33]_0 ,
    \G0.mem_reg[33]_1 ,
    D,
    \G0.mem_reg[64]_0 ,
    \ctrl_cycle_reg[1] ,
    \G0.mem_reg[33]_2 ,
    \G0.mem_reg[64]_1 ,
    \G0.mem_reg[64]_2 ,
    \pres_switch_matrix_reg[6][2] ,
    SR,
    \outport_reg[64] ,
    S_AXI_0_ACLK);
  output [58:0]Q;
  output [1:0]\port_wants_to[6][3]_23 ;
  output [0:0]\next_switch_matrix_reg[6][0] ;
  output [0:0]E;
  output [0:0]\next_switch_matrix_reg[1][0] ;
  output [0:0]\next_switch_matrix_reg[3][0] ;
  output [56:0]\mem_reg[64] ;
  input \G0.mem_reg[32]_0 ;
  input \G0.mem_reg[33]_0 ;
  input \G0.mem_reg[33]_1 ;
  input [0:0]D;
  input \G0.mem_reg[64]_0 ;
  input [1:0]\ctrl_cycle_reg[1] ;
  input \G0.mem_reg[33]_2 ;
  input [56:0]\G0.mem_reg[64]_1 ;
  input [56:0]\G0.mem_reg[64]_2 ;
  input [2:0]\pres_switch_matrix_reg[6][2] ;
  input [0:0]SR;
  input [58:0]\outport_reg[64] ;
  input S_AXI_0_ACLK;

  wire [0:0]D;
  wire [0:0]E;
  wire \G0.mem_reg[32]_0 ;
  wire \G0.mem_reg[33]_0 ;
  wire \G0.mem_reg[33]_1 ;
  wire \G0.mem_reg[33]_2 ;
  wire \G0.mem_reg[64]_0 ;
  wire [56:0]\G0.mem_reg[64]_1 ;
  wire [56:0]\G0.mem_reg[64]_2 ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [1:0]\ctrl_cycle_reg[1] ;
  wire [56:0]\mem_reg[64] ;
  wire \next_switch_matrix[1][0]_i_12__0_n_0 ;
  wire \next_switch_matrix[1][0]_i_2__0_n_0 ;
  wire \next_switch_matrix[1][0]_i_3__0_n_0 ;
  wire \next_switch_matrix[1][0]_i_4__0_n_0 ;
  wire \next_switch_matrix[1][0]_i_7__0_n_0 ;
  wire \next_switch_matrix[3][0]_i_2__1_n_0 ;
  wire \next_switch_matrix[6][0]_i_2__1_n_0 ;
  wire \next_switch_matrix[6][0]_i_3__1_n_0 ;
  wire [0:0]\next_switch_matrix_reg[1][0] ;
  wire [0:0]\next_switch_matrix_reg[3][0] ;
  wire [0:0]\next_switch_matrix_reg[6][0] ;
  wire [58:0]\outport_reg[64] ;
  wire [1:0]\port_wants_to[6][3]_23 ;
  wire [2:0]\pres_switch_matrix_reg[6][2] ;

  LUT2 #(
    .INIT(4'h8)) 
    \G0.mem[64]_i_1__1 
       (.I0(\ctrl_cycle_reg[1] [0]),
        .I1(\ctrl_cycle_reg[1] [1]),
        .O(E));
  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\outport_reg[64] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[0]_i_1__7 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_1 [0]),
        .I2(\G0.mem_reg[64]_2 [0]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [0]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[10]_i_1__7 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_1 [10]),
        .I2(\G0.mem_reg[64]_2 [10]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [10]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[11]_i_1__7 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_1 [11]),
        .I2(\G0.mem_reg[64]_2 [11]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [11]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[12]_i_1__7 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_1 [12]),
        .I2(\G0.mem_reg[64]_2 [12]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [12]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[13]_i_1__7 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_1 [13]),
        .I2(\G0.mem_reg[64]_2 [13]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [13]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[14]_i_1__7 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_1 [14]),
        .I2(\G0.mem_reg[64]_2 [14]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [14]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[15]_i_1__7 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_1 [15]),
        .I2(\G0.mem_reg[64]_2 [15]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [15]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[16]_i_1__7 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_1 [16]),
        .I2(\G0.mem_reg[64]_2 [16]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [16]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[17]_i_1__7 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_1 [17]),
        .I2(\G0.mem_reg[64]_2 [17]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [17]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[18]_i_1__7 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_1 [18]),
        .I2(\G0.mem_reg[64]_2 [18]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [18]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[19]_i_1__7 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_1 [19]),
        .I2(\G0.mem_reg[64]_2 [19]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [19]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[1]_i_1__7 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_1 [1]),
        .I2(\G0.mem_reg[64]_2 [1]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [1]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[20]_i_1__7 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_1 [20]),
        .I2(\G0.mem_reg[64]_2 [20]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [20]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[21]_i_1__7 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_1 [21]),
        .I2(\G0.mem_reg[64]_2 [21]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [21]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[22]_i_1__7 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_1 [22]),
        .I2(\G0.mem_reg[64]_2 [22]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [22]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[23]_i_1__7 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_1 [23]),
        .I2(\G0.mem_reg[64]_2 [23]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [23]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[24]_i_1__7 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_1 [24]),
        .I2(\G0.mem_reg[64]_2 [24]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [24]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[25]_i_1__7 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_1 [25]),
        .I2(\G0.mem_reg[64]_2 [25]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [25]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[26]_i_1__7 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_1 [26]),
        .I2(\G0.mem_reg[64]_2 [26]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [26]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[27]_i_1__7 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_1 [27]),
        .I2(\G0.mem_reg[64]_2 [27]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [27]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[28]_i_1__7 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_1 [28]),
        .I2(\G0.mem_reg[64]_2 [28]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [28]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[29]_i_1__7 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_1 [29]),
        .I2(\G0.mem_reg[64]_2 [29]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [29]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[2]_i_1__7 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_1 [2]),
        .I2(\G0.mem_reg[64]_2 [2]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [2]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[30]_i_1__7 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_1 [30]),
        .I2(\G0.mem_reg[64]_2 [30]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [30]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[31]_i_1__7 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_1 [31]),
        .I2(\G0.mem_reg[64]_2 [31]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [31]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[3]_i_1__7 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_1 [3]),
        .I2(\G0.mem_reg[64]_2 [3]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [3]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[40]_i_1__7 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_1 [32]),
        .I2(\G0.mem_reg[64]_2 [32]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [32]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[41]_i_1__7 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_1 [33]),
        .I2(\G0.mem_reg[64]_2 [33]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [33]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[42]_i_1__7 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_1 [34]),
        .I2(\G0.mem_reg[64]_2 [34]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [34]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[43]_i_1__7 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_1 [35]),
        .I2(\G0.mem_reg[64]_2 [35]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [35]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[44]_i_1__7 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_1 [36]),
        .I2(\G0.mem_reg[64]_2 [36]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [36]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[45]_i_1__7 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_1 [37]),
        .I2(\G0.mem_reg[64]_2 [37]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [37]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[46]_i_1__7 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_1 [38]),
        .I2(\G0.mem_reg[64]_2 [38]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [38]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[47]_i_1__7 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_1 [39]),
        .I2(\G0.mem_reg[64]_2 [39]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [39]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[48]_i_1__7 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_1 [40]),
        .I2(\G0.mem_reg[64]_2 [40]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [40]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[49]_i_1__7 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_1 [41]),
        .I2(\G0.mem_reg[64]_2 [41]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [41]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[4]_i_1__7 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_1 [4]),
        .I2(\G0.mem_reg[64]_2 [4]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [4]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[50]_i_1__7 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_1 [42]),
        .I2(\G0.mem_reg[64]_2 [42]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [42]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[51]_i_1__7 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_1 [43]),
        .I2(\G0.mem_reg[64]_2 [43]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [43]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[52]_i_1__7 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_1 [44]),
        .I2(\G0.mem_reg[64]_2 [44]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [44]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[53]_i_1__7 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_1 [45]),
        .I2(\G0.mem_reg[64]_2 [45]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [45]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[54]_i_1__7 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_1 [46]),
        .I2(\G0.mem_reg[64]_2 [46]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [46]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[55]_i_1__7 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_1 [47]),
        .I2(\G0.mem_reg[64]_2 [47]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [47]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[56]_i_1__7 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_1 [48]),
        .I2(\G0.mem_reg[64]_2 [48]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [48]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[57]_i_1__7 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_1 [49]),
        .I2(\G0.mem_reg[64]_2 [49]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [49]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[58]_i_1__7 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_1 [50]),
        .I2(\G0.mem_reg[64]_2 [50]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [50]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[59]_i_1__7 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_1 [51]),
        .I2(\G0.mem_reg[64]_2 [51]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [51]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[5]_i_1__7 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_1 [5]),
        .I2(\G0.mem_reg[64]_2 [5]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [5]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[60]_i_1__7 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_1 [52]),
        .I2(\G0.mem_reg[64]_2 [52]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [52]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[61]_i_1__7 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_1 [53]),
        .I2(\G0.mem_reg[64]_2 [53]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [53]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[62]_i_1__7 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_1 [54]),
        .I2(\G0.mem_reg[64]_2 [54]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [54]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[63]_i_1__7 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_1 [55]),
        .I2(\G0.mem_reg[64]_2 [55]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [55]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[64]_i_1__7 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_1 [56]),
        .I2(\G0.mem_reg[64]_2 [56]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [56]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[6]_i_1__7 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_1 [6]),
        .I2(\G0.mem_reg[64]_2 [6]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [6]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[7]_i_1__7 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_1 [7]),
        .I2(\G0.mem_reg[64]_2 [7]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [7]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[8]_i_1__7 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_1 [8]),
        .I2(\G0.mem_reg[64]_2 [8]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [8]));
  LUT6 #(
    .INIT(64'h00F0AA0000CC0000)) 
    \mem[9]_i_1__7 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_1 [9]),
        .I2(\G0.mem_reg[64]_2 [9]),
        .I3(\pres_switch_matrix_reg[6][2] [2]),
        .I4(\pres_switch_matrix_reg[6][2] [0]),
        .I5(\pres_switch_matrix_reg[6][2] [1]),
        .O(\mem_reg[64] [9]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h00EF)) 
    \next_switch_matrix[1][0]_i_12__0 
       (.I0(\G0.mem_reg[33]_1 ),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(\port_wants_to[6][3]_23 [0]),
        .O(\next_switch_matrix[1][0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h5454545454555544)) 
    \next_switch_matrix[1][0]_i_1__0 
       (.I0(\next_switch_matrix[1][0]_i_2__0_n_0 ),
        .I1(\next_switch_matrix[1][0]_i_3__0_n_0 ),
        .I2(\next_switch_matrix[1][0]_i_4__0_n_0 ),
        .I3(\port_wants_to[6][3]_23 [0]),
        .I4(\port_wants_to[6][3]_23 [1]),
        .I5(\next_switch_matrix[1][0]_i_7__0_n_0 ),
        .O(\next_switch_matrix_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \next_switch_matrix[1][0]_i_2__0 
       (.I0(\G0.mem_reg[33]_1 ),
        .I1(Q[33]),
        .I2(Q[58]),
        .O(\next_switch_matrix[1][0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0010F0F0)) 
    \next_switch_matrix[1][0]_i_3__0 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[32]_0 ),
        .I4(\next_switch_matrix[6][0]_i_2__1_n_0 ),
        .O(\next_switch_matrix[1][0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \next_switch_matrix[1][0]_i_4__0 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[33]_2 ),
        .O(\next_switch_matrix[1][0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \next_switch_matrix[1][0]_i_5 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(Q[33]),
        .O(\port_wants_to[6][3]_23 [0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \next_switch_matrix[1][0]_i_6__0 
       (.I0(Q[58]),
        .I1(Q[33]),
        .I2(Q[32]),
        .O(\port_wants_to[6][3]_23 [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFF00FF40)) 
    \next_switch_matrix[1][0]_i_7__0 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_0 ),
        .I4(\next_switch_matrix[1][0]_i_12__0_n_0 ),
        .O(\next_switch_matrix[1][0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \next_switch_matrix[3][0]_i_1 
       (.I0(Q[32]),
        .I1(Q[58]),
        .I2(\next_switch_matrix[1][0]_i_7__0_n_0 ),
        .I3(\next_switch_matrix[1][0]_i_3__0_n_0 ),
        .I4(\next_switch_matrix[3][0]_i_2__1_n_0 ),
        .O(\next_switch_matrix_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00102020)) 
    \next_switch_matrix[3][0]_i_2__1 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(\G0.mem_reg[32]_0 ),
        .I4(\next_switch_matrix[6][0]_i_2__1_n_0 ),
        .O(\next_switch_matrix[3][0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \next_switch_matrix[6][0]_i_1__1 
       (.I0(\next_switch_matrix[6][0]_i_2__1_n_0 ),
        .I1(Q[32]),
        .I2(Q[58]),
        .I3(Q[33]),
        .O(\next_switch_matrix_reg[6][0] ));
  LUT6 #(
    .INIT(64'h20E0EFEF20202020)) 
    \next_switch_matrix[6][0]_i_2__1 
       (.I0(\G0.mem_reg[33]_1 ),
        .I1(Q[33]),
        .I2(Q[58]),
        .I3(Q[32]),
        .I4(D),
        .I5(\next_switch_matrix[6][0]_i_3__1_n_0 ),
        .O(\next_switch_matrix[6][0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFFFFB3)) 
    \next_switch_matrix[6][0]_i_3__1 
       (.I0(Q[33]),
        .I1(Q[58]),
        .I2(Q[32]),
        .I3(\G0.mem_reg[32]_0 ),
        .I4(\G0.mem_reg[33]_0 ),
        .O(\next_switch_matrix[6][0]_i_3__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_recv" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9
   (\next_switch_matrix_reg[1][0] ,
    Q,
    \next_switch_matrix_reg[2][2] ,
    \next_switch_matrix_reg[2][0] ,
    \next_switch_matrix_reg[6][0] ,
    \next_switch_matrix_reg[1][0]_0 ,
    D,
    \next_switch_matrix_reg[6][1] ,
    \next_switch_matrix_reg[1][1] ,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    \G0.mem_reg[64]_0 ,
    \G0.mem_reg[64]_1 ,
    \pres_switch_matrix_reg[1][2] ,
    \pres_switch_matrix_reg[2][2] ,
    SR,
    E,
    \mem_reg[64]_1 ,
    S_AXI_0_ACLK);
  output \next_switch_matrix_reg[1][0] ;
  output [58:0]Q;
  output \next_switch_matrix_reg[2][2] ;
  output \next_switch_matrix_reg[2][0] ;
  output \next_switch_matrix_reg[6][0] ;
  output \next_switch_matrix_reg[1][0]_0 ;
  output [0:0]D;
  output [0:0]\next_switch_matrix_reg[6][1] ;
  output [0:0]\next_switch_matrix_reg[1][1] ;
  output [58:0]\mem_reg[64] ;
  output [58:0]\mem_reg[64]_0 ;
  input [58:0]\G0.mem_reg[64]_0 ;
  input [58:0]\G0.mem_reg[64]_1 ;
  input [2:0]\pres_switch_matrix_reg[1][2] ;
  input [2:0]\pres_switch_matrix_reg[2][2] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]\mem_reg[64]_1 ;
  input S_AXI_0_ACLK;

  wire [0:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64]_0 ;
  wire [58:0]\G0.mem_reg[64]_1 ;
  wire [58:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [58:0]\mem_reg[64] ;
  wire [58:0]\mem_reg[64]_0 ;
  wire [58:0]\mem_reg[64]_1 ;
  wire \next_switch_matrix_reg[1][0] ;
  wire \next_switch_matrix_reg[1][0]_0 ;
  wire [0:0]\next_switch_matrix_reg[1][1] ;
  wire \next_switch_matrix_reg[2][0] ;
  wire \next_switch_matrix_reg[2][2] ;
  wire \next_switch_matrix_reg[6][0] ;
  wire [0:0]\next_switch_matrix_reg[6][1] ;
  wire [2:0]\pres_switch_matrix_reg[1][2] ;
  wire [2:0]\pres_switch_matrix_reg[2][2] ;

  FDRE \G0.mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \G0.mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \G0.mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \G0.mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \G0.mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \G0.mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \G0.mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \G0.mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \G0.mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \G0.mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \G0.mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \G0.mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \G0.mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \G0.mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \G0.mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \G0.mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \G0.mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \G0.mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \G0.mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \G0.mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \G0.mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \G0.mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \G0.mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \G0.mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \G0.mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \G0.mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \G0.mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \G0.mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \G0.mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \G0.mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \G0.mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \G0.mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \G0.mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \G0.mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \G0.mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \G0.mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \G0.mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \G0.mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \G0.mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \G0.mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \G0.mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \G0.mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \G0.mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \G0.mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \G0.mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \G0.mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \G0.mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \G0.mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \G0.mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \G0.mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \G0.mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \G0.mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \G0.mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \G0.mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \G0.mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \G0.mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \G0.mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \G0.mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \G0.mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\mem_reg[64]_1 [9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_1 [0]),
        .I2(\G0.mem_reg[64]_0 [0]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [0]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\G0.mem_reg[64]_1 [0]),
        .I2(\G0.mem_reg[64]_0 [0]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [0]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[10]_i_1__2 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_1 [10]),
        .I2(\G0.mem_reg[64]_0 [10]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [10]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[10]_i_1__3 
       (.I0(Q[10]),
        .I1(\G0.mem_reg[64]_1 [10]),
        .I2(\G0.mem_reg[64]_0 [10]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [10]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[11]_i_1__2 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_1 [11]),
        .I2(\G0.mem_reg[64]_0 [11]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [11]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[11]_i_1__3 
       (.I0(Q[11]),
        .I1(\G0.mem_reg[64]_1 [11]),
        .I2(\G0.mem_reg[64]_0 [11]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [11]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[12]_i_1__2 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_1 [12]),
        .I2(\G0.mem_reg[64]_0 [12]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [12]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[12]_i_1__3 
       (.I0(Q[12]),
        .I1(\G0.mem_reg[64]_1 [12]),
        .I2(\G0.mem_reg[64]_0 [12]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [12]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[13]_i_1__2 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_1 [13]),
        .I2(\G0.mem_reg[64]_0 [13]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [13]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[13]_i_1__3 
       (.I0(Q[13]),
        .I1(\G0.mem_reg[64]_1 [13]),
        .I2(\G0.mem_reg[64]_0 [13]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [13]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[14]_i_1__2 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_1 [14]),
        .I2(\G0.mem_reg[64]_0 [14]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [14]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[14]_i_1__3 
       (.I0(Q[14]),
        .I1(\G0.mem_reg[64]_1 [14]),
        .I2(\G0.mem_reg[64]_0 [14]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [14]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[15]_i_1__2 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_1 [15]),
        .I2(\G0.mem_reg[64]_0 [15]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [15]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[15]_i_1__3 
       (.I0(Q[15]),
        .I1(\G0.mem_reg[64]_1 [15]),
        .I2(\G0.mem_reg[64]_0 [15]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [15]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[16]_i_1__2 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_1 [16]),
        .I2(\G0.mem_reg[64]_0 [16]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [16]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[16]_i_1__3 
       (.I0(Q[16]),
        .I1(\G0.mem_reg[64]_1 [16]),
        .I2(\G0.mem_reg[64]_0 [16]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [16]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[17]_i_1__2 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_1 [17]),
        .I2(\G0.mem_reg[64]_0 [17]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [17]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[17]_i_1__3 
       (.I0(Q[17]),
        .I1(\G0.mem_reg[64]_1 [17]),
        .I2(\G0.mem_reg[64]_0 [17]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [17]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[18]_i_1__2 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_1 [18]),
        .I2(\G0.mem_reg[64]_0 [18]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [18]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[18]_i_1__3 
       (.I0(Q[18]),
        .I1(\G0.mem_reg[64]_1 [18]),
        .I2(\G0.mem_reg[64]_0 [18]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [18]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[19]_i_1__2 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_1 [19]),
        .I2(\G0.mem_reg[64]_0 [19]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [19]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[19]_i_1__3 
       (.I0(Q[19]),
        .I1(\G0.mem_reg[64]_1 [19]),
        .I2(\G0.mem_reg[64]_0 [19]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [19]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_1 [1]),
        .I2(\G0.mem_reg[64]_0 [1]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [1]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[1]_i_1__3 
       (.I0(Q[1]),
        .I1(\G0.mem_reg[64]_1 [1]),
        .I2(\G0.mem_reg[64]_0 [1]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [1]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[20]_i_1__2 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_1 [20]),
        .I2(\G0.mem_reg[64]_0 [20]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [20]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[20]_i_1__3 
       (.I0(Q[20]),
        .I1(\G0.mem_reg[64]_1 [20]),
        .I2(\G0.mem_reg[64]_0 [20]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [20]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[21]_i_1__2 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_1 [21]),
        .I2(\G0.mem_reg[64]_0 [21]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [21]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[21]_i_1__3 
       (.I0(Q[21]),
        .I1(\G0.mem_reg[64]_1 [21]),
        .I2(\G0.mem_reg[64]_0 [21]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [21]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[22]_i_1__2 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_1 [22]),
        .I2(\G0.mem_reg[64]_0 [22]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [22]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[22]_i_1__3 
       (.I0(Q[22]),
        .I1(\G0.mem_reg[64]_1 [22]),
        .I2(\G0.mem_reg[64]_0 [22]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [22]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[23]_i_1__2 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_1 [23]),
        .I2(\G0.mem_reg[64]_0 [23]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [23]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[23]_i_1__3 
       (.I0(Q[23]),
        .I1(\G0.mem_reg[64]_1 [23]),
        .I2(\G0.mem_reg[64]_0 [23]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [23]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[24]_i_1__2 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_1 [24]),
        .I2(\G0.mem_reg[64]_0 [24]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [24]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[24]_i_1__3 
       (.I0(Q[24]),
        .I1(\G0.mem_reg[64]_1 [24]),
        .I2(\G0.mem_reg[64]_0 [24]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [24]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[25]_i_1__2 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_1 [25]),
        .I2(\G0.mem_reg[64]_0 [25]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [25]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[25]_i_1__3 
       (.I0(Q[25]),
        .I1(\G0.mem_reg[64]_1 [25]),
        .I2(\G0.mem_reg[64]_0 [25]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [25]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[26]_i_1__2 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_1 [26]),
        .I2(\G0.mem_reg[64]_0 [26]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [26]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[26]_i_1__3 
       (.I0(Q[26]),
        .I1(\G0.mem_reg[64]_1 [26]),
        .I2(\G0.mem_reg[64]_0 [26]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [26]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[27]_i_1__2 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_1 [27]),
        .I2(\G0.mem_reg[64]_0 [27]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [27]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[27]_i_1__3 
       (.I0(Q[27]),
        .I1(\G0.mem_reg[64]_1 [27]),
        .I2(\G0.mem_reg[64]_0 [27]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [27]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[28]_i_1__2 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_1 [28]),
        .I2(\G0.mem_reg[64]_0 [28]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [28]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[28]_i_1__3 
       (.I0(Q[28]),
        .I1(\G0.mem_reg[64]_1 [28]),
        .I2(\G0.mem_reg[64]_0 [28]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [28]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[29]_i_1__2 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_1 [29]),
        .I2(\G0.mem_reg[64]_0 [29]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [29]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[29]_i_1__3 
       (.I0(Q[29]),
        .I1(\G0.mem_reg[64]_1 [29]),
        .I2(\G0.mem_reg[64]_0 [29]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [29]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[2]_i_1__2 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_1 [2]),
        .I2(\G0.mem_reg[64]_0 [2]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [2]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[2]_i_1__3 
       (.I0(Q[2]),
        .I1(\G0.mem_reg[64]_1 [2]),
        .I2(\G0.mem_reg[64]_0 [2]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [2]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[30]_i_1__2 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_1 [30]),
        .I2(\G0.mem_reg[64]_0 [30]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [30]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[30]_i_1__3 
       (.I0(Q[30]),
        .I1(\G0.mem_reg[64]_1 [30]),
        .I2(\G0.mem_reg[64]_0 [30]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [30]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[31]_i_1__2 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_1 [31]),
        .I2(\G0.mem_reg[64]_0 [31]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [31]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[31]_i_1__3 
       (.I0(Q[31]),
        .I1(\G0.mem_reg[64]_1 [31]),
        .I2(\G0.mem_reg[64]_0 [31]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [31]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[32]_i_1__1 
       (.I0(Q[32]),
        .I1(\G0.mem_reg[64]_1 [32]),
        .I2(\G0.mem_reg[64]_0 [32]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [32]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[32]_i_1__2 
       (.I0(Q[32]),
        .I1(\G0.mem_reg[64]_1 [32]),
        .I2(\G0.mem_reg[64]_0 [32]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [32]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[33]_i_1__1 
       (.I0(Q[33]),
        .I1(\G0.mem_reg[64]_1 [33]),
        .I2(\G0.mem_reg[64]_0 [33]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [33]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[33]_i_1__2 
       (.I0(Q[33]),
        .I1(\G0.mem_reg[64]_1 [33]),
        .I2(\G0.mem_reg[64]_0 [33]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [33]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[3]_i_1__2 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_1 [3]),
        .I2(\G0.mem_reg[64]_0 [3]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [3]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[3]_i_1__3 
       (.I0(Q[3]),
        .I1(\G0.mem_reg[64]_1 [3]),
        .I2(\G0.mem_reg[64]_0 [3]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [3]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[40]_i_1__2 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_1 [34]),
        .I2(\G0.mem_reg[64]_0 [34]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [34]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[40]_i_1__3 
       (.I0(Q[34]),
        .I1(\G0.mem_reg[64]_1 [34]),
        .I2(\G0.mem_reg[64]_0 [34]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [34]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[41]_i_1__2 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_1 [35]),
        .I2(\G0.mem_reg[64]_0 [35]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [35]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[41]_i_1__3 
       (.I0(Q[35]),
        .I1(\G0.mem_reg[64]_1 [35]),
        .I2(\G0.mem_reg[64]_0 [35]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [35]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[42]_i_1__2 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_1 [36]),
        .I2(\G0.mem_reg[64]_0 [36]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [36]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[42]_i_1__3 
       (.I0(Q[36]),
        .I1(\G0.mem_reg[64]_1 [36]),
        .I2(\G0.mem_reg[64]_0 [36]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [36]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[43]_i_1__2 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_1 [37]),
        .I2(\G0.mem_reg[64]_0 [37]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [37]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[43]_i_1__3 
       (.I0(Q[37]),
        .I1(\G0.mem_reg[64]_1 [37]),
        .I2(\G0.mem_reg[64]_0 [37]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [37]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[44]_i_1__2 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_1 [38]),
        .I2(\G0.mem_reg[64]_0 [38]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [38]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[44]_i_1__3 
       (.I0(Q[38]),
        .I1(\G0.mem_reg[64]_1 [38]),
        .I2(\G0.mem_reg[64]_0 [38]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [38]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[45]_i_1__2 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_1 [39]),
        .I2(\G0.mem_reg[64]_0 [39]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [39]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[45]_i_1__3 
       (.I0(Q[39]),
        .I1(\G0.mem_reg[64]_1 [39]),
        .I2(\G0.mem_reg[64]_0 [39]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [39]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[46]_i_1__2 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_1 [40]),
        .I2(\G0.mem_reg[64]_0 [40]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [40]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[46]_i_1__3 
       (.I0(Q[40]),
        .I1(\G0.mem_reg[64]_1 [40]),
        .I2(\G0.mem_reg[64]_0 [40]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [40]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[47]_i_1__2 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_1 [41]),
        .I2(\G0.mem_reg[64]_0 [41]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [41]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[47]_i_1__3 
       (.I0(Q[41]),
        .I1(\G0.mem_reg[64]_1 [41]),
        .I2(\G0.mem_reg[64]_0 [41]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [41]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[48]_i_1__2 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_1 [42]),
        .I2(\G0.mem_reg[64]_0 [42]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [42]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[48]_i_1__3 
       (.I0(Q[42]),
        .I1(\G0.mem_reg[64]_1 [42]),
        .I2(\G0.mem_reg[64]_0 [42]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [42]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[49]_i_1__2 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_1 [43]),
        .I2(\G0.mem_reg[64]_0 [43]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [43]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[49]_i_1__3 
       (.I0(Q[43]),
        .I1(\G0.mem_reg[64]_1 [43]),
        .I2(\G0.mem_reg[64]_0 [43]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [43]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[4]_i_1__2 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_1 [4]),
        .I2(\G0.mem_reg[64]_0 [4]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [4]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[4]_i_1__3 
       (.I0(Q[4]),
        .I1(\G0.mem_reg[64]_1 [4]),
        .I2(\G0.mem_reg[64]_0 [4]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [4]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[50]_i_1__2 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_1 [44]),
        .I2(\G0.mem_reg[64]_0 [44]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [44]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[50]_i_1__3 
       (.I0(Q[44]),
        .I1(\G0.mem_reg[64]_1 [44]),
        .I2(\G0.mem_reg[64]_0 [44]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [44]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[51]_i_1__2 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_1 [45]),
        .I2(\G0.mem_reg[64]_0 [45]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [45]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[51]_i_1__3 
       (.I0(Q[45]),
        .I1(\G0.mem_reg[64]_1 [45]),
        .I2(\G0.mem_reg[64]_0 [45]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [45]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[52]_i_1__2 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_1 [46]),
        .I2(\G0.mem_reg[64]_0 [46]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [46]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[52]_i_1__3 
       (.I0(Q[46]),
        .I1(\G0.mem_reg[64]_1 [46]),
        .I2(\G0.mem_reg[64]_0 [46]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [46]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[53]_i_1__2 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_1 [47]),
        .I2(\G0.mem_reg[64]_0 [47]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [47]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[53]_i_1__3 
       (.I0(Q[47]),
        .I1(\G0.mem_reg[64]_1 [47]),
        .I2(\G0.mem_reg[64]_0 [47]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [47]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[54]_i_1__2 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_1 [48]),
        .I2(\G0.mem_reg[64]_0 [48]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [48]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[54]_i_1__3 
       (.I0(Q[48]),
        .I1(\G0.mem_reg[64]_1 [48]),
        .I2(\G0.mem_reg[64]_0 [48]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [48]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[55]_i_1__2 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_1 [49]),
        .I2(\G0.mem_reg[64]_0 [49]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [49]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[55]_i_1__3 
       (.I0(Q[49]),
        .I1(\G0.mem_reg[64]_1 [49]),
        .I2(\G0.mem_reg[64]_0 [49]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [49]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[56]_i_1__2 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_1 [50]),
        .I2(\G0.mem_reg[64]_0 [50]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [50]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[56]_i_1__3 
       (.I0(Q[50]),
        .I1(\G0.mem_reg[64]_1 [50]),
        .I2(\G0.mem_reg[64]_0 [50]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [50]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[57]_i_1__2 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_1 [51]),
        .I2(\G0.mem_reg[64]_0 [51]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [51]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[57]_i_1__3 
       (.I0(Q[51]),
        .I1(\G0.mem_reg[64]_1 [51]),
        .I2(\G0.mem_reg[64]_0 [51]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [51]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[58]_i_1__2 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_1 [52]),
        .I2(\G0.mem_reg[64]_0 [52]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [52]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[58]_i_1__3 
       (.I0(Q[52]),
        .I1(\G0.mem_reg[64]_1 [52]),
        .I2(\G0.mem_reg[64]_0 [52]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [52]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[59]_i_1__2 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_1 [53]),
        .I2(\G0.mem_reg[64]_0 [53]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [53]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[59]_i_1__3 
       (.I0(Q[53]),
        .I1(\G0.mem_reg[64]_1 [53]),
        .I2(\G0.mem_reg[64]_0 [53]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [53]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[5]_i_1__2 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_1 [5]),
        .I2(\G0.mem_reg[64]_0 [5]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [5]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[5]_i_1__3 
       (.I0(Q[5]),
        .I1(\G0.mem_reg[64]_1 [5]),
        .I2(\G0.mem_reg[64]_0 [5]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [5]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[60]_i_1__2 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_1 [54]),
        .I2(\G0.mem_reg[64]_0 [54]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [54]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[60]_i_1__3 
       (.I0(Q[54]),
        .I1(\G0.mem_reg[64]_1 [54]),
        .I2(\G0.mem_reg[64]_0 [54]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [54]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[61]_i_1__2 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_1 [55]),
        .I2(\G0.mem_reg[64]_0 [55]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [55]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[61]_i_1__3 
       (.I0(Q[55]),
        .I1(\G0.mem_reg[64]_1 [55]),
        .I2(\G0.mem_reg[64]_0 [55]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [55]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[62]_i_1__2 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_1 [56]),
        .I2(\G0.mem_reg[64]_0 [56]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [56]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[62]_i_1__3 
       (.I0(Q[56]),
        .I1(\G0.mem_reg[64]_1 [56]),
        .I2(\G0.mem_reg[64]_0 [56]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [56]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[63]_i_1__2 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_1 [57]),
        .I2(\G0.mem_reg[64]_0 [57]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [57]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[63]_i_1__3 
       (.I0(Q[57]),
        .I1(\G0.mem_reg[64]_1 [57]),
        .I2(\G0.mem_reg[64]_0 [57]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [57]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[64]_i_1__2 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_1 [58]),
        .I2(\G0.mem_reg[64]_0 [58]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [58]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[64]_i_1__3 
       (.I0(Q[58]),
        .I1(\G0.mem_reg[64]_1 [58]),
        .I2(\G0.mem_reg[64]_0 [58]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [58]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[6]_i_1__2 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_1 [6]),
        .I2(\G0.mem_reg[64]_0 [6]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [6]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[6]_i_1__3 
       (.I0(Q[6]),
        .I1(\G0.mem_reg[64]_1 [6]),
        .I2(\G0.mem_reg[64]_0 [6]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [6]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[7]_i_1__2 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_1 [7]),
        .I2(\G0.mem_reg[64]_0 [7]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [7]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[7]_i_1__3 
       (.I0(Q[7]),
        .I1(\G0.mem_reg[64]_1 [7]),
        .I2(\G0.mem_reg[64]_0 [7]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [7]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[8]_i_1__2 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_1 [8]),
        .I2(\G0.mem_reg[64]_0 [8]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [8]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[8]_i_1__3 
       (.I0(Q[8]),
        .I1(\G0.mem_reg[64]_1 [8]),
        .I2(\G0.mem_reg[64]_0 [8]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [8]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[9]_i_1__2 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_1 [9]),
        .I2(\G0.mem_reg[64]_0 [9]),
        .I3(\pres_switch_matrix_reg[1][2] [0]),
        .I4(\pres_switch_matrix_reg[1][2] [1]),
        .I5(\pres_switch_matrix_reg[1][2] [2]),
        .O(\mem_reg[64] [9]));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \mem[9]_i_1__3 
       (.I0(Q[9]),
        .I1(\G0.mem_reg[64]_1 [9]),
        .I2(\G0.mem_reg[64]_0 [9]),
        .I3(\pres_switch_matrix_reg[2][2] [0]),
        .I4(\pres_switch_matrix_reg[2][2] [1]),
        .I5(\pres_switch_matrix_reg[2][2] [2]),
        .O(\mem_reg[64]_0 [9]));
  LUT6 #(
    .INIT(64'hFF80FFFFFFFFFFFF)) 
    \next_switch_matrix[1][0]_i_19 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_0 [32]),
        .I4(\G0.mem_reg[64]_0 [58]),
        .I5(\next_switch_matrix_reg[2][2] ),
        .O(\next_switch_matrix_reg[1][0] ));
  LUT6 #(
    .INIT(64'h20202020FF202020)) 
    \next_switch_matrix[1][0]_i_4 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_1 [33]),
        .I4(\G0.mem_reg[64]_1 [58]),
        .I5(\G0.mem_reg[64]_1 [32]),
        .O(\next_switch_matrix_reg[1][0]_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \next_switch_matrix[1][1]_i_1 
       (.I0(Q[58]),
        .I1(Q[33]),
        .O(\next_switch_matrix_reg[1][1] ));
  LUT6 #(
    .INIT(64'h80F5FFFFDFF5FFFF)) 
    \next_switch_matrix[2][0]_i_5 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_1 [33]),
        .I4(\G0.mem_reg[64]_1 [58]),
        .I5(\G0.mem_reg[64]_1 [32]),
        .O(\next_switch_matrix_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \next_switch_matrix[2][1]_i_1__0 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(Q[33]),
        .O(D));
  LUT6 #(
    .INIT(64'h00757F7F5F757F7F)) 
    \next_switch_matrix[2][2]_i_1__0 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_1 [33]),
        .I4(\G0.mem_reg[64]_1 [58]),
        .I5(\G0.mem_reg[64]_1 [32]),
        .O(\next_switch_matrix_reg[2][2] ));
  LUT6 #(
    .INIT(64'h00000000DF000000)) 
    \next_switch_matrix[6][0]_i_2 
       (.I0(Q[58]),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(\G0.mem_reg[64]_1 [33]),
        .I4(\G0.mem_reg[64]_1 [58]),
        .I5(\G0.mem_reg[64]_1 [32]),
        .O(\next_switch_matrix_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \next_switch_matrix[6][1]_i_1__0 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[58]),
        .O(\next_switch_matrix_reg[6][1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter
   (\G0.mem_reg[64] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]\G0.mem_reg[64] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(\G0.mem_reg[64] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(\G0.mem_reg[64] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(\G0.mem_reg[64] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(\G0.mem_reg[64] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(\G0.mem_reg[64] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(\G0.mem_reg[64] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\G0.mem_reg[64] [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\G0.mem_reg[64] [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\G0.mem_reg[64] [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\G0.mem_reg[64] [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\G0.mem_reg[64] [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(\G0.mem_reg[64] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\G0.mem_reg[64] [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\G0.mem_reg[64] [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\G0.mem_reg[64] [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\G0.mem_reg[64] [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\G0.mem_reg[64] [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\G0.mem_reg[64] [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\G0.mem_reg[64] [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\G0.mem_reg[64] [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\G0.mem_reg[64] [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\G0.mem_reg[64] [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(\G0.mem_reg[64] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\G0.mem_reg[64] [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\G0.mem_reg[64] [31]),
        .R(SR));
  FDRE \mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(\G0.mem_reg[64] [32]),
        .R(SR));
  FDRE \mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(\G0.mem_reg[64] [33]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(\G0.mem_reg[64] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(\G0.mem_reg[64] [34]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(\G0.mem_reg[64] [35]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(\G0.mem_reg[64] [36]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(\G0.mem_reg[64] [37]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(\G0.mem_reg[64] [38]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(\G0.mem_reg[64] [39]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(\G0.mem_reg[64] [40]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(\G0.mem_reg[64] [41]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(\G0.mem_reg[64] [42]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(\G0.mem_reg[64] [43]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(\G0.mem_reg[64] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(\G0.mem_reg[64] [44]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(\G0.mem_reg[64] [45]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(\G0.mem_reg[64] [46]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(\G0.mem_reg[64] [47]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(\G0.mem_reg[64] [48]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(\G0.mem_reg[64] [49]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(\G0.mem_reg[64] [50]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(\G0.mem_reg[64] [51]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(\G0.mem_reg[64] [52]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(\G0.mem_reg[64] [53]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(\G0.mem_reg[64] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(\G0.mem_reg[64] [54]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\G0.mem_reg[64] [55]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\G0.mem_reg[64] [56]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(\G0.mem_reg[64] [57]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(\G0.mem_reg[64] [58]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(\G0.mem_reg[64] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(\G0.mem_reg[64] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(\G0.mem_reg[64] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(\G0.mem_reg[64] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_10
   (\recv_state_reg[1] ,
    Q,
    \recv_state_reg[0] ,
    \recv_counter_reg[2][0] ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \data_reg_reg[31] ,
    recv_state_2,
    write_R_reg,
    channel_nr_5,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output \recv_state_reg[1] ;
  output [39:0]Q;
  output \recv_state_reg[0] ;
  output \recv_counter_reg[2][0] ;
  output \recv_address_reg[8] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[7] ;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[8]_3 ;
  output \recv_address_reg[8]_4 ;
  output \recv_address_reg[8]_5 ;
  output [23:0]\data_reg_reg[31] ;
  input [1:0]recv_state_2;
  input write_R_reg;
  input [0:0]channel_nr_5;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  input [4:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ;
  input [6:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  input [0:0]SR;
  input [0:0]E;
  input [56:0]D;
  input S_AXI_0_ACLK;

  wire [56:0]D;
  wire [0:0]E;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  wire [4:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  wire [6:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][6] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][3] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  wire [39:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [31:15]\To_Res[1]_2 ;
  wire [0:0]channel_nr_5;
  wire [23:0]\data_reg_reg[31] ;
  wire \recv_address[8]_i_20__1_n_0 ;
  wire \recv_address[8]_i_22__1_n_0 ;
  wire \recv_address[8]_i_29__1_n_0 ;
  wire \recv_address[8]_i_30__1_n_0 ;
  wire \recv_address[8]_i_32__1_n_0 ;
  wire \recv_address[8]_i_43__1_n_0 ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire \recv_address_reg[8]_5 ;
  wire \recv_counter_reg[2][0] ;
  wire [1:0]recv_state_2;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[1] ;
  wire write_R_reg;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[10]_i_1__1 
       (.I0(Q[10]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[11]_i_1__1 
       (.I0(Q[11]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[12]_i_1__1 
       (.I0(Q[12]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[13]_i_1__1 
       (.I0(Q[13]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[14]_i_1__1 
       (.I0(Q[14]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[15]_i_1__1 
       (.I0(\To_Res[1]_2 [15]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[16]_i_1__1 
       (.I0(\To_Res[1]_2 [16]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[17]_i_1__1 
       (.I0(\To_Res[1]_2 [17]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[18]_i_1__1 
       (.I0(\To_Res[1]_2 [18]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[19]_i_1__1 
       (.I0(\To_Res[1]_2 [19]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[20]_i_1__1 
       (.I0(\To_Res[1]_2 [20]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[21]_i_1__1 
       (.I0(\To_Res[1]_2 [21]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[22]_i_1__1 
       (.I0(\To_Res[1]_2 [22]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[23]_i_1__1 
       (.I0(\To_Res[1]_2 [23]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[24]_i_1__1 
       (.I0(\To_Res[1]_2 [24]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[25]_i_1__1 
       (.I0(\To_Res[1]_2 [25]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[26]_i_1__1 
       (.I0(\To_Res[1]_2 [26]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[27]_i_1__1 
       (.I0(\To_Res[1]_2 [27]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[28]_i_1__1 
       (.I0(\To_Res[1]_2 [28]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[29]_i_1__1 
       (.I0(\To_Res[1]_2 [29]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[30]_i_1__1 
       (.I0(\To_Res[1]_2 [30]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[31]_i_1__1 
       (.I0(\To_Res[1]_2 [31]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[8]_i_1__1 
       (.I0(Q[8]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[9]_i_1__1 
       (.I0(Q[9]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [1]));
  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\To_Res[1]_2 [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\To_Res[1]_2 [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\To_Res[1]_2 [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\To_Res[1]_2 [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\To_Res[1]_2 [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\To_Res[1]_2 [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\To_Res[1]_2 [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\To_Res[1]_2 [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\To_Res[1]_2 [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\To_Res[1]_2 [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\To_Res[1]_2 [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\To_Res[1]_2 [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\To_Res[1]_2 [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\To_Res[1]_2 [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\To_Res[1]_2 [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\To_Res[1]_2 [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\To_Res[1]_2 [31]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(Q[15]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(Q[16]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(Q[17]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(Q[18]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(Q[19]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(Q[20]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(Q[21]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(Q[22]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(Q[23]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(Q[24]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(Q[25]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(Q[26]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(Q[27]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(Q[28]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(Q[29]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(Q[30]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(Q[31]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(Q[32]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(Q[33]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(Q[34]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(Q[35]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(Q[36]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(Q[37]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(Q[38]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(Q[39]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_10__1 
       (.I0(Q[27]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Source][4] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target][3] [0]),
        .I3(Q[15]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Target][3] [1]),
        .I5(Q[16]),
        .O(\recv_address_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \recv_address[8]_i_13__1 
       (.I0(Q[29]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [6]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target][6] [0]),
        .I3(Q[15]),
        .I4(Q[27]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [4]),
        .O(\recv_address_reg[8]_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \recv_address[8]_i_14__1 
       (.I0(\recv_address[8]_i_29__1_n_0 ),
        .I1(\recv_address[8]_i_30__1_n_0 ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target][3] ),
        .I3(\recv_address[8]_i_32__1_n_0 ),
        .O(\recv_address_reg[8]_3 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_20__1 
       (.I0(Q[19]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Target][6] [2]),
        .I2(Q[21]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target][6] [4]),
        .I4(Q[27]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [1]),
        .O(\recv_address[8]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \recv_address[8]_i_22__1 
       (.I0(Q[30]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [3]),
        .I2(Q[29]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [2]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Target][6] [0]),
        .I5(Q[15]),
        .O(\recv_address[8]_i_22__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_24__1 
       (.I0(Q[24]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Source][4] [1]),
        .I2(Q[25]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source][4] [2]),
        .I4(\recv_address[8]_i_43__1_n_0 ),
        .O(\recv_address_reg[8]_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_28__1 
       (.I0(Q[23]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target][6] [3]),
        .I3(Q[21]),
        .O(\recv_address_reg[8]_4 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \recv_address[8]_i_29__1 
       (.I0(Q[24]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [1]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [3]),
        .I3(Q[26]),
        .I4(Q[17]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target][6] [1]),
        .O(\recv_address[8]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_30__1 
       (.I0(Q[26]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [5]),
        .I3(Q[28]),
        .I4(Q[25]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [2]),
        .O(\recv_address[8]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \recv_address[8]_i_32__1 
       (.I0(Q[23]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source][6] [1]),
        .I3(Q[24]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Target][6] [2]),
        .I5(Q[19]),
        .O(\recv_address[8]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_34__1 
       (.I0(Q[17]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Target][6] [0]),
        .I2(Q[20]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Target][6] [1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source][3] [1]),
        .I5(Q[26]),
        .O(\recv_address_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_37__1 
       (.I0(Q[21]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Target][6] [2]),
        .I2(Q[25]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Source][3] [0]),
        .O(\recv_address_reg[8] ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_41__1 
       (.I0(Q[26]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Target][6] [3]),
        .I3(Q[20]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Target][6] [1]),
        .I5(Q[17]),
        .O(\recv_address_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_43__1 
       (.I0(Q[23]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Source][4] [0]),
        .I2(Q[18]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Target][3] [2]),
        .O(\recv_address[8]_i_43__1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \recv_address[8]_i_6__1 
       (.I0(\recv_address[8]_i_20__1_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Source][6] ),
        .I2(\recv_address[8]_i_22__1_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source][2] ),
        .O(\recv_address_reg[7] ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \recv_counter[3][6]_i_3__1 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(recv_state_2[0]),
        .I3(recv_state_2[1]),
        .I4(write_R_reg),
        .I5(channel_nr_5),
        .O(\recv_counter_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFF0FF7F0)) 
    \recv_state[0]_i_1__1 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(recv_state_2[0]),
        .I3(write_R_reg),
        .I4(recv_state_2[1]),
        .O(\recv_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFF0FF8F0)) 
    \recv_state[1]_i_1__1 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(recv_state_2[0]),
        .I3(write_R_reg),
        .I4(recv_state_2[1]),
        .O(\recv_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_11
   (\G0.mem_reg[64] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]\G0.mem_reg[64] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(\G0.mem_reg[64] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(\G0.mem_reg[64] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(\G0.mem_reg[64] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(\G0.mem_reg[64] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(\G0.mem_reg[64] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(\G0.mem_reg[64] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\G0.mem_reg[64] [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\G0.mem_reg[64] [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\G0.mem_reg[64] [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\G0.mem_reg[64] [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\G0.mem_reg[64] [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(\G0.mem_reg[64] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\G0.mem_reg[64] [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\G0.mem_reg[64] [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\G0.mem_reg[64] [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\G0.mem_reg[64] [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\G0.mem_reg[64] [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\G0.mem_reg[64] [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\G0.mem_reg[64] [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\G0.mem_reg[64] [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\G0.mem_reg[64] [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\G0.mem_reg[64] [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(\G0.mem_reg[64] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\G0.mem_reg[64] [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\G0.mem_reg[64] [31]),
        .R(SR));
  FDRE \mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(\G0.mem_reg[64] [32]),
        .R(SR));
  FDRE \mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(\G0.mem_reg[64] [33]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(\G0.mem_reg[64] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(\G0.mem_reg[64] [34]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(\G0.mem_reg[64] [35]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(\G0.mem_reg[64] [36]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(\G0.mem_reg[64] [37]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(\G0.mem_reg[64] [38]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(\G0.mem_reg[64] [39]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(\G0.mem_reg[64] [40]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(\G0.mem_reg[64] [41]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(\G0.mem_reg[64] [42]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(\G0.mem_reg[64] [43]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(\G0.mem_reg[64] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(\G0.mem_reg[64] [44]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(\G0.mem_reg[64] [45]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(\G0.mem_reg[64] [46]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(\G0.mem_reg[64] [47]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(\G0.mem_reg[64] [48]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(\G0.mem_reg[64] [49]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(\G0.mem_reg[64] [50]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(\G0.mem_reg[64] [51]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(\G0.mem_reg[64] [52]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(\G0.mem_reg[64] [53]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(\G0.mem_reg[64] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(\G0.mem_reg[64] [54]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\G0.mem_reg[64] [55]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\G0.mem_reg[64] [56]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(\G0.mem_reg[64] [57]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(\G0.mem_reg[64] [58]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(\G0.mem_reg[64] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(\G0.mem_reg[64] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(\G0.mem_reg[64] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(\G0.mem_reg[64] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_12
   (\G0.mem_reg[64] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]\G0.mem_reg[64] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(\G0.mem_reg[64] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(\G0.mem_reg[64] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(\G0.mem_reg[64] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(\G0.mem_reg[64] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(\G0.mem_reg[64] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(\G0.mem_reg[64] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\G0.mem_reg[64] [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\G0.mem_reg[64] [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\G0.mem_reg[64] [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\G0.mem_reg[64] [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\G0.mem_reg[64] [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(\G0.mem_reg[64] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\G0.mem_reg[64] [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\G0.mem_reg[64] [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\G0.mem_reg[64] [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\G0.mem_reg[64] [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\G0.mem_reg[64] [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\G0.mem_reg[64] [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\G0.mem_reg[64] [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\G0.mem_reg[64] [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\G0.mem_reg[64] [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\G0.mem_reg[64] [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(\G0.mem_reg[64] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\G0.mem_reg[64] [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\G0.mem_reg[64] [31]),
        .R(SR));
  FDRE \mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(\G0.mem_reg[64] [32]),
        .R(SR));
  FDRE \mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(\G0.mem_reg[64] [33]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(\G0.mem_reg[64] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(\G0.mem_reg[64] [34]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(\G0.mem_reg[64] [35]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(\G0.mem_reg[64] [36]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(\G0.mem_reg[64] [37]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(\G0.mem_reg[64] [38]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(\G0.mem_reg[64] [39]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(\G0.mem_reg[64] [40]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(\G0.mem_reg[64] [41]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(\G0.mem_reg[64] [42]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(\G0.mem_reg[64] [43]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(\G0.mem_reg[64] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(\G0.mem_reg[64] [44]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(\G0.mem_reg[64] [45]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(\G0.mem_reg[64] [46]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(\G0.mem_reg[64] [47]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(\G0.mem_reg[64] [48]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(\G0.mem_reg[64] [49]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(\G0.mem_reg[64] [50]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(\G0.mem_reg[64] [51]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(\G0.mem_reg[64] [52]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(\G0.mem_reg[64] [53]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(\G0.mem_reg[64] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(\G0.mem_reg[64] [54]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\G0.mem_reg[64] [55]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\G0.mem_reg[64] [56]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(\G0.mem_reg[64] [57]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(\G0.mem_reg[64] [58]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(\G0.mem_reg[64] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(\G0.mem_reg[64] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(\G0.mem_reg[64] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(\G0.mem_reg[64] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_13
   (\recv_state_reg[1] ,
    Q,
    \recv_state_reg[0] ,
    \recv_counter_reg[2][0] ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[7] ,
    \data_reg_reg[31] ,
    write_R_reg,
    recv_state_1,
    write_R_reg_0,
    channel_nr_4,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][5] ,
    \mem_reg[41]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7] ,
    \ctrl_cycle_reg[1] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output \recv_state_reg[1] ;
  output [39:0]Q;
  output \recv_state_reg[0] ;
  output \recv_counter_reg[2][0] ;
  output \recv_address_reg[8] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[7] ;
  output [23:0]\data_reg_reg[31] ;
  output write_R_reg;
  input [1:0]recv_state_1;
  input write_R_reg_0;
  input [0:0]channel_nr_4;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ;
  input \mem_reg[41]_0 ;
  input [0:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  input [1:0]\ctrl_cycle_reg[1] ;
  input [0:0]SR;
  input [0:0]E;
  input [56:0]D;
  input S_AXI_0_ACLK;

  wire [56:0]D;
  wire [0:0]E;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  wire [0:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  wire [39:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [31:15]\To_Res[2]_18 ;
  wire [0:0]channel_nr_4;
  wire [1:0]\ctrl_cycle_reg[1] ;
  wire [23:0]\data_reg_reg[31] ;
  wire \mem_reg[41]_0 ;
  wire \recv_address[8]_i_13__0_n_0 ;
  wire \recv_address[8]_i_14__0_n_0 ;
  wire \recv_address[8]_i_15__0_n_0 ;
  wire \recv_address[8]_i_31__0_n_0 ;
  wire \recv_address[8]_i_34__0_n_0 ;
  wire \recv_address[8]_i_35__0_n_0 ;
  wire \recv_address[8]_i_39__0_n_0 ;
  wire \recv_address[8]_i_40__0_n_0 ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_counter_reg[2][0] ;
  wire [1:0]recv_state_1;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[1] ;
  wire write_R_reg;
  wire write_R_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[10]_i_1__0 
       (.I0(Q[10]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[11]_i_1__0 
       (.I0(Q[11]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[12]_i_1__0 
       (.I0(Q[12]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[13]_i_1__0 
       (.I0(Q[13]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[14]_i_1__0 
       (.I0(Q[14]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[15]_i_1__0 
       (.I0(\To_Res[2]_18 [15]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[16]_i_1__0 
       (.I0(\To_Res[2]_18 [16]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[17]_i_1__0 
       (.I0(\To_Res[2]_18 [17]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[18]_i_1__0 
       (.I0(\To_Res[2]_18 [18]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[19]_i_1__0 
       (.I0(\To_Res[2]_18 [19]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[20]_i_1__0 
       (.I0(\To_Res[2]_18 [20]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[21]_i_1__0 
       (.I0(\To_Res[2]_18 [21]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[22]_i_1__0 
       (.I0(\To_Res[2]_18 [22]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[23]_i_1__0 
       (.I0(\To_Res[2]_18 [23]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[24]_i_1__0 
       (.I0(\To_Res[2]_18 [24]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[25]_i_1__0 
       (.I0(\To_Res[2]_18 [25]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[26]_i_1__0 
       (.I0(\To_Res[2]_18 [26]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[27]_i_1__0 
       (.I0(\To_Res[2]_18 [27]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[28]_i_1__0 
       (.I0(\To_Res[2]_18 [28]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[29]_i_1__0 
       (.I0(\To_Res[2]_18 [29]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[30]_i_1__0 
       (.I0(\To_Res[2]_18 [30]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[31]_i_1__0 
       (.I0(\To_Res[2]_18 [31]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[8]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[9]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[38]),
        .I2(Q[39]),
        .O(\data_reg_reg[31] [1]));
  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\To_Res[2]_18 [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\To_Res[2]_18 [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\To_Res[2]_18 [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\To_Res[2]_18 [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\To_Res[2]_18 [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\To_Res[2]_18 [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\To_Res[2]_18 [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\To_Res[2]_18 [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\To_Res[2]_18 [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\To_Res[2]_18 [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\To_Res[2]_18 [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\To_Res[2]_18 [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\To_Res[2]_18 [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\To_Res[2]_18 [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\To_Res[2]_18 [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\To_Res[2]_18 [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\To_Res[2]_18 [31]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(Q[15]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(Q[16]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(Q[17]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(Q[18]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(Q[19]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(Q[20]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(Q[21]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(Q[22]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(Q[23]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(Q[24]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(Q[25]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(Q[26]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(Q[27]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(Q[28]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(Q[29]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(Q[30]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(Q[31]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(Q[32]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(Q[33]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(Q[34]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(Q[35]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(Q[36]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(Q[37]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(Q[38]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(Q[39]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_13__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [0]),
        .I1(Q[16]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [1]),
        .I3(Q[17]),
        .I4(\recv_address[8]_i_34__0_n_0 ),
        .O(\recv_address[8]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_14__0 
       (.I0(Q[22]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [0]),
        .I3(Q[23]),
        .I4(\recv_address[8]_i_35__0_n_0 ),
        .O(\recv_address[8]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \recv_address[8]_i_15__0 
       (.I0(Q[16]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [3]),
        .I3(Q[22]),
        .I4(Q[18]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [2]),
        .O(\recv_address[8]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_22__0 
       (.I0(\recv_address[8]_i_39__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [1]),
        .I3(Q[26]),
        .I4(Q[18]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Target][5] [2]),
        .O(\recv_address_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_23__0 
       (.I0(\recv_address[8]_i_40__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [2]),
        .I2(Q[27]),
        .I3(Q[15]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Target][5] [0]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Source][5] ),
        .O(\recv_address_reg[8] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_31__0 
       (.I0(Q[20]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Target][5] [2]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ),
        .I3(Q[28]),
        .O(\recv_address[8]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_34__0 
       (.I0(Q[30]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [2]),
        .I3(Q[29]),
        .O(\recv_address[8]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_35__0 
       (.I0(Q[29]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [2]),
        .I2(Q[27]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [1]),
        .O(\recv_address[8]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_39__0 
       (.I0(Q[26]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [1]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target][5] [3]),
        .I3(Q[20]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Target][5] [1]),
        .I5(Q[17]),
        .O(\recv_address[8]_i_39__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_40__0 
       (.I0(Q[23]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [0]),
        .I2(Q[29]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [3]),
        .O(\recv_address[8]_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \recv_address[8]_i_4__0 
       (.I0(\recv_address[8]_i_13__0_n_0 ),
        .I1(\recv_address[8]_i_14__0_n_0 ),
        .I2(\recv_address[8]_i_15__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Enable] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Target][2] ),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target][0] ),
        .O(\recv_address_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_7__0 
       (.I0(\recv_address[8]_i_31__0_n_0 ),
        .I1(Q[17]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target][5] [0]),
        .I3(Q[19]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Target][5] [1]),
        .I5(\mem_reg[41]_0 ),
        .O(\recv_address_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \recv_address[8]_i_8__0 
       (.I0(Q[28]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Source][5] ),
        .I2(Q[19]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Target][5] [1]),
        .I4(Q[20]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Target][5] [2]),
        .O(\recv_address_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \recv_counter[3][6]_i_3__0 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(recv_state_1[0]),
        .I3(recv_state_1[1]),
        .I4(write_R_reg_0),
        .I5(channel_nr_4),
        .O(\recv_counter_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFF0FF7F0)) 
    \recv_state[0]_i_1__0 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(recv_state_1[0]),
        .I3(write_R_reg_0),
        .I4(recv_state_1[1]),
        .O(\recv_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFF0FF8F0)) 
    \recv_state[1]_i_1__0 
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(recv_state_1[0]),
        .I3(write_R_reg_0),
        .I4(recv_state_1[1]),
        .O(\recv_state_reg[1] ));
  LUT3 #(
    .INIT(8'h28)) 
    write_R_i_1__0
       (.I0(Q[39]),
        .I1(\ctrl_cycle_reg[1] [1]),
        .I2(\ctrl_cycle_reg[1] [0]),
        .O(write_R_reg));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_16
   (\G0.mem_reg[64] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]\G0.mem_reg[64] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(\G0.mem_reg[64] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(\G0.mem_reg[64] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(\G0.mem_reg[64] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(\G0.mem_reg[64] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(\G0.mem_reg[64] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(\G0.mem_reg[64] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\G0.mem_reg[64] [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\G0.mem_reg[64] [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\G0.mem_reg[64] [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\G0.mem_reg[64] [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\G0.mem_reg[64] [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(\G0.mem_reg[64] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\G0.mem_reg[64] [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\G0.mem_reg[64] [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\G0.mem_reg[64] [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\G0.mem_reg[64] [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\G0.mem_reg[64] [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\G0.mem_reg[64] [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\G0.mem_reg[64] [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\G0.mem_reg[64] [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\G0.mem_reg[64] [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\G0.mem_reg[64] [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(\G0.mem_reg[64] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\G0.mem_reg[64] [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\G0.mem_reg[64] [31]),
        .R(SR));
  FDRE \mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(\G0.mem_reg[64] [32]),
        .R(SR));
  FDRE \mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(\G0.mem_reg[64] [33]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(\G0.mem_reg[64] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(\G0.mem_reg[64] [34]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(\G0.mem_reg[64] [35]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(\G0.mem_reg[64] [36]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(\G0.mem_reg[64] [37]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(\G0.mem_reg[64] [38]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(\G0.mem_reg[64] [39]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(\G0.mem_reg[64] [40]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(\G0.mem_reg[64] [41]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(\G0.mem_reg[64] [42]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(\G0.mem_reg[64] [43]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(\G0.mem_reg[64] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(\G0.mem_reg[64] [44]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(\G0.mem_reg[64] [45]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(\G0.mem_reg[64] [46]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(\G0.mem_reg[64] [47]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(\G0.mem_reg[64] [48]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(\G0.mem_reg[64] [49]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(\G0.mem_reg[64] [50]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(\G0.mem_reg[64] [51]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(\G0.mem_reg[64] [52]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(\G0.mem_reg[64] [53]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(\G0.mem_reg[64] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(\G0.mem_reg[64] [54]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\G0.mem_reg[64] [55]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\G0.mem_reg[64] [56]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(\G0.mem_reg[64] [57]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(\G0.mem_reg[64] [58]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(\G0.mem_reg[64] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(\G0.mem_reg[64] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(\G0.mem_reg[64] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(\G0.mem_reg[64] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_17
   (\G0.mem_reg[64] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]\G0.mem_reg[64] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(\G0.mem_reg[64] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(\G0.mem_reg[64] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(\G0.mem_reg[64] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(\G0.mem_reg[64] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(\G0.mem_reg[64] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(\G0.mem_reg[64] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\G0.mem_reg[64] [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\G0.mem_reg[64] [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\G0.mem_reg[64] [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\G0.mem_reg[64] [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\G0.mem_reg[64] [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(\G0.mem_reg[64] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\G0.mem_reg[64] [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\G0.mem_reg[64] [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\G0.mem_reg[64] [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\G0.mem_reg[64] [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\G0.mem_reg[64] [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\G0.mem_reg[64] [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\G0.mem_reg[64] [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\G0.mem_reg[64] [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\G0.mem_reg[64] [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\G0.mem_reg[64] [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(\G0.mem_reg[64] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\G0.mem_reg[64] [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\G0.mem_reg[64] [31]),
        .R(SR));
  FDRE \mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(\G0.mem_reg[64] [32]),
        .R(SR));
  FDRE \mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(\G0.mem_reg[64] [33]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(\G0.mem_reg[64] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(\G0.mem_reg[64] [34]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(\G0.mem_reg[64] [35]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(\G0.mem_reg[64] [36]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(\G0.mem_reg[64] [37]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(\G0.mem_reg[64] [38]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(\G0.mem_reg[64] [39]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(\G0.mem_reg[64] [40]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(\G0.mem_reg[64] [41]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(\G0.mem_reg[64] [42]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(\G0.mem_reg[64] [43]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(\G0.mem_reg[64] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(\G0.mem_reg[64] [44]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(\G0.mem_reg[64] [45]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(\G0.mem_reg[64] [46]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(\G0.mem_reg[64] [47]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(\G0.mem_reg[64] [48]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(\G0.mem_reg[64] [49]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(\G0.mem_reg[64] [50]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(\G0.mem_reg[64] [51]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(\G0.mem_reg[64] [52]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(\G0.mem_reg[64] [53]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(\G0.mem_reg[64] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(\G0.mem_reg[64] [54]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\G0.mem_reg[64] [55]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\G0.mem_reg[64] [56]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(\G0.mem_reg[64] [57]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(\G0.mem_reg[64] [58]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(\G0.mem_reg[64] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(\G0.mem_reg[64] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(\G0.mem_reg[64] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(\G0.mem_reg[64] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_18
   (E,
    \recv_address_reg[7] ,
    \msg_length_reg_reg[4][6] ,
    \msg_length_reg_reg[0][6] ,
    \msg_length_reg_reg[5][6] ,
    \msg_length_reg_reg[1][6] ,
    \recv_counter_reg[2][6] ,
    \recv_counter_reg[2][6]_0 ,
    \msg_length_reg_reg[2][6] ,
    \msg_length_reg_reg[7][6] ,
    \msg_length_reg_reg[3][6] ,
    channel_nr,
    \msg_length_reg_reg[6][6] ,
    \recv_state_reg[1] ,
    \recv_state_reg[0] ,
    \recv_address_reg[8] ,
    \Outport[6] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    D,
    write_R_reg,
    \toggle_bits_noc_side_reg[2] ,
    S_AXI_0_ARESETN,
    write_R_reg_0,
    recv_state,
    \mem_reg[45]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ,
    toggle_address_noc_side,
    write_R_reg_1,
    Q,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][7] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ,
    \ctrl_cycle_reg[1] ,
    SR,
    \ctrl_cycle_reg[0] ,
    \G0.mem_reg[64] ,
    S_AXI_0_ACLK);
  output [0:0]E;
  output \recv_address_reg[7] ;
  output \msg_length_reg_reg[4][6] ;
  output [0:0]\msg_length_reg_reg[0][6] ;
  output [0:0]\msg_length_reg_reg[5][6] ;
  output [0:0]\msg_length_reg_reg[1][6] ;
  output [0:0]\recv_counter_reg[2][6] ;
  output \recv_counter_reg[2][6]_0 ;
  output [0:0]\msg_length_reg_reg[2][6] ;
  output [0:0]\msg_length_reg_reg[7][6] ;
  output [0:0]\msg_length_reg_reg[3][6] ;
  output [0:0]channel_nr;
  output [0:0]\msg_length_reg_reg[6][6] ;
  output \recv_state_reg[1] ;
  output \recv_state_reg[0] ;
  output \recv_address_reg[8] ;
  output [37:0]\Outport[6] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[8]_3 ;
  output [23:0]D;
  output write_R_reg;
  input [0:0]\toggle_bits_noc_side_reg[2] ;
  input S_AXI_0_ARESETN;
  input write_R_reg_0;
  input [1:0]recv_state;
  input \mem_reg[45]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ;
  input [0:0]toggle_address_noc_side;
  input write_R_reg_1;
  input [2:0]Q;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  input [5:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  input [2:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ;
  input [1:0]\ctrl_cycle_reg[1] ;
  input [0:0]SR;
  input [0:0]\ctrl_cycle_reg[0] ;
  input [56:0]\G0.mem_reg[64] ;
  input S_AXI_0_ACLK;

  wire [23:0]D;
  wire [0:0]E;
  wire [56:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][2] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][3] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][7] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Target][2] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Source][2] ;
  wire [5:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  wire [2:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ;
  wire [37:0]\Outport[6] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire S_AXI_0_ARESETN;
  wire [64:15]\To_Res[0]_10 ;
  wire [0:0]channel_nr;
  wire [0:0]\ctrl_cycle_reg[0] ;
  wire [1:0]\ctrl_cycle_reg[1] ;
  wire \mem_reg[45]_0 ;
  wire [0:0]\msg_length_reg_reg[0][6] ;
  wire [0:0]\msg_length_reg_reg[1][6] ;
  wire [0:0]\msg_length_reg_reg[2][6] ;
  wire [0:0]\msg_length_reg_reg[3][6] ;
  wire \msg_length_reg_reg[4][6] ;
  wire [0:0]\msg_length_reg_reg[5][6] ;
  wire [0:0]\msg_length_reg_reg[6][6] ;
  wire [0:0]\msg_length_reg_reg[7][6] ;
  wire \recv_address[8]_i_24_n_0 ;
  wire \recv_address[8]_i_27_n_0 ;
  wire \recv_address[8]_i_37_n_0 ;
  wire \recv_address[8]_i_3_n_0 ;
  wire \recv_address[8]_i_44_n_0 ;
  wire \recv_address[8]_i_4_n_0 ;
  wire \recv_address[8]_i_8_n_0 ;
  wire \recv_address[8]_i_9_n_0 ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire [0:0]\recv_counter_reg[2][6] ;
  wire \recv_counter_reg[2][6]_0 ;
  wire [1:0]recv_state;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[1] ;
  wire [0:0]toggle_address_noc_side;
  wire [0:0]\toggle_bits_noc_side_reg[2] ;
  wire write_R_reg;
  wire write_R_reg_0;
  wire write_R_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[10]_i_1 
       (.I0(\Outport[6] [10]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[11]_i_1 
       (.I0(\Outport[6] [11]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[12]_i_1 
       (.I0(\Outport[6] [12]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[13]_i_1 
       (.I0(\Outport[6] [13]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[14]_i_1 
       (.I0(\Outport[6] [14]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[15]_i_1 
       (.I0(\To_Res[0]_10 [15]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[16]_i_1 
       (.I0(\To_Res[0]_10 [16]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[17]_i_1 
       (.I0(\To_Res[0]_10 [17]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[18]_i_1 
       (.I0(\To_Res[0]_10 [18]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[19]_i_1 
       (.I0(\To_Res[0]_10 [19]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[20]_i_1 
       (.I0(\To_Res[0]_10 [20]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[21]_i_1 
       (.I0(\To_Res[0]_10 [21]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[22]_i_1 
       (.I0(\To_Res[0]_10 [22]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[23]_i_1 
       (.I0(\To_Res[0]_10 [23]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[24]_i_1 
       (.I0(\To_Res[0]_10 [24]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[25]_i_1 
       (.I0(\To_Res[0]_10 [25]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[26]_i_1 
       (.I0(\To_Res[0]_10 [26]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[27]_i_1 
       (.I0(\To_Res[0]_10 [27]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[28]_i_1 
       (.I0(\To_Res[0]_10 [28]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[29]_i_1 
       (.I0(\To_Res[0]_10 [29]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[30]_i_1 
       (.I0(\To_Res[0]_10 [30]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[31]_i_1 
       (.I0(\To_Res[0]_10 [31]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[8]_i_1 
       (.I0(\Outport[6] [8]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[9]_i_1 
       (.I0(\Outport[6] [9]),
        .I1(\To_Res[0]_10 [63]),
        .I2(\To_Res[0]_10 [64]),
        .O(D[1]));
  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [0]),
        .Q(\Outport[6] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [10]),
        .Q(\Outport[6] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [11]),
        .Q(\Outport[6] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [12]),
        .Q(\Outport[6] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [13]),
        .Q(\Outport[6] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [14]),
        .Q(\Outport[6] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [15]),
        .Q(\To_Res[0]_10 [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [16]),
        .Q(\To_Res[0]_10 [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [17]),
        .Q(\To_Res[0]_10 [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [18]),
        .Q(\To_Res[0]_10 [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [19]),
        .Q(\To_Res[0]_10 [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [1]),
        .Q(\Outport[6] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [20]),
        .Q(\To_Res[0]_10 [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [21]),
        .Q(\To_Res[0]_10 [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [22]),
        .Q(\To_Res[0]_10 [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [23]),
        .Q(\To_Res[0]_10 [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [24]),
        .Q(\To_Res[0]_10 [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [25]),
        .Q(\To_Res[0]_10 [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [26]),
        .Q(\To_Res[0]_10 [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [27]),
        .Q(\To_Res[0]_10 [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [28]),
        .Q(\To_Res[0]_10 [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [29]),
        .Q(\To_Res[0]_10 [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [2]),
        .Q(\Outport[6] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [30]),
        .Q(\To_Res[0]_10 [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [31]),
        .Q(\To_Res[0]_10 [31]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [3]),
        .Q(\Outport[6] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [32]),
        .Q(\Outport[6] [15]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [33]),
        .Q(\Outport[6] [16]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [34]),
        .Q(\Outport[6] [17]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [35]),
        .Q(\Outport[6] [18]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [36]),
        .Q(\Outport[6] [19]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [37]),
        .Q(\Outport[6] [20]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [38]),
        .Q(\Outport[6] [21]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [39]),
        .Q(\Outport[6] [22]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [40]),
        .Q(\Outport[6] [23]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [41]),
        .Q(\Outport[6] [24]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [4]),
        .Q(\Outport[6] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [42]),
        .Q(\Outport[6] [25]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [43]),
        .Q(\Outport[6] [26]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [44]),
        .Q(\Outport[6] [27]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [45]),
        .Q(\Outport[6] [28]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [46]),
        .Q(\Outport[6] [29]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [47]),
        .Q(\Outport[6] [30]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [48]),
        .Q(\Outport[6] [31]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [49]),
        .Q(\Outport[6] [32]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [50]),
        .Q(\Outport[6] [33]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [51]),
        .Q(\Outport[6] [34]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [5]),
        .Q(\Outport[6] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [52]),
        .Q(\Outport[6] [35]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [53]),
        .Q(\Outport[6] [36]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [54]),
        .Q(\Outport[6] [37]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [55]),
        .Q(\To_Res[0]_10 [63]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [56]),
        .Q(\To_Res[0]_10 [64]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [6]),
        .Q(\Outport[6] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [7]),
        .Q(\Outport[6] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [8]),
        .Q(\Outport[6] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(\ctrl_cycle_reg[0] ),
        .D(\G0.mem_reg[64] [9]),
        .Q(\Outport[6] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \msg_length_reg[0][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(\msg_length_reg_reg[4][6] ),
        .I2(\toggle_bits_noc_side_reg[2] ),
        .O(\msg_length_reg_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \msg_length_reg[1][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(\msg_length_reg_reg[4][6] ),
        .I2(\toggle_bits_noc_side_reg[2] ),
        .O(\msg_length_reg_reg[1][6] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \msg_length_reg[2][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(\recv_counter_reg[2][6]_0 ),
        .I2(\toggle_bits_noc_side_reg[2] ),
        .O(\msg_length_reg_reg[2][6] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \msg_length_reg[3][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(\recv_counter_reg[2][6]_0 ),
        .I2(\toggle_bits_noc_side_reg[2] ),
        .O(\msg_length_reg_reg[3][6] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \msg_length_reg[4][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(\msg_length_reg_reg[4][6] ),
        .I2(\toggle_bits_noc_side_reg[2] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \msg_length_reg[5][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(\msg_length_reg_reg[4][6] ),
        .I2(\toggle_bits_noc_side_reg[2] ),
        .O(\msg_length_reg_reg[5][6] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \msg_length_reg[6][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(toggle_address_noc_side),
        .I2(\recv_counter_reg[2][6]_0 ),
        .O(\msg_length_reg_reg[6][6] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \msg_length_reg[7][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(\recv_counter_reg[2][6]_0 ),
        .I2(\toggle_bits_noc_side_reg[2] ),
        .O(\msg_length_reg_reg[7][6] ));
  LUT6 #(
    .INIT(64'h00FF000400FF0000)) 
    \recv_address[7]_i_1__2 
       (.I0(\recv_address[8]_i_3_n_0 ),
        .I1(\recv_address[8]_i_4_n_0 ),
        .I2(\mem_reg[45]_0 ),
        .I3(\recv_address[8]_i_8_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source][7] ),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Target][2] ),
        .O(\recv_address_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_12 
       (.I0(\recv_address[8]_i_27_n_0 ),
        .I1(\Outport[6] [23]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [0]),
        .I3(\Outport[6] [26]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [2]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target][2] ),
        .O(\recv_address_reg[8]_3 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_18 
       (.I0(\Outport[6] [27]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Source][4] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target][3] [0]),
        .I3(\Outport[6] [15]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Target][3] [1]),
        .I5(\Outport[6] [16]),
        .O(\recv_address_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_24 
       (.I0(\recv_address[8]_i_37_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Target][7] [1]),
        .I2(\Outport[6] [19]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [1]),
        .I4(\Outport[6] [24]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Target][1] ),
        .O(\recv_address[8]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_27 
       (.I0(\Outport[6] [19]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Target][6] [1]),
        .I2(\Outport[6] [24]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [1]),
        .O(\recv_address[8]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_29 
       (.I0(\Outport[6] [24]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Source][4] [1]),
        .I2(\Outport[6] [25]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source][4] [2]),
        .I4(\recv_address[8]_i_44_n_0 ),
        .O(\recv_address_reg[8]_2 ));
  LUT6 #(
    .INIT(64'h00000000000004FF)) 
    \recv_address[8]_i_2__2 
       (.I0(\recv_address[8]_i_3_n_0 ),
        .I1(\recv_address[8]_i_4_n_0 ),
        .I2(\mem_reg[45]_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Target][2] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source][7] ),
        .I5(\recv_address[8]_i_8_n_0 ),
        .O(channel_nr));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_3 
       (.I0(\recv_address[8]_i_9_n_0 ),
        .I1(\Outport[6] [15]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target][6] [0]),
        .I3(\Outport[6] [29]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [4]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Source][2] ),
        .O(\recv_address[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_33 
       (.I0(\Outport[6] [17]),
        .I1(Q[0]),
        .I2(\Outport[6] [20]),
        .I3(Q[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source][3] [1]),
        .I5(\Outport[6] [26]),
        .O(\recv_address_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_36 
       (.I0(\Outport[6] [21]),
        .I1(Q[2]),
        .I2(\Outport[6] [25]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Source][3] [0]),
        .O(\recv_address_reg[8] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_37 
       (.I0(\Outport[6] [30]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Target][7] [0]),
        .I3(\Outport[6] [15]),
        .O(\recv_address[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \recv_address[8]_i_4 
       (.I0(\Outport[6] [27]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [3]),
        .I2(\Outport[6] [29]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [4]),
        .I4(\Outport[6] [30]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [5]),
        .O(\recv_address[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_42 
       (.I0(\Outport[6] [22]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Target][7] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [2]),
        .I3(\Outport[6] [26]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Target][7] [2]),
        .I5(\Outport[6] [20]),
        .O(\recv_address_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_44 
       (.I0(\Outport[6] [23]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Source][4] [0]),
        .I2(\Outport[6] [18]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Target][3] [2]),
        .O(\recv_address[8]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051000051)) 
    \recv_address[8]_i_8 
       (.I0(\recv_address[8]_i_24_n_0 ),
        .I1(\Outport[6] [30]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [3]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] [0]),
        .I4(\Outport[6] [23]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Source][2] ),
        .O(\recv_address[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_9 
       (.I0(\Outport[6] [30]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [5]),
        .I2(\Outport[6] [21]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Target][6] [2]),
        .O(\recv_address[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \recv_counter[1][6]_i_3 
       (.I0(channel_nr),
        .I1(\To_Res[0]_10 [64]),
        .I2(\To_Res[0]_10 [63]),
        .I3(recv_state[0]),
        .I4(recv_state[1]),
        .I5(write_R_reg_1),
        .O(\msg_length_reg_reg[4][6] ));
  LUT5 #(
    .INIT(32'h10F01010)) 
    \recv_counter[2][6]_i_1 
       (.I0(\recv_address_reg[7] ),
        .I1(\recv_counter_reg[2][6]_0 ),
        .I2(S_AXI_0_ARESETN),
        .I3(write_R_reg_0),
        .I4(recv_state[1]),
        .O(\recv_counter_reg[2][6] ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \recv_counter[3][6]_i_3 
       (.I0(\To_Res[0]_10 [64]),
        .I1(\To_Res[0]_10 [63]),
        .I2(recv_state[0]),
        .I3(recv_state[1]),
        .I4(write_R_reg_1),
        .I5(channel_nr),
        .O(\recv_counter_reg[2][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFF0FF7F0)) 
    \recv_state[0]_i_1 
       (.I0(\To_Res[0]_10 [64]),
        .I1(\To_Res[0]_10 [63]),
        .I2(recv_state[0]),
        .I3(write_R_reg_1),
        .I4(recv_state[1]),
        .O(\recv_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFF0FF8F0)) 
    \recv_state[1]_i_1 
       (.I0(\To_Res[0]_10 [64]),
        .I1(\To_Res[0]_10 [63]),
        .I2(recv_state[0]),
        .I3(write_R_reg_1),
        .I4(recv_state[1]),
        .O(\recv_state_reg[1] ));
  LUT3 #(
    .INIT(8'h28)) 
    write_R_i_1
       (.I0(\To_Res[0]_10 [64]),
        .I1(\ctrl_cycle_reg[1] [1]),
        .I2(\ctrl_cycle_reg[1] [0]),
        .O(write_R_reg));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_6
   (\G0.mem_reg[64] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]\G0.mem_reg[64] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(\G0.mem_reg[64] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(\G0.mem_reg[64] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(\G0.mem_reg[64] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(\G0.mem_reg[64] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(\G0.mem_reg[64] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(\G0.mem_reg[64] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\G0.mem_reg[64] [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\G0.mem_reg[64] [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\G0.mem_reg[64] [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\G0.mem_reg[64] [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\G0.mem_reg[64] [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(\G0.mem_reg[64] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\G0.mem_reg[64] [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\G0.mem_reg[64] [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\G0.mem_reg[64] [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\G0.mem_reg[64] [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\G0.mem_reg[64] [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\G0.mem_reg[64] [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\G0.mem_reg[64] [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\G0.mem_reg[64] [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\G0.mem_reg[64] [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\G0.mem_reg[64] [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(\G0.mem_reg[64] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\G0.mem_reg[64] [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\G0.mem_reg[64] [31]),
        .R(SR));
  FDRE \mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(\G0.mem_reg[64] [32]),
        .R(SR));
  FDRE \mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(\G0.mem_reg[64] [33]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(\G0.mem_reg[64] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(\G0.mem_reg[64] [34]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(\G0.mem_reg[64] [35]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(\G0.mem_reg[64] [36]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(\G0.mem_reg[64] [37]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(\G0.mem_reg[64] [38]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(\G0.mem_reg[64] [39]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(\G0.mem_reg[64] [40]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(\G0.mem_reg[64] [41]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(\G0.mem_reg[64] [42]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(\G0.mem_reg[64] [43]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(\G0.mem_reg[64] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(\G0.mem_reg[64] [44]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(\G0.mem_reg[64] [45]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(\G0.mem_reg[64] [46]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(\G0.mem_reg[64] [47]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(\G0.mem_reg[64] [48]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(\G0.mem_reg[64] [49]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(\G0.mem_reg[64] [50]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(\G0.mem_reg[64] [51]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(\G0.mem_reg[64] [52]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(\G0.mem_reg[64] [53]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(\G0.mem_reg[64] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(\G0.mem_reg[64] [54]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\G0.mem_reg[64] [55]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\G0.mem_reg[64] [56]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(\G0.mem_reg[64] [57]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(\G0.mem_reg[64] [58]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(\G0.mem_reg[64] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(\G0.mem_reg[64] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(\G0.mem_reg[64] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(\G0.mem_reg[64] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_7
   (\recv_state_reg[1] ,
    \recv_state_reg[0] ,
    \recv_counter_reg[0][0] ,
    channel_nr_0,
    \recv_counter_reg[2][0] ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7] ,
    Q,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \data_reg_reg[31] ,
    write_R_reg,
    recv_state_3,
    write_R_reg_0,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ,
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Source][7] ,
    \mem_reg[47]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][6] ,
    \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7] ,
    \ctrl_cycle_reg[1] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output \recv_state_reg[1] ;
  output \recv_state_reg[0] ;
  output \recv_counter_reg[0][0] ;
  output [0:0]channel_nr_0;
  output \recv_counter_reg[2][0] ;
  output \recv_address_reg[8] ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[7] ;
  output [37:0]Q;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[7]_1 ;
  output [23:0]\data_reg_reg[31] ;
  output write_R_reg;
  input [1:0]recv_state_3;
  input write_R_reg_0;
  input \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ;
  input \mem_reg[47]_0 ;
  input [1:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ;
  input \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  input [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  input [1:0]\ctrl_cycle_reg[1] ;
  input [0:0]SR;
  input [0:0]E;
  input [56:0]D;
  input S_AXI_0_ACLK;

  wire [56:0]D;
  wire [0:0]E;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][7] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[0][Target][1] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][5] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Target][6] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Target][0] ;
  wire [1:0]\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][0] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][2] ;
  wire [3:0]\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ;
  wire [37:0]Q;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;
  wire [64:15]\To_Res[3]_26 ;
  wire [0:0]channel_nr_0;
  wire [1:0]\ctrl_cycle_reg[1] ;
  wire [23:0]\data_reg_reg[31] ;
  wire \mem_reg[47]_0 ;
  wire \recv_address[8]_i_10__2_n_0 ;
  wire \recv_address[8]_i_11__2_n_0 ;
  wire \recv_address[8]_i_27__2_n_0 ;
  wire \recv_address[8]_i_33__2_n_0 ;
  wire \recv_address[8]_i_34__2_n_0 ;
  wire \recv_address[8]_i_38__2_n_0 ;
  wire \recv_address[8]_i_39__2_n_0 ;
  wire \recv_address[8]_i_45__1_n_0 ;
  wire \recv_address[8]_i_7__2_n_0 ;
  wire \recv_address[8]_i_9__2_n_0 ;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[7]_1 ;
  wire \recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_counter_reg[0][0] ;
  wire \recv_counter_reg[2][0] ;
  wire [1:0]recv_state_3;
  wire \recv_state_reg[0] ;
  wire \recv_state_reg[1] ;
  wire write_R_reg;
  wire write_R_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[10]_i_1__2 
       (.I0(Q[10]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[11]_i_1__2 
       (.I0(Q[11]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[12]_i_1__2 
       (.I0(Q[12]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[13]_i_1__2 
       (.I0(Q[13]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[14]_i_1__2 
       (.I0(Q[14]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[15]_i_1__2 
       (.I0(\To_Res[3]_26 [15]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[16]_i_1__2 
       (.I0(\To_Res[3]_26 [16]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[17]_i_1__2 
       (.I0(\To_Res[3]_26 [17]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[18]_i_1__2 
       (.I0(\To_Res[3]_26 [18]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[19]_i_1__2 
       (.I0(\To_Res[3]_26 [19]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[20]_i_1__2 
       (.I0(\To_Res[3]_26 [20]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[21]_i_1__2 
       (.I0(\To_Res[3]_26 [21]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[22]_i_1__2 
       (.I0(\To_Res[3]_26 [22]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[23]_i_1__2 
       (.I0(\To_Res[3]_26 [23]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[24]_i_1__2 
       (.I0(\To_Res[3]_26 [24]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[25]_i_1__2 
       (.I0(\To_Res[3]_26 [25]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[26]_i_1__2 
       (.I0(\To_Res[3]_26 [26]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[27]_i_1__2 
       (.I0(\To_Res[3]_26 [27]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[28]_i_1__2 
       (.I0(\To_Res[3]_26 [28]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[29]_i_1__2 
       (.I0(\To_Res[3]_26 [29]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[30]_i_1__2 
       (.I0(\To_Res[3]_26 [30]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[31]_i_1__2 
       (.I0(\To_Res[3]_26 [31]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[8]_i_1__2 
       (.I0(Q[8]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \data_reg[9]_i_1__2 
       (.I0(Q[9]),
        .I1(\To_Res[3]_26 [63]),
        .I2(\To_Res[3]_26 [64]),
        .O(\data_reg_reg[31] [1]));
  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\To_Res[3]_26 [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\To_Res[3]_26 [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\To_Res[3]_26 [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\To_Res[3]_26 [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\To_Res[3]_26 [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\To_Res[3]_26 [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\To_Res[3]_26 [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\To_Res[3]_26 [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\To_Res[3]_26 [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\To_Res[3]_26 [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\To_Res[3]_26 [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\To_Res[3]_26 [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\To_Res[3]_26 [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\To_Res[3]_26 [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\To_Res[3]_26 [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\To_Res[3]_26 [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\To_Res[3]_26 [31]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(Q[15]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(Q[16]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(Q[17]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(Q[18]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(Q[19]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(Q[20]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(Q[21]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(Q[22]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(Q[23]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(Q[24]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(Q[25]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(Q[26]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(Q[27]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(Q[28]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(Q[29]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(Q[30]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(Q[31]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(Q[32]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(Q[33]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(Q[34]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(Q[35]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(Q[36]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(Q[37]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\To_Res[3]_26 [63]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\To_Res[3]_26 [64]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_10__2 
       (.I0(Q[22]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [0]),
        .I3(Q[23]),
        .I4(\recv_address[8]_i_34__2_n_0 ),
        .O(\recv_address[8]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \recv_address[8]_i_11__2 
       (.I0(Q[16]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [3]),
        .I3(Q[22]),
        .I4(Q[18]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [2]),
        .O(\recv_address[8]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_18__2 
       (.I0(\recv_address[8]_i_38__2_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [1]),
        .I3(Q[26]),
        .I4(Q[18]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Target][5] [2]),
        .O(\recv_address_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_19__2 
       (.I0(\recv_address[8]_i_39__2_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [2]),
        .I2(Q[27]),
        .I3(Q[15]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Target][5] [0]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Source][5] ),
        .O(\recv_address_reg[7] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_27__2 
       (.I0(Q[21]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Target][6] [1]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source][7] [1]),
        .I3(Q[25]),
        .O(\recv_address[8]_i_27__2_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \recv_address[8]_i_2__1 
       (.I0(\recv_address_reg[8] ),
        .I1(\recv_address_reg[8]_0 ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ),
        .O(channel_nr_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_33__2 
       (.I0(Q[30]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [2]),
        .I3(Q[29]),
        .O(\recv_address[8]_i_33__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_34__2 
       (.I0(Q[29]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [2]),
        .I2(Q[27]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source][7] [1]),
        .O(\recv_address[8]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_38__2 
       (.I0(Q[26]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [1]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target][5] [3]),
        .I3(Q[20]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Target][5] [1]),
        .I5(Q[17]),
        .O(\recv_address[8]_i_38__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_39__2 
       (.I0(Q[23]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [0]),
        .I2(Q[29]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Source][6] [3]),
        .O(\recv_address[8]_i_39__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEFFBE)) 
    \recv_address[8]_i_3__2 
       (.I0(\recv_address[8]_i_7__2_n_0 ),
        .I1(Q[30]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source][7] [3]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source][7] [2]),
        .I4(Q[27]),
        .I5(\mem_reg[47]_0 ),
        .O(\recv_address_reg[8] ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_42__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source][5] [1]),
        .I1(Q[28]),
        .I2(Q[23]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source][5] [0]),
        .I4(\recv_address[8]_i_45__1_n_0 ),
        .O(\recv_address_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_45__1 
       (.I0(Q[15]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Target][1] [0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Target][1] [1]),
        .I3(Q[16]),
        .O(\recv_address[8]_i_45__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \recv_address[8]_i_4__2 
       (.I0(\recv_address[8]_i_9__2_n_0 ),
        .I1(\recv_address[8]_i_10__2_n_0 ),
        .I2(\recv_address[8]_i_11__2_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Enable] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Target][2] ),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target][0] ),
        .O(\recv_address_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \recv_address[8]_i_7__2 
       (.I0(Q[23]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Source][7] [0]),
        .I2(Q[16]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Target][6] [0]),
        .I4(\recv_address[8]_i_27__2_n_0 ),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Target][0] ),
        .O(\recv_address[8]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_9__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [0]),
        .I1(Q[16]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target][7] [1]),
        .I3(Q[17]),
        .I4(\recv_address[8]_i_33__2_n_0 ),
        .O(\recv_address[8]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \recv_counter[1][6]_i_3__2 
       (.I0(channel_nr_0),
        .I1(\To_Res[3]_26 [64]),
        .I2(\To_Res[3]_26 [63]),
        .I3(recv_state_3[0]),
        .I4(recv_state_3[1]),
        .I5(write_R_reg_0),
        .O(\recv_counter_reg[0][0] ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \recv_counter[3][6]_i_3__2 
       (.I0(\To_Res[3]_26 [64]),
        .I1(\To_Res[3]_26 [63]),
        .I2(recv_state_3[0]),
        .I3(recv_state_3[1]),
        .I4(write_R_reg_0),
        .I5(channel_nr_0),
        .O(\recv_counter_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFF0FF7F0)) 
    \recv_state[0]_i_1__2 
       (.I0(\To_Res[3]_26 [64]),
        .I1(\To_Res[3]_26 [63]),
        .I2(recv_state_3[0]),
        .I3(write_R_reg_0),
        .I4(recv_state_3[1]),
        .O(\recv_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFF0FF8F0)) 
    \recv_state[1]_i_1__2 
       (.I0(\To_Res[3]_26 [64]),
        .I1(\To_Res[3]_26 [63]),
        .I2(recv_state_3[0]),
        .I3(write_R_reg_0),
        .I4(recv_state_3[1]),
        .O(\recv_state_reg[1] ));
  LUT3 #(
    .INIT(8'h28)) 
    write_R_i_1__1
       (.I0(\To_Res[3]_26 [64]),
        .I1(\ctrl_cycle_reg[1] [1]),
        .I2(\ctrl_cycle_reg[1] [0]),
        .O(write_R_reg));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_8
   (\G0.mem_reg[64] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]\G0.mem_reg[64] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(\G0.mem_reg[64] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(\G0.mem_reg[64] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(\G0.mem_reg[64] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(\G0.mem_reg[64] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(\G0.mem_reg[64] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(\G0.mem_reg[64] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\G0.mem_reg[64] [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\G0.mem_reg[64] [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\G0.mem_reg[64] [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\G0.mem_reg[64] [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\G0.mem_reg[64] [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(\G0.mem_reg[64] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\G0.mem_reg[64] [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\G0.mem_reg[64] [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\G0.mem_reg[64] [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\G0.mem_reg[64] [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\G0.mem_reg[64] [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\G0.mem_reg[64] [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\G0.mem_reg[64] [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\G0.mem_reg[64] [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\G0.mem_reg[64] [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\G0.mem_reg[64] [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(\G0.mem_reg[64] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\G0.mem_reg[64] [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\G0.mem_reg[64] [31]),
        .R(SR));
  FDRE \mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(\G0.mem_reg[64] [32]),
        .R(SR));
  FDRE \mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(\G0.mem_reg[64] [33]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(\G0.mem_reg[64] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(\G0.mem_reg[64] [34]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(\G0.mem_reg[64] [35]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(\G0.mem_reg[64] [36]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(\G0.mem_reg[64] [37]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(\G0.mem_reg[64] [38]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(\G0.mem_reg[64] [39]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(\G0.mem_reg[64] [40]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(\G0.mem_reg[64] [41]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(\G0.mem_reg[64] [42]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(\G0.mem_reg[64] [43]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(\G0.mem_reg[64] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(\G0.mem_reg[64] [44]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(\G0.mem_reg[64] [45]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(\G0.mem_reg[64] [46]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(\G0.mem_reg[64] [47]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(\G0.mem_reg[64] [48]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(\G0.mem_reg[64] [49]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(\G0.mem_reg[64] [50]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(\G0.mem_reg[64] [51]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(\G0.mem_reg[64] [52]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(\G0.mem_reg[64] [53]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(\G0.mem_reg[64] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(\G0.mem_reg[64] [54]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\G0.mem_reg[64] [55]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\G0.mem_reg[64] [56]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(\G0.mem_reg[64] [57]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(\G0.mem_reg[64] [58]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(\G0.mem_reg[64] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(\G0.mem_reg[64] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(\G0.mem_reg[64] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(\G0.mem_reg[64] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "NoC_Mesh_3D_Nostrum_Switch_xmitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_9
   (\G0.mem_reg[64] ,
    SR,
    E,
    D,
    S_AXI_0_ACLK);
  output [58:0]\G0.mem_reg[64] ;
  input [0:0]SR;
  input [0:0]E;
  input [58:0]D;
  input S_AXI_0_ACLK;

  wire [58:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire [0:0]SR;
  wire S_AXI_0_ACLK;

  FDRE \mem_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(\G0.mem_reg[64] [0]),
        .R(SR));
  FDRE \mem_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(\G0.mem_reg[64] [10]),
        .R(SR));
  FDRE \mem_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(\G0.mem_reg[64] [11]),
        .R(SR));
  FDRE \mem_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(\G0.mem_reg[64] [12]),
        .R(SR));
  FDRE \mem_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(\G0.mem_reg[64] [13]),
        .R(SR));
  FDRE \mem_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(\G0.mem_reg[64] [14]),
        .R(SR));
  FDRE \mem_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(\G0.mem_reg[64] [15]),
        .R(SR));
  FDRE \mem_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[16]),
        .Q(\G0.mem_reg[64] [16]),
        .R(SR));
  FDRE \mem_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[17]),
        .Q(\G0.mem_reg[64] [17]),
        .R(SR));
  FDRE \mem_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[18]),
        .Q(\G0.mem_reg[64] [18]),
        .R(SR));
  FDRE \mem_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[19]),
        .Q(\G0.mem_reg[64] [19]),
        .R(SR));
  FDRE \mem_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(\G0.mem_reg[64] [1]),
        .R(SR));
  FDRE \mem_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[20]),
        .Q(\G0.mem_reg[64] [20]),
        .R(SR));
  FDRE \mem_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[21]),
        .Q(\G0.mem_reg[64] [21]),
        .R(SR));
  FDRE \mem_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[22]),
        .Q(\G0.mem_reg[64] [22]),
        .R(SR));
  FDRE \mem_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[23]),
        .Q(\G0.mem_reg[64] [23]),
        .R(SR));
  FDRE \mem_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[24]),
        .Q(\G0.mem_reg[64] [24]),
        .R(SR));
  FDRE \mem_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[25]),
        .Q(\G0.mem_reg[64] [25]),
        .R(SR));
  FDRE \mem_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[26]),
        .Q(\G0.mem_reg[64] [26]),
        .R(SR));
  FDRE \mem_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[27]),
        .Q(\G0.mem_reg[64] [27]),
        .R(SR));
  FDRE \mem_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[28]),
        .Q(\G0.mem_reg[64] [28]),
        .R(SR));
  FDRE \mem_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[29]),
        .Q(\G0.mem_reg[64] [29]),
        .R(SR));
  FDRE \mem_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(\G0.mem_reg[64] [2]),
        .R(SR));
  FDRE \mem_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[30]),
        .Q(\G0.mem_reg[64] [30]),
        .R(SR));
  FDRE \mem_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[31]),
        .Q(\G0.mem_reg[64] [31]),
        .R(SR));
  FDRE \mem_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[32]),
        .Q(\G0.mem_reg[64] [32]),
        .R(SR));
  FDRE \mem_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[33]),
        .Q(\G0.mem_reg[64] [33]),
        .R(SR));
  FDRE \mem_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(\G0.mem_reg[64] [3]),
        .R(SR));
  FDRE \mem_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[34]),
        .Q(\G0.mem_reg[64] [34]),
        .R(SR));
  FDRE \mem_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[35]),
        .Q(\G0.mem_reg[64] [35]),
        .R(SR));
  FDRE \mem_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[36]),
        .Q(\G0.mem_reg[64] [36]),
        .R(SR));
  FDRE \mem_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[37]),
        .Q(\G0.mem_reg[64] [37]),
        .R(SR));
  FDRE \mem_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[38]),
        .Q(\G0.mem_reg[64] [38]),
        .R(SR));
  FDRE \mem_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[39]),
        .Q(\G0.mem_reg[64] [39]),
        .R(SR));
  FDRE \mem_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[40]),
        .Q(\G0.mem_reg[64] [40]),
        .R(SR));
  FDRE \mem_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[41]),
        .Q(\G0.mem_reg[64] [41]),
        .R(SR));
  FDRE \mem_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[42]),
        .Q(\G0.mem_reg[64] [42]),
        .R(SR));
  FDRE \mem_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[43]),
        .Q(\G0.mem_reg[64] [43]),
        .R(SR));
  FDRE \mem_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(\G0.mem_reg[64] [4]),
        .R(SR));
  FDRE \mem_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[44]),
        .Q(\G0.mem_reg[64] [44]),
        .R(SR));
  FDRE \mem_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[45]),
        .Q(\G0.mem_reg[64] [45]),
        .R(SR));
  FDRE \mem_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[46]),
        .Q(\G0.mem_reg[64] [46]),
        .R(SR));
  FDRE \mem_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[47]),
        .Q(\G0.mem_reg[64] [47]),
        .R(SR));
  FDRE \mem_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[48]),
        .Q(\G0.mem_reg[64] [48]),
        .R(SR));
  FDRE \mem_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[49]),
        .Q(\G0.mem_reg[64] [49]),
        .R(SR));
  FDRE \mem_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[50]),
        .Q(\G0.mem_reg[64] [50]),
        .R(SR));
  FDRE \mem_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[51]),
        .Q(\G0.mem_reg[64] [51]),
        .R(SR));
  FDRE \mem_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[52]),
        .Q(\G0.mem_reg[64] [52]),
        .R(SR));
  FDRE \mem_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[53]),
        .Q(\G0.mem_reg[64] [53]),
        .R(SR));
  FDRE \mem_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(\G0.mem_reg[64] [5]),
        .R(SR));
  FDRE \mem_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[54]),
        .Q(\G0.mem_reg[64] [54]),
        .R(SR));
  FDRE \mem_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[55]),
        .Q(\G0.mem_reg[64] [55]),
        .R(SR));
  FDRE \mem_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[56]),
        .Q(\G0.mem_reg[64] [56]),
        .R(SR));
  FDRE \mem_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[57]),
        .Q(\G0.mem_reg[64] [57]),
        .R(SR));
  FDRE \mem_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[58]),
        .Q(\G0.mem_reg[64] [58]),
        .R(SR));
  FDRE \mem_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(\G0.mem_reg[64] [6]),
        .R(SR));
  FDRE \mem_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(\G0.mem_reg[64] [7]),
        .R(SR));
  FDRE \mem_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(\G0.mem_reg[64] [8]),
        .R(SR));
  FDRE \mem_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(\G0.mem_reg[64] [9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni
   (old_GlobalSync_reg,
    recv_buffer_write_reg,
    \channel_status_reg[1][1] ,
    NoC_Irq_0,
    \channel_nr_reg[2] ,
    \toggle_bits_noc_side_reg[2] ,
    \recv_address_reg[8] ,
    Q,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \recv_address_reg[7]_3 ,
    \recv_address_reg[7]_4 ,
    \recv_address_reg[7]_5 ,
    \channel_status_reg[1][0] ,
    \channel_status_reg[2][0] ,
    slave_irq0,
    slave_irq0_0,
    slave_irq0_1,
    \G0.mem_reg[64] ,
    S_AXI_0_RDATA,
    S_AXI_0_ACLK,
    reset,
    S_AXI_0_WDATA,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    S_AXI_0_ARESETN,
    D,
    write_R,
    read_R,
    S_AXI_0_AWADDR,
    S_AXI_0_ARADDR,
    S_AXI_0_WVALID,
    S_AXI_0_AWVALID,
    axi_awready_reg,
    axi_wready_reg,
    S_AXI_0_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    \mem_reg[64]_1 ,
    \mem_reg[64]_2 ,
    \recv_state_reg[0] ,
    write_R_reg,
    \mem_reg[46] ,
    \Outport[6] ,
    \mem_reg[42] ,
    \mem_reg[47] ,
    \mem_reg[52] ,
    \mem_reg[49] ,
    \mem_reg[48] ,
    old_heartbeat,
    old_heartbeat_2,
    old_heartbeat_3,
    E,
    \mem_reg[31] ,
    \mem_reg[64]_3 ,
    \toggle_bits_noc_side_reg[2]_0 ,
    \mem_reg[64]_4 ,
    \mem_reg[64]_5 ,
    \mem_reg[64]_6 ,
    \mem_reg[64]_7 ,
    \mem_reg[64]_8 ,
    \mem_reg[64]_9 ,
    S_AXI_0_WSTRB);
  output old_GlobalSync_reg;
  output recv_buffer_write_reg;
  output \channel_status_reg[1][1] ;
  output NoC_Irq_0;
  output [0:0]\channel_nr_reg[2] ;
  output \toggle_bits_noc_side_reg[2] ;
  output \recv_address_reg[8] ;
  output [1:0]Q;
  output [2:0]\recv_address_reg[8]_0 ;
  output \recv_address_reg[7] ;
  output [3:0]\recv_address_reg[7]_0 ;
  output [3:0]\recv_address_reg[7]_1 ;
  output \recv_address_reg[7]_2 ;
  output \recv_address_reg[8]_1 ;
  output [3:0]\recv_address_reg[8]_2 ;
  output [2:0]\recv_address_reg[8]_3 ;
  output \recv_address_reg[8]_4 ;
  output \recv_address_reg[8]_5 ;
  output [5:0]\recv_address_reg[7]_3 ;
  output [2:0]\recv_address_reg[7]_4 ;
  output \recv_address_reg[7]_5 ;
  output \channel_status_reg[1][0] ;
  output \channel_status_reg[2][0] ;
  output slave_irq0;
  output slave_irq0_0;
  output slave_irq0_1;
  output [58:0]\G0.mem_reg[64] ;
  output [31:0]S_AXI_0_RDATA;
  input S_AXI_0_ACLK;
  input reset;
  input [31:0]S_AXI_0_WDATA;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input S_AXI_0_ARESETN;
  input [8:0]D;
  input [0:0]write_R;
  input [0:0]read_R;
  input [11:0]S_AXI_0_AWADDR;
  input [11:0]S_AXI_0_ARADDR;
  input S_AXI_0_WVALID;
  input S_AXI_0_AWVALID;
  input axi_awready_reg;
  input axi_wready_reg;
  input S_AXI_0_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input \mem_reg[64]_1 ;
  input \mem_reg[64]_2 ;
  input \recv_state_reg[0] ;
  input write_R_reg;
  input \mem_reg[46] ;
  input [30:0]\Outport[6] ;
  input \mem_reg[42] ;
  input \mem_reg[47] ;
  input \mem_reg[52] ;
  input \mem_reg[49] ;
  input \mem_reg[48] ;
  input old_heartbeat;
  input old_heartbeat_2;
  input old_heartbeat_3;
  input [0:0]E;
  input [23:0]\mem_reg[31] ;
  input [0:0]\mem_reg[64]_3 ;
  input [0:0]\toggle_bits_noc_side_reg[2]_0 ;
  input [0:0]\mem_reg[64]_4 ;
  input [0:0]\mem_reg[64]_5 ;
  input [0:0]\mem_reg[64]_6 ;
  input [0:0]\mem_reg[64]_7 ;
  input [0:0]\mem_reg[64]_8 ;
  input [0:0]\mem_reg[64]_9 ;
  input [3:0]S_AXI_0_WSTRB;

  wire [8:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire NoC_Irq_0;
  wire [30:0]\Outport[6] ;
  wire [1:0]Q;
  wire S_AXI_0_ACLK;
  wire [11:0]S_AXI_0_ARADDR;
  wire S_AXI_0_ARESETN;
  wire S_AXI_0_ARVALID;
  wire [11:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWVALID;
  wire [31:0]S_AXI_0_RDATA;
  wire [31:0]S_AXI_0_WDATA;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire \channel_nr[2]_i_1_n_0 ;
  wire [0:0]\channel_nr_reg[2] ;
  wire \channel_status_reg[1][0] ;
  wire \channel_status_reg[1][1] ;
  wire \channel_status_reg[2][0] ;
  wire dap_recv_buffer_select;
  wire dap_rni_select;
  wire dap_send_buffer_select;
  wire \heartbeat_generator.GlobalSync_retimed_i_1_n_0 ;
  wire \heartbeat_generator.setup_i_1_n_0 ;
  wire interface_n_13;
  wire interface_n_14;
  wire interface_n_15;
  wire interface_n_25;
  wire interface_n_26;
  wire interface_n_27;
  wire interface_n_29;
  wire interface_n_5;
  wire interface_n_6;
  wire interface_n_62;
  wire interface_n_66;
  wire interface_n_68;
  wire interface_n_9;
  wire [31:0]internal_readdata_b;
  wire [8:7]mem_address;
  wire \mem_address[7]_i_1_n_0 ;
  wire \mem_address[8]_i_1_n_0 ;
  wire [23:0]\mem_reg[31] ;
  wire \mem_reg[42] ;
  wire \mem_reg[46] ;
  wire \mem_reg[47] ;
  wire \mem_reg[48] ;
  wire \mem_reg[49] ;
  wire \mem_reg[52] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire \mem_reg[64]_2 ;
  wire [0:0]\mem_reg[64]_3 ;
  wire [0:0]\mem_reg[64]_4 ;
  wire [0:0]\mem_reg[64]_5 ;
  wire [0:0]\mem_reg[64]_6 ;
  wire [0:0]\mem_reg[64]_7 ;
  wire [0:0]\mem_reg[64]_8 ;
  wire [0:0]\mem_reg[64]_9 ;
  wire old_GlobalSync_reg;
  wire old_heartbeat;
  wire old_heartbeat_0;
  wire old_heartbeat_2;
  wire old_heartbeat_3;
  wire p_3_in;
  wire [0:0]read_R;
  wire [31:0]readdata_a;
  wire \recv_address_reg[7] ;
  wire [3:0]\recv_address_reg[7]_0 ;
  wire [3:0]\recv_address_reg[7]_1 ;
  wire \recv_address_reg[7]_2 ;
  wire [5:0]\recv_address_reg[7]_3 ;
  wire [2:0]\recv_address_reg[7]_4 ;
  wire \recv_address_reg[7]_5 ;
  wire \recv_address_reg[8] ;
  wire [2:0]\recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire [3:0]\recv_address_reg[8]_2 ;
  wire [2:0]\recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire \recv_address_reg[8]_5 ;
  wire [8:0]recv_buffer_address;
  wire [9:9]recv_buffer_address1_reg;
  wire [9:9]recv_buffer_address2;
  wire recv_buffer_chipselect1;
  wire recv_buffer_n_0;
  wire recv_buffer_n_39;
  wire [31:0]recv_buffer_readdata1;
  wire recv_buffer_write2;
  wire recv_buffer_write_reg;
  wire [31:0]recv_buffer_writedata;
  wire \recv_state_reg[0] ;
  wire reset;
  wire rni_chipselect6_out;
  wire [31:0]rni_readdata;
  wire [31:0]rni_readdata_delayed;
  wire \rni_readdata_delayed[31]_i_3_n_0 ;
  wire \rni_readdata_delayed[31]_i_4_n_0 ;
  wire \rni_readdata_delayed[31]_i_5_n_0 ;
  wire \rni_readdata_delayed[31]_i_6_n_0 ;
  wire \rni_readdata_delayed[6]_i_3__1_n_0 ;
  wire [8:0]send_buffer_address;
  wire send_buffer_chipselect13_out;
  wire send_clock_i_1_n_0;
  wire setup;
  wire [7:0]slave_address;
  wire slave_irq0;
  wire slave_irq0_0;
  wire slave_irq0_1;
  wire slave_irq_i_1_n_0;
  wire synchronize_flag;
  wire synchronize_flag_i_1_n_0;
  wire [0:3]toggle_address_noc_side;
  wire \toggle_bits_noc_side_reg[2] ;
  wire [0:0]\toggle_bits_noc_side_reg[2]_0 ;
  wire [0:0]write_R;
  wire write_R_reg;

  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[0]_INST_0 
       (.I0(rni_readdata_delayed[0]),
        .I1(readdata_a[0]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[0]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[10]_INST_0 
       (.I0(rni_readdata_delayed[10]),
        .I1(readdata_a[10]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[10]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[11]_INST_0 
       (.I0(rni_readdata_delayed[11]),
        .I1(readdata_a[11]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[11]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[12]_INST_0 
       (.I0(rni_readdata_delayed[12]),
        .I1(readdata_a[12]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[12]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[13]_INST_0 
       (.I0(rni_readdata_delayed[13]),
        .I1(readdata_a[13]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[13]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[14]_INST_0 
       (.I0(rni_readdata_delayed[14]),
        .I1(readdata_a[14]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[14]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[15]_INST_0 
       (.I0(rni_readdata_delayed[15]),
        .I1(readdata_a[15]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[15]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[16]_INST_0 
       (.I0(rni_readdata_delayed[16]),
        .I1(readdata_a[16]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[16]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[17]_INST_0 
       (.I0(rni_readdata_delayed[17]),
        .I1(readdata_a[17]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[17]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[18]_INST_0 
       (.I0(rni_readdata_delayed[18]),
        .I1(readdata_a[18]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[18]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[19]_INST_0 
       (.I0(rni_readdata_delayed[19]),
        .I1(readdata_a[19]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[19]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[1]_INST_0 
       (.I0(rni_readdata_delayed[1]),
        .I1(readdata_a[1]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[1]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[20]_INST_0 
       (.I0(rni_readdata_delayed[20]),
        .I1(readdata_a[20]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[20]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[21]_INST_0 
       (.I0(rni_readdata_delayed[21]),
        .I1(readdata_a[21]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[21]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[22]_INST_0 
       (.I0(rni_readdata_delayed[22]),
        .I1(readdata_a[22]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[22]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[23]_INST_0 
       (.I0(rni_readdata_delayed[23]),
        .I1(readdata_a[23]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[23]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[24]_INST_0 
       (.I0(rni_readdata_delayed[24]),
        .I1(readdata_a[24]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[24]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[25]_INST_0 
       (.I0(rni_readdata_delayed[25]),
        .I1(readdata_a[25]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[25]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[26]_INST_0 
       (.I0(rni_readdata_delayed[26]),
        .I1(readdata_a[26]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[26]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[26]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[27]_INST_0 
       (.I0(rni_readdata_delayed[27]),
        .I1(readdata_a[27]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[27]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[28]_INST_0 
       (.I0(rni_readdata_delayed[28]),
        .I1(readdata_a[28]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[28]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[28]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[29]_INST_0 
       (.I0(rni_readdata_delayed[29]),
        .I1(readdata_a[29]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[29]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[2]_INST_0 
       (.I0(rni_readdata_delayed[2]),
        .I1(readdata_a[2]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[2]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[30]_INST_0 
       (.I0(rni_readdata_delayed[30]),
        .I1(readdata_a[30]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[30]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[30]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[31]_INST_0 
       (.I0(rni_readdata_delayed[31]),
        .I1(readdata_a[31]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[31]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[31]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[3]_INST_0 
       (.I0(rni_readdata_delayed[3]),
        .I1(readdata_a[3]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[3]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[4]_INST_0 
       (.I0(rni_readdata_delayed[4]),
        .I1(readdata_a[4]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[4]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[5]_INST_0 
       (.I0(rni_readdata_delayed[5]),
        .I1(readdata_a[5]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[5]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[6]_INST_0 
       (.I0(rni_readdata_delayed[6]),
        .I1(readdata_a[6]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[6]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[7]_INST_0 
       (.I0(rni_readdata_delayed[7]),
        .I1(readdata_a[7]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[7]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[8]_INST_0 
       (.I0(rni_readdata_delayed[8]),
        .I1(readdata_a[8]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[8]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_0_RDATA[9]_INST_0 
       (.I0(rni_readdata_delayed[9]),
        .I1(readdata_a[9]),
        .I2(dap_send_buffer_select),
        .I3(dap_recv_buffer_select),
        .I4(recv_buffer_readdata1[9]),
        .I5(dap_rni_select),
        .O(S_AXI_0_RDATA[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \channel_nr[2]_i_1 
       (.I0(\channel_nr_reg[2] ),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_0_ARESETN),
        .I5(interface_n_9),
        .O(\channel_nr[2]_i_1_n_0 ));
  FDCE dap_recv_buffer_select_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(recv_buffer_chipselect1),
        .Q(dap_recv_buffer_select));
  FDCE dap_rni_select_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_chipselect6_out),
        .Q(dap_rni_select));
  FDCE dap_send_buffer_select_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(send_buffer_chipselect13_out),
        .Q(dap_send_buffer_select));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \heartbeat_generator.GlobalSync_retimed_i_1 
       (.I0(interface_n_27),
        .I1(setup),
        .I2(old_GlobalSync_reg),
        .O(\heartbeat_generator.GlobalSync_retimed_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.setup_i_1 
       (.I0(setup),
        .I1(p_3_in),
        .O(\heartbeat_generator.setup_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc interface
       (.ADDRBWRADDR({recv_buffer_n_0,slave_address[2:1]}),
        .CO(interface_n_66),
        .D(D),
        .DOADO(internal_readdata_b),
        .E(E),
        .\FSM_sequential_xmit_state_reg[2]_0 (send_clock_i_1_n_0),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .\G_send_channels_1.send_channel_info_reg[0][Enable]_0 (interface_n_25),
        .NoC_Irq_0(NoC_Irq_0),
        .O1146(interface_n_27),
        .\Outport[6] (\Outport[6] ),
        .Q(Q),
        .RAM_reg(recv_buffer_address1_reg),
        .RAM_reg_0(recv_buffer_address),
        .RAM_reg_1(recv_buffer_writedata),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR({S_AXI_0_ARADDR[11:10],S_AXI_0_ARADDR[7:0]}),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .S_AXI_0_ARVALID(S_AXI_0_ARVALID),
        .S_AXI_0_AWADDR({S_AXI_0_AWADDR[11:10],S_AXI_0_AWADDR[7:0]}),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .WEA(recv_buffer_write2),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(\rni_readdata_delayed[31]_i_3_n_0 ),
        .axi_awready_reg_0(\rni_readdata_delayed[31]_i_4_n_0 ),
        .axi_awready_reg_1(\rni_readdata_delayed[6]_i_3__1_n_0 ),
        .axi_awready_reg_2(axi_awready_reg),
        .axi_awready_reg_3(recv_buffer_n_39),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .\channel_nr_reg[2]_0 (interface_n_9),
        .\channel_nr_reg[2]_1 (\channel_nr_reg[2] ),
        .\channel_status_reg[1][0]_0 (\channel_status_reg[1][0] ),
        .\channel_status_reg[1][1]_0 (\channel_status_reg[1][1] ),
        .\channel_status_reg[2][0]_0 (\channel_status_reg[2][0] ),
        .dap_rni_select_reg(interface_n_29),
        .\heartbeat_generator.GlobalSync_retimed_reg_0 (slave_irq_i_1_n_0),
        .\heartbeat_generator.setup_reg_0 (\heartbeat_generator.GlobalSync_retimed_i_1_n_0 ),
        .\heartbeat_generator.setup_reg_1 (\heartbeat_generator.setup_i_1_n_0 ),
        .mem_address(mem_address),
        .\mem_reg[31] (\mem_reg[31] ),
        .\mem_reg[42] (\mem_reg[42] ),
        .\mem_reg[46] (\mem_reg[46] ),
        .\mem_reg[47] (\mem_reg[47] ),
        .\mem_reg[48] (\mem_reg[48] ),
        .\mem_reg[49] (\mem_reg[49] ),
        .\mem_reg[52] (\mem_reg[52] ),
        .\mem_reg[64] (\mem_reg[64] ),
        .\mem_reg[64]_0 (\mem_reg[64]_0 ),
        .\mem_reg[64]_1 (\mem_reg[64]_1 ),
        .\mem_reg[64]_2 (\mem_reg[64]_2 ),
        .\mem_reg[64]_3 (\mem_reg[64]_3 ),
        .\mem_reg[64]_4 (\mem_reg[64]_4 ),
        .\mem_reg[64]_5 (\mem_reg[64]_5 ),
        .\mem_reg[64]_6 (\mem_reg[64]_6 ),
        .\mem_reg[64]_7 (\mem_reg[64]_7 ),
        .\mem_reg[64]_8 (\mem_reg[64]_8 ),
        .\mem_reg[64]_9 (\mem_reg[64]_9 ),
        .old_GlobalSync_reg_0(old_GlobalSync_reg),
        .old_GlobalSync_reg_1(synchronize_flag_i_1_n_0),
        .old_heartbeat(old_heartbeat),
        .old_heartbeat_0(old_heartbeat_0),
        .old_heartbeat_2(old_heartbeat_2),
        .old_heartbeat_3(old_heartbeat_3),
        .out({interface_n_13,interface_n_14,interface_n_15}),
        .p_3_in(p_3_in),
        .read_R(read_R),
        .\recv_address_reg[7]_0 (\recv_address_reg[7] ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_2 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_3 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[7]_4 (\recv_address_reg[7]_3 ),
        .\recv_address_reg[7]_5 (\recv_address_reg[7]_4 ),
        .\recv_address_reg[7]_6 (\recv_address_reg[7]_5 ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8] ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_3 ),
        .\recv_address_reg[8]_5 (\recv_address_reg[8]_4 ),
        .\recv_address_reg[8]_6 (\recv_address_reg[8]_5 ),
        .recv_buffer_write_reg_0(recv_buffer_write_reg),
        .\recv_state_reg[0]_0 (\recv_state_reg[0] ),
        .reset(reset),
        .rni_chipselect6_out(rni_chipselect6_out),
        .\rni_readdata_delayed_reg[0] (interface_n_62),
        .\rni_readdata_delayed_reg[31] (rni_readdata),
        .send_buffer_address(send_buffer_address),
        .\send_counter_reg[0]_0 (interface_n_5),
        .\send_counter_reg[0]_1 (interface_n_6),
        .setup(setup),
        .slave_address({slave_address[6:5],slave_address[0]}),
        .slave_irq0(slave_irq0),
        .slave_irq0_0(slave_irq0_0),
        .slave_irq0_1(slave_irq0_1),
        .synchronize_flag(synchronize_flag),
        .synchronize_flag_reg_0(interface_n_26),
        .toggle_address_noc_side({toggle_address_noc_side[0],toggle_address_noc_side[1],toggle_address_noc_side[3]}),
        .\toggle_bits_cpu_side_reg[0]_0 (interface_n_68),
        .\toggle_bits_noc_side_reg[2]_0 (\toggle_bits_noc_side_reg[2] ),
        .\toggle_bits_noc_side_reg[2]_1 (\toggle_bits_noc_side_reg[2]_0 ),
        .write_R(write_R),
        .write_R_reg(\channel_nr[2]_i_1_n_0 ),
        .write_R_reg_0(\mem_address[8]_i_1_n_0 ),
        .write_R_reg_1(\mem_address[7]_i_1_n_0 ),
        .write_R_reg_2(write_R_reg));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \mem_address[7]_i_1 
       (.I0(D[7]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_0_ARESETN),
        .I5(mem_address[7]),
        .O(\mem_address[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \mem_address[8]_i_1 
       (.I0(D[8]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_0_ARESETN),
        .I5(mem_address[8]),
        .O(\mem_address[8]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized1 recv_buffer
       (.ADDRARDADDR({recv_buffer_address2,recv_buffer_address}),
        .ADDRBWRADDR({recv_buffer_address1_reg,slave_address[6:5],slave_address[0]}),
        .RAM_reg({recv_buffer_n_0,slave_address[7],slave_address[4:1]}),
        .RAM_reg_0(recv_buffer_n_39),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR({S_AXI_0_ARADDR[11],S_AXI_0_ARADDR[9:7],S_AXI_0_ARADDR[4:1]}),
        .S_AXI_0_ARVALID(S_AXI_0_ARVALID),
        .S_AXI_0_AWADDR({S_AXI_0_AWADDR[11],S_AXI_0_AWADDR[9:7],S_AXI_0_AWADDR[4:1]}),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WSTRB(S_AXI_0_WSTRB),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .WEA(recv_buffer_write2),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(interface_n_25),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .\data_reg_reg[31] (recv_buffer_writedata),
        .recv_buffer_chipselect1(recv_buffer_chipselect1),
        .recv_buffer_readdata1(recv_buffer_readdata1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    recv_buffer_address20
       (.I0(toggle_address_noc_side[3]),
        .I1(\toggle_bits_noc_side_reg[2] ),
        .I2(recv_buffer_address[8]),
        .I3(toggle_address_noc_side[1]),
        .I4(recv_buffer_address[7]),
        .I5(toggle_address_noc_side[0]),
        .O(recv_buffer_address2));
  LUT6 #(
    .INIT(64'h0332000000000000)) 
    \rni_readdata_delayed[31]_i_3 
       (.I0(\rni_readdata_delayed[31]_i_5_n_0 ),
        .I1(slave_address[7]),
        .I2(slave_address[5]),
        .I3(slave_address[6]),
        .I4(interface_n_29),
        .I5(rni_chipselect6_out),
        .O(\rni_readdata_delayed[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFBBAFFFFFBBFFFF)) 
    \rni_readdata_delayed[31]_i_4 
       (.I0(interface_n_62),
        .I1(S_AXI_0_AWADDR[2]),
        .I2(S_AXI_0_ARADDR[2]),
        .I3(interface_n_25),
        .I4(S_AXI_0_AWADDR[0]),
        .I5(S_AXI_0_ARADDR[0]),
        .O(\rni_readdata_delayed[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033D33DDD)) 
    \rni_readdata_delayed[31]_i_5 
       (.I0(slave_address[0]),
        .I1(slave_address[1]),
        .I2(interface_n_25),
        .I3(S_AXI_0_ARADDR[2]),
        .I4(S_AXI_0_AWADDR[2]),
        .I5(\rni_readdata_delayed[31]_i_6_n_0 ),
        .O(\rni_readdata_delayed[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFAFFCAC)) 
    \rni_readdata_delayed[31]_i_6 
       (.I0(S_AXI_0_ARADDR[4]),
        .I1(S_AXI_0_AWADDR[4]),
        .I2(interface_n_25),
        .I3(S_AXI_0_ARADDR[3]),
        .I4(S_AXI_0_AWADDR[3]),
        .O(\rni_readdata_delayed[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABBAEAEAEBF)) 
    \rni_readdata_delayed[6]_i_3__1 
       (.I0(slave_address[6]),
        .I1(interface_n_25),
        .I2(S_AXI_0_ARADDR[5]),
        .I3(S_AXI_0_AWADDR[5]),
        .I4(S_AXI_0_AWADDR[7]),
        .I5(S_AXI_0_ARADDR[7]),
        .O(\rni_readdata_delayed[6]_i_3__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[0]),
        .Q(rni_readdata_delayed[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[10]),
        .Q(rni_readdata_delayed[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[11]),
        .Q(rni_readdata_delayed[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[12]),
        .Q(rni_readdata_delayed[12]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[13]),
        .Q(rni_readdata_delayed[13]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[14]),
        .Q(rni_readdata_delayed[14]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[15]),
        .Q(rni_readdata_delayed[15]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[16]),
        .Q(rni_readdata_delayed[16]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[17]),
        .Q(rni_readdata_delayed[17]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[18]),
        .Q(rni_readdata_delayed[18]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[19]),
        .Q(rni_readdata_delayed[19]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[1]),
        .Q(rni_readdata_delayed[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[20]),
        .Q(rni_readdata_delayed[20]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[21]),
        .Q(rni_readdata_delayed[21]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[22]),
        .Q(rni_readdata_delayed[22]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[23]),
        .Q(rni_readdata_delayed[23]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[24]),
        .Q(rni_readdata_delayed[24]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[25]),
        .Q(rni_readdata_delayed[25]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[26]),
        .Q(rni_readdata_delayed[26]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[27]),
        .Q(rni_readdata_delayed[27]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[28]),
        .Q(rni_readdata_delayed[28]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[29]),
        .Q(rni_readdata_delayed[29]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[2]),
        .Q(rni_readdata_delayed[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[30]),
        .Q(rni_readdata_delayed[30]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[31]),
        .Q(rni_readdata_delayed[31]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[3]),
        .Q(rni_readdata_delayed[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[4]),
        .Q(rni_readdata_delayed[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[5]),
        .Q(rni_readdata_delayed[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[6]),
        .Q(rni_readdata_delayed[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[7]),
        .Q(rni_readdata_delayed[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[8]),
        .Q(rni_readdata_delayed[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(rni_readdata[9]),
        .Q(rni_readdata_delayed[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_4 send_buffer
       (.ADDRBWRADDR({recv_buffer_n_0,slave_address}),
        .DOADO(internal_readdata_b),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR(S_AXI_0_ARADDR[11:10]),
        .S_AXI_0_AWADDR(S_AXI_0_AWADDR[11:10]),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WSTRB(S_AXI_0_WSTRB),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .axi_arready_reg(interface_n_29),
        .axi_awready_reg(axi_awready_reg),
        .axi_awready_reg_0(interface_n_25),
        .axi_wready_reg(axi_wready_reg),
        .readdata_a(readdata_a),
        .send_buffer_address(send_buffer_address),
        .send_buffer_chipselect13_out(send_buffer_chipselect13_out));
  LUT5 #(
    .INIT(32'hCCDD8CCC)) 
    send_clock_i_1
       (.I0(interface_n_13),
        .I1(interface_n_5),
        .I2(interface_n_6),
        .I3(interface_n_14),
        .I4(interface_n_15),
        .O(send_clock_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    slave_irq_i_1
       (.I0(old_GlobalSync_reg),
        .I1(old_heartbeat_0),
        .I2(S_AXI_0_ARESETN),
        .I3(NoC_Irq_0),
        .O(slave_irq_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0FFFFFF40444444)) 
    synchronize_flag_i_1
       (.I0(old_heartbeat_0),
        .I1(old_GlobalSync_reg),
        .I2(interface_n_26),
        .I3(interface_n_66),
        .I4(interface_n_68),
        .I5(synchronize_flag),
        .O(synchronize_flag_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "kth_Nostrum_rni" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized1
   (slave_reset,
    \toggle_bits_cpu_side_reg[1] ,
    recv_buffer_write_reg,
    \channel_status_reg[1][1] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    NoC_Irq_2,
    D,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    Q,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[7]_3 ,
    \channel_status_reg[1][0] ,
    \recv_address_reg[8]_3 ,
    \G0.mem_reg[64] ,
    S_AXI_2_RDATA,
    S_AXI_2_ACLK,
    S_AXI_2_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    S_AXI_2_ARESETN,
    write_R,
    read_R,
    S_AXI_2_ARADDR,
    S_AXI_2_AWADDR,
    S_AXI_2_WVALID,
    S_AXI_2_AWVALID,
    axi_awready_reg,
    axi_wready_reg,
    S_AXI_2_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    \mem_reg[64]_1 ,
    \recv_state_reg[0] ,
    write_R_reg,
    \mem_reg[64]_2 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ,
    \mem_reg[42] ,
    \mem_reg[53] ,
    \mem_reg[31] ,
    S_AXI_2_WSTRB);
  output slave_reset;
  output \toggle_bits_cpu_side_reg[1] ;
  output recv_buffer_write_reg;
  output \channel_status_reg[1][1] ;
  output \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  output NoC_Irq_2;
  output [0:0]D;
  output \recv_address_reg[8] ;
  output [3:0]\recv_address_reg[8]_0 ;
  output [3:0]Q;
  output \recv_address_reg[8]_1 ;
  output [2:0]\recv_address_reg[8]_2 ;
  output \recv_address_reg[7] ;
  output [3:0]\recv_address_reg[7]_0 ;
  output [3:0]\recv_address_reg[7]_1 ;
  output \recv_address_reg[7]_2 ;
  output \recv_address_reg[7]_3 ;
  output \channel_status_reg[1][0] ;
  output [0:0]\recv_address_reg[8]_3 ;
  output [58:0]\G0.mem_reg[64] ;
  output [31:0]S_AXI_2_RDATA;
  input S_AXI_2_ACLK;
  input [31:0]S_AXI_2_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input S_AXI_2_ARESETN;
  input [0:0]write_R;
  input [0:0]read_R;
  input [11:0]S_AXI_2_ARADDR;
  input [11:0]S_AXI_2_AWADDR;
  input S_AXI_2_WVALID;
  input S_AXI_2_AWVALID;
  input axi_awready_reg;
  input axi_wready_reg;
  input S_AXI_2_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input \mem_reg[64]_1 ;
  input \recv_state_reg[0] ;
  input write_R_reg;
  input [39:0]\mem_reg[64]_2 ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ;
  input \mem_reg[42] ;
  input \mem_reg[53] ;
  input [23:0]\mem_reg[31] ;
  input [3:0]S_AXI_2_WSTRB;

  wire [0:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ;
  wire Heartbeat;
  wire NoC_Irq_2;
  wire [3:0]Q;
  wire S_AXI_2_ACLK;
  wire [11:0]S_AXI_2_ARADDR;
  wire S_AXI_2_ARESETN;
  wire S_AXI_2_ARVALID;
  wire [11:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWVALID;
  wire [31:0]S_AXI_2_RDATA;
  wire [31:0]S_AXI_2_WDATA;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [2:0]channel_nr;
  wire \channel_nr[2]_i_1_n_0 ;
  wire \channel_status_reg[1][0] ;
  wire \channel_status_reg[1][1] ;
  wire dap_recv_buffer_select_reg_n_0;
  wire dap_rni_select_reg_n_0;
  wire dap_send_buffer_select_reg_n_0;
  wire interface_n_13;
  wire interface_n_14;
  wire interface_n_15;
  wire interface_n_25;
  wire interface_n_26;
  wire interface_n_27;
  wire interface_n_6;
  wire interface_n_66;
  wire interface_n_7;
  wire interface_n_70;
  wire interface_n_72;
  wire interface_n_9;
  wire [31:0]internal_readdata_b;
  wire [8:7]mem_address;
  wire \mem_address[7]_i_1_n_0 ;
  wire \mem_address[8]_i_1_n_0 ;
  wire [23:0]\mem_reg[31] ;
  wire \mem_reg[42] ;
  wire \mem_reg[53] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire [39:0]\mem_reg[64]_2 ;
  wire [0:0]read_R;
  wire [31:0]readdata_a;
  wire \recv_address_reg[7] ;
  wire [3:0]\recv_address_reg[7]_0 ;
  wire [3:0]\recv_address_reg[7]_1 ;
  wire \recv_address_reg[7]_2 ;
  wire \recv_address_reg[7]_3 ;
  wire \recv_address_reg[8] ;
  wire [3:0]\recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire [2:0]\recv_address_reg[8]_2 ;
  wire [0:0]\recv_address_reg[8]_3 ;
  wire [8:0]recv_buffer_address;
  wire [9:9]recv_buffer_address1_reg;
  wire [9:9]recv_buffer_address2;
  wire recv_buffer_chipselect1;
  wire recv_buffer_n_0;
  wire recv_buffer_n_39;
  wire [31:0]recv_buffer_readdata1;
  wire recv_buffer_write2;
  wire recv_buffer_write_reg;
  wire [31:0]recv_buffer_writedata;
  wire \recv_state_reg[0] ;
  wire rni_chipselect6_out;
  wire [31:0]rni_readdata;
  wire \rni_readdata_delayed[0]_i_6__0_n_0 ;
  wire \rni_readdata_delayed[31]_i_3__0_n_0 ;
  wire \rni_readdata_delayed[31]_i_4__0_n_0 ;
  wire \rni_readdata_delayed[31]_i_5__0_n_0 ;
  wire \rni_readdata_delayed[31]_i_6__0_n_0 ;
  wire \rni_readdata_delayed[6]_i_3__2_n_0 ;
  wire \rni_readdata_delayed_reg_n_0_[0] ;
  wire \rni_readdata_delayed_reg_n_0_[10] ;
  wire \rni_readdata_delayed_reg_n_0_[11] ;
  wire \rni_readdata_delayed_reg_n_0_[12] ;
  wire \rni_readdata_delayed_reg_n_0_[13] ;
  wire \rni_readdata_delayed_reg_n_0_[14] ;
  wire \rni_readdata_delayed_reg_n_0_[15] ;
  wire \rni_readdata_delayed_reg_n_0_[16] ;
  wire \rni_readdata_delayed_reg_n_0_[17] ;
  wire \rni_readdata_delayed_reg_n_0_[18] ;
  wire \rni_readdata_delayed_reg_n_0_[19] ;
  wire \rni_readdata_delayed_reg_n_0_[1] ;
  wire \rni_readdata_delayed_reg_n_0_[20] ;
  wire \rni_readdata_delayed_reg_n_0_[21] ;
  wire \rni_readdata_delayed_reg_n_0_[22] ;
  wire \rni_readdata_delayed_reg_n_0_[23] ;
  wire \rni_readdata_delayed_reg_n_0_[24] ;
  wire \rni_readdata_delayed_reg_n_0_[25] ;
  wire \rni_readdata_delayed_reg_n_0_[26] ;
  wire \rni_readdata_delayed_reg_n_0_[27] ;
  wire \rni_readdata_delayed_reg_n_0_[28] ;
  wire \rni_readdata_delayed_reg_n_0_[29] ;
  wire \rni_readdata_delayed_reg_n_0_[2] ;
  wire \rni_readdata_delayed_reg_n_0_[30] ;
  wire \rni_readdata_delayed_reg_n_0_[31] ;
  wire \rni_readdata_delayed_reg_n_0_[3] ;
  wire \rni_readdata_delayed_reg_n_0_[4] ;
  wire \rni_readdata_delayed_reg_n_0_[5] ;
  wire \rni_readdata_delayed_reg_n_0_[6] ;
  wire \rni_readdata_delayed_reg_n_0_[7] ;
  wire \rni_readdata_delayed_reg_n_0_[8] ;
  wire \rni_readdata_delayed_reg_n_0_[9] ;
  wire [8:0]send_buffer_address;
  wire send_buffer_chipselect13_out;
  wire send_clock_i_1_n_0;
  wire [7:0]slave_address;
  wire slave_irq0;
  wire slave_irq_i_1_n_0;
  wire slave_reset;
  wire synchronize_flag;
  wire synchronize_flag_i_1_n_0;
  wire [0:3]toggle_address_noc_side;
  wire \toggle_bits_cpu_side_reg[1] ;
  wire [0:0]write_R;
  wire write_R_reg;

  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[0]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[0] ),
        .I1(readdata_a[0]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[0]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[10]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[10] ),
        .I1(readdata_a[10]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[10]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[11]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[11] ),
        .I1(readdata_a[11]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[11]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[12]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[12] ),
        .I1(readdata_a[12]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[12]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[13]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[13] ),
        .I1(readdata_a[13]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[13]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[14]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[14] ),
        .I1(readdata_a[14]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[14]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[15]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[15] ),
        .I1(readdata_a[15]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[15]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[16]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[16] ),
        .I1(readdata_a[16]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[16]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[17]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[17] ),
        .I1(readdata_a[17]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[17]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[18]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[18] ),
        .I1(readdata_a[18]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[18]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[19]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[19] ),
        .I1(readdata_a[19]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[19]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[1]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[1] ),
        .I1(readdata_a[1]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[1]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[20]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[20] ),
        .I1(readdata_a[20]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[20]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[21]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[21] ),
        .I1(readdata_a[21]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[21]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[22]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[22] ),
        .I1(readdata_a[22]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[22]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[23]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[23] ),
        .I1(readdata_a[23]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[23]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[24]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[24] ),
        .I1(readdata_a[24]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[24]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[25]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[25] ),
        .I1(readdata_a[25]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[25]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[26]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[26] ),
        .I1(readdata_a[26]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[26]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[26]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[27]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[27] ),
        .I1(readdata_a[27]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[27]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[28]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[28] ),
        .I1(readdata_a[28]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[28]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[28]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[29]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[29] ),
        .I1(readdata_a[29]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[29]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[2]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[2] ),
        .I1(readdata_a[2]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[2]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[30]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[30] ),
        .I1(readdata_a[30]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[30]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[30]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[31]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[31] ),
        .I1(readdata_a[31]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[31]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[31]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[3]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[3] ),
        .I1(readdata_a[3]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[3]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[4]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[4] ),
        .I1(readdata_a[4]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[4]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[5]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[5] ),
        .I1(readdata_a[5]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[5]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[6]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[6] ),
        .I1(readdata_a[6]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[6]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[7]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[7] ),
        .I1(readdata_a[7]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[7]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[8]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[8] ),
        .I1(readdata_a[8]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[8]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_2_RDATA[9]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[9] ),
        .I1(readdata_a[9]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[9]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_2_RDATA[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \channel_nr[2]_i_1 
       (.I0(channel_nr[2]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_2_ARESETN),
        .I5(interface_n_9),
        .O(\channel_nr[2]_i_1_n_0 ));
  FDCE dap_recv_buffer_select_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(recv_buffer_chipselect1),
        .Q(dap_recv_buffer_select_reg_n_0));
  FDCE dap_rni_select_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_chipselect6_out),
        .Q(dap_rni_select_reg_n_0));
  FDCE dap_send_buffer_select_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(send_buffer_chipselect13_out),
        .Q(dap_send_buffer_select_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized1 interface
       (.ADDRBWRADDR(recv_buffer_address1_reg),
        .CO(interface_n_70),
        .D(rni_readdata),
        .DOADO(internal_readdata_b),
        .\FSM_sequential_xmit_state_reg[2]_0 (send_clock_i_1_n_0),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 (interface_n_26),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 (\G_recv_channels_1.recv_channel_info_reg[1][Enable] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 (\G_recv_channels_1.recv_channel_info_reg[1][Source][4] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 (\G_recv_channels_1.recv_channel_info_reg[3][Target][1] ),
        .Heartbeat(Heartbeat),
        .NoC_Irq_2(NoC_Irq_2),
        .Q(Q),
        .RAM_reg({slave_address[6:5],slave_address[0]}),
        .RAM_reg_0(recv_buffer_address),
        .RAM_reg_1(recv_buffer_writedata),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR({S_AXI_2_ARADDR[11:10],S_AXI_2_ARADDR[7:0]}),
        .S_AXI_2_ARESETN(S_AXI_2_ARESETN),
        .S_AXI_2_ARVALID(S_AXI_2_ARVALID),
        .S_AXI_2_AWADDR({S_AXI_2_AWADDR[11:10],S_AXI_2_AWADDR[7:0]}),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .WEA(recv_buffer_write2),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(\rni_readdata_delayed[31]_i_3__0_n_0 ),
        .axi_awready_reg_0(\rni_readdata_delayed[0]_i_6__0_n_0 ),
        .axi_awready_reg_1(\rni_readdata_delayed[31]_i_4__0_n_0 ),
        .axi_awready_reg_2(\rni_readdata_delayed[6]_i_3__2_n_0 ),
        .axi_awready_reg_3(axi_awready_reg),
        .axi_awready_reg_4(recv_buffer_n_39),
        .axi_awready_reg_5(recv_buffer_n_0),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .channel_nr({channel_nr[2],channel_nr[0]}),
        .\channel_nr_reg[2]_0 (interface_n_9),
        .\channel_status_reg[1][0]_0 (\channel_status_reg[1][0] ),
        .\channel_status_reg[1][1]_0 (\channel_status_reg[1][1] ),
        .dap_rni_select_reg(interface_n_27),
        .\global_clock_reg[0]_0 (slave_reset),
        .\heartbeat_generator.GlobalSync_retimed_reg (slave_irq_i_1_n_0),
        .mem_address(mem_address),
        .\mem_reg[31] (\mem_reg[31] ),
        .\mem_reg[42] (\mem_reg[42] ),
        .\mem_reg[53] (\mem_reg[53] ),
        .\mem_reg[64] (\mem_reg[64] ),
        .\mem_reg[64]_0 (\mem_reg[64]_0 ),
        .\mem_reg[64]_1 (\mem_reg[64]_1 ),
        .\mem_reg[64]_2 (\mem_reg[64]_2 ),
        .old_GlobalSync_reg_0(synchronize_flag_i_1_n_0),
        .out({interface_n_13,interface_n_14,interface_n_15}),
        .read_R(read_R),
        .\recv_address_reg[7]_0 (\recv_address_reg[7] ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_2 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_3 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[7]_4 (\recv_address_reg[7]_3 ),
        .\recv_address_reg[8]_0 (D),
        .\recv_address_reg[8]_1 (\recv_address_reg[8] ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_5 (\recv_address_reg[8]_3 ),
        .recv_buffer_write_reg_0(recv_buffer_write_reg),
        .\recv_state_reg[0]_0 (\recv_state_reg[0] ),
        .rni_chipselect6_out(rni_chipselect6_out),
        .\rni_readdata_delayed_reg[0] (interface_n_66),
        .send_buffer_address(send_buffer_address),
        .\send_counter_reg[0]_0 (interface_n_6),
        .\send_counter_reg[0]_1 (interface_n_7),
        .slave_address(slave_address[2:1]),
        .slave_irq0(slave_irq0),
        .synchronize_flag(synchronize_flag),
        .synchronize_flag_reg_0(interface_n_25),
        .toggle_address_noc_side(toggle_address_noc_side),
        .\toggle_bits_cpu_side_reg[0]_0 (interface_n_72),
        .\toggle_bits_cpu_side_reg[1]_0 (\toggle_bits_cpu_side_reg[1] ),
        .write_R(write_R),
        .write_R_reg(\channel_nr[2]_i_1_n_0 ),
        .write_R_reg_0(\mem_address[8]_i_1_n_0 ),
        .write_R_reg_1(\mem_address[7]_i_1_n_0 ),
        .write_R_reg_2(write_R_reg));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \mem_address[7]_i_1 
       (.I0(channel_nr[0]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_2_ARESETN),
        .I5(mem_address[7]),
        .O(\mem_address[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \mem_address[8]_i_1 
       (.I0(D),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_2_ARESETN),
        .I5(mem_address[8]),
        .O(\mem_address[8]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized4 recv_buffer
       (.ADDRARDADDR({recv_buffer_address2,recv_buffer_address}),
        .ADDRBWRADDR({recv_buffer_address1_reg,slave_address[6:5],slave_address[0]}),
        .RAM_reg({recv_buffer_n_0,slave_address[7],slave_address[4:1]}),
        .RAM_reg_0(recv_buffer_n_39),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR({S_AXI_2_ARADDR[11],S_AXI_2_ARADDR[9:7],S_AXI_2_ARADDR[4:1]}),
        .S_AXI_2_ARVALID(S_AXI_2_ARVALID),
        .S_AXI_2_AWADDR({S_AXI_2_AWADDR[11],S_AXI_2_AWADDR[9:7],S_AXI_2_AWADDR[4:1]}),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WSTRB(S_AXI_2_WSTRB),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .WEA(recv_buffer_write2),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(interface_n_26),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .\data_reg_reg[31] (recv_buffer_writedata),
        .recv_buffer_chipselect1(recv_buffer_chipselect1),
        .recv_buffer_readdata1(recv_buffer_readdata1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    recv_buffer_address20
       (.I0(toggle_address_noc_side[3]),
        .I1(toggle_address_noc_side[2]),
        .I2(recv_buffer_address[8]),
        .I3(toggle_address_noc_side[1]),
        .I4(recv_buffer_address[7]),
        .I5(toggle_address_noc_side[0]),
        .O(recv_buffer_address2));
  LUT6 #(
    .INIT(64'hAFBBAF88A0BBA088)) 
    \rni_readdata_delayed[0]_i_6__0 
       (.I0(slave_address[0]),
        .I1(S_AXI_2_AWADDR[2]),
        .I2(S_AXI_2_ARADDR[2]),
        .I3(interface_n_26),
        .I4(S_AXI_2_AWADDR[1]),
        .I5(S_AXI_2_ARADDR[1]),
        .O(\rni_readdata_delayed[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0332000000000000)) 
    \rni_readdata_delayed[31]_i_3__0 
       (.I0(\rni_readdata_delayed[31]_i_5__0_n_0 ),
        .I1(slave_address[7]),
        .I2(slave_address[5]),
        .I3(slave_address[6]),
        .I4(interface_n_27),
        .I5(rni_chipselect6_out),
        .O(\rni_readdata_delayed[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFBBAFFFFFBBFFFF)) 
    \rni_readdata_delayed[31]_i_4__0 
       (.I0(interface_n_66),
        .I1(S_AXI_2_AWADDR[2]),
        .I2(S_AXI_2_ARADDR[2]),
        .I3(interface_n_26),
        .I4(S_AXI_2_AWADDR[0]),
        .I5(S_AXI_2_ARADDR[0]),
        .O(\rni_readdata_delayed[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033D33DDD)) 
    \rni_readdata_delayed[31]_i_5__0 
       (.I0(slave_address[0]),
        .I1(slave_address[1]),
        .I2(interface_n_26),
        .I3(S_AXI_2_ARADDR[2]),
        .I4(S_AXI_2_AWADDR[2]),
        .I5(\rni_readdata_delayed[31]_i_6__0_n_0 ),
        .O(\rni_readdata_delayed[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAFFCAC)) 
    \rni_readdata_delayed[31]_i_6__0 
       (.I0(S_AXI_2_ARADDR[4]),
        .I1(S_AXI_2_AWADDR[4]),
        .I2(interface_n_26),
        .I3(S_AXI_2_ARADDR[3]),
        .I4(S_AXI_2_AWADDR[3]),
        .O(\rni_readdata_delayed[31]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABBAEAEAEBF)) 
    \rni_readdata_delayed[6]_i_3__2 
       (.I0(slave_address[6]),
        .I1(interface_n_26),
        .I2(S_AXI_2_ARADDR[5]),
        .I3(S_AXI_2_AWADDR[5]),
        .I4(S_AXI_2_AWADDR[7]),
        .I5(S_AXI_2_ARADDR[7]),
        .O(\rni_readdata_delayed[6]_i_3__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[0]),
        .Q(\rni_readdata_delayed_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[10] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[10]),
        .Q(\rni_readdata_delayed_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[11] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[11]),
        .Q(\rni_readdata_delayed_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[12] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[12]),
        .Q(\rni_readdata_delayed_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[13] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[13]),
        .Q(\rni_readdata_delayed_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[14] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[14]),
        .Q(\rni_readdata_delayed_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[15] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[15]),
        .Q(\rni_readdata_delayed_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[16] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[16]),
        .Q(\rni_readdata_delayed_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[17] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[17]),
        .Q(\rni_readdata_delayed_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[18] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[18]),
        .Q(\rni_readdata_delayed_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[19] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[19]),
        .Q(\rni_readdata_delayed_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[1]),
        .Q(\rni_readdata_delayed_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[20] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[20]),
        .Q(\rni_readdata_delayed_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[21] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[21]),
        .Q(\rni_readdata_delayed_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[22] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[22]),
        .Q(\rni_readdata_delayed_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[23] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[23]),
        .Q(\rni_readdata_delayed_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[24] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[24]),
        .Q(\rni_readdata_delayed_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[25] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[25]),
        .Q(\rni_readdata_delayed_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[26] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[26]),
        .Q(\rni_readdata_delayed_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[27] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[27]),
        .Q(\rni_readdata_delayed_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[28] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[28]),
        .Q(\rni_readdata_delayed_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[29] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[29]),
        .Q(\rni_readdata_delayed_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[2]),
        .Q(\rni_readdata_delayed_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[30] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[30]),
        .Q(\rni_readdata_delayed_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[31] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[31]),
        .Q(\rni_readdata_delayed_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[3]),
        .Q(\rni_readdata_delayed_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[4]),
        .Q(\rni_readdata_delayed_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[5]),
        .Q(\rni_readdata_delayed_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[6]),
        .Q(\rni_readdata_delayed_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[7]),
        .Q(\rni_readdata_delayed_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[8] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[8]),
        .Q(\rni_readdata_delayed_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[9] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[9]),
        .Q(\rni_readdata_delayed_reg_n_0_[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_2 send_buffer
       (.ADDRBWRADDR({recv_buffer_n_0,slave_address}),
        .DOADO(internal_readdata_b),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR(S_AXI_2_ARADDR[11:10]),
        .S_AXI_2_AWADDR(S_AXI_2_AWADDR[11:10]),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WSTRB(S_AXI_2_WSTRB),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .axi_arready_reg(interface_n_27),
        .axi_awready_reg(axi_awready_reg),
        .axi_awready_reg_0(interface_n_26),
        .axi_wready_reg(axi_wready_reg),
        .readdata_a(readdata_a),
        .send_buffer_address(send_buffer_address),
        .send_buffer_chipselect13_out(send_buffer_chipselect13_out));
  LUT5 #(
    .INIT(32'hCCDD8CCC)) 
    send_clock_i_1
       (.I0(interface_n_13),
        .I1(interface_n_6),
        .I2(interface_n_7),
        .I3(interface_n_14),
        .I4(interface_n_15),
        .O(send_clock_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    slave_irq_i_1
       (.I0(Heartbeat),
        .I1(\toggle_bits_cpu_side_reg[1] ),
        .I2(S_AXI_2_ARESETN),
        .I3(NoC_Irq_2),
        .O(slave_irq_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0FFFFFF40444444)) 
    synchronize_flag_i_1
       (.I0(\toggle_bits_cpu_side_reg[1] ),
        .I1(Heartbeat),
        .I2(interface_n_25),
        .I3(interface_n_70),
        .I4(interface_n_72),
        .I5(synchronize_flag),
        .O(synchronize_flag_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "kth_Nostrum_rni" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized3
   (slave_reset,
    \toggle_bits_cpu_side_reg[1] ,
    recv_buffer_write_reg,
    \channel_status_reg[1][1] ,
    NoC_Irq_1,
    D,
    Q,
    \recv_address_reg[8] ,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \channel_status_reg[1][0] ,
    \G0.mem_reg[64] ,
    S_AXI_1_RDATA,
    S_AXI_1_ACLK,
    S_AXI_1_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    S_AXI_1_ARESETN,
    write_R,
    read_R,
    S_AXI_1_AWADDR,
    S_AXI_1_ARADDR,
    S_AXI_1_WVALID,
    S_AXI_1_AWVALID,
    axi_awready_reg,
    axi_wready_reg,
    S_AXI_1_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    \mem_reg[64]_1 ,
    \recv_state_reg[0] ,
    write_R_reg,
    \mem_reg[64]_2 ,
    \mem_reg[44] ,
    \mem_reg[46] ,
    \mem_reg[42] ,
    \mem_reg[51] ,
    \mem_reg[52] ,
    \mem_reg[49] ,
    \mem_reg[54] ,
    \mem_reg[49]_0 ,
    \mem_reg[48] ,
    \mem_reg[31] ,
    S_AXI_1_WSTRB);
  output slave_reset;
  output \toggle_bits_cpu_side_reg[1] ;
  output recv_buffer_write_reg;
  output \channel_status_reg[1][1] ;
  output NoC_Irq_1;
  output [0:0]D;
  output [1:0]Q;
  output [2:0]\recv_address_reg[8] ;
  output \recv_address_reg[7] ;
  output [4:0]\recv_address_reg[7]_0 ;
  output [3:0]\recv_address_reg[7]_1 ;
  output \recv_address_reg[7]_2 ;
  output [3:0]\recv_address_reg[8]_0 ;
  output [2:0]\recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output [3:0]\recv_address_reg[8]_3 ;
  output [6:0]\recv_address_reg[8]_4 ;
  output \channel_status_reg[1][0] ;
  output [58:0]\G0.mem_reg[64] ;
  output [31:0]S_AXI_1_RDATA;
  input S_AXI_1_ACLK;
  input [31:0]S_AXI_1_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input S_AXI_1_ARESETN;
  input [0:0]write_R;
  input [0:0]read_R;
  input [11:0]S_AXI_1_AWADDR;
  input [11:0]S_AXI_1_ARADDR;
  input S_AXI_1_WVALID;
  input S_AXI_1_AWVALID;
  input axi_awready_reg;
  input axi_wready_reg;
  input S_AXI_1_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input \mem_reg[64]_1 ;
  input \recv_state_reg[0] ;
  input write_R_reg;
  input [39:0]\mem_reg[64]_2 ;
  input \mem_reg[44] ;
  input \mem_reg[46] ;
  input \mem_reg[42] ;
  input \mem_reg[51] ;
  input \mem_reg[52] ;
  input \mem_reg[49] ;
  input \mem_reg[54] ;
  input \mem_reg[49]_0 ;
  input \mem_reg[48] ;
  input [23:0]\mem_reg[31] ;
  input [3:0]S_AXI_1_WSTRB;

  wire [0:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire Heartbeat;
  wire NoC_Irq_1;
  wire [1:0]Q;
  wire S_AXI_1_ACLK;
  wire [11:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARESETN;
  wire S_AXI_1_ARVALID;
  wire [11:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWVALID;
  wire [31:0]S_AXI_1_RDATA;
  wire [31:0]S_AXI_1_WDATA;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [2:0]channel_nr;
  wire \channel_nr[2]_i_1_n_0 ;
  wire \channel_status_reg[1][0] ;
  wire \channel_status_reg[1][1] ;
  wire dap_recv_buffer_select_reg_n_0;
  wire dap_rni_select_reg_n_0;
  wire dap_send_buffer_select_reg_n_0;
  wire interface_n_12;
  wire interface_n_13;
  wire interface_n_14;
  wire interface_n_24;
  wire interface_n_25;
  wire interface_n_26;
  wire interface_n_5;
  wire interface_n_6;
  wire interface_n_65;
  wire interface_n_69;
  wire interface_n_71;
  wire interface_n_8;
  wire [31:0]internal_readdata_b;
  wire [8:7]mem_address;
  wire \mem_address[7]_i_1_n_0 ;
  wire \mem_address[8]_i_1_n_0 ;
  wire [23:0]\mem_reg[31] ;
  wire \mem_reg[42] ;
  wire \mem_reg[44] ;
  wire \mem_reg[46] ;
  wire \mem_reg[48] ;
  wire \mem_reg[49] ;
  wire \mem_reg[49]_0 ;
  wire \mem_reg[51] ;
  wire \mem_reg[52] ;
  wire \mem_reg[54] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire [39:0]\mem_reg[64]_2 ;
  wire [0:0]read_R;
  wire [31:0]readdata_a;
  wire \recv_address_reg[7] ;
  wire [4:0]\recv_address_reg[7]_0 ;
  wire [3:0]\recv_address_reg[7]_1 ;
  wire \recv_address_reg[7]_2 ;
  wire [2:0]\recv_address_reg[8] ;
  wire [3:0]\recv_address_reg[8]_0 ;
  wire [2:0]\recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire [3:0]\recv_address_reg[8]_3 ;
  wire [6:0]\recv_address_reg[8]_4 ;
  wire [8:0]recv_buffer_address;
  wire [9:9]recv_buffer_address1_reg;
  wire [9:9]recv_buffer_address2;
  wire recv_buffer_chipselect1;
  wire recv_buffer_n_0;
  wire recv_buffer_n_39;
  wire [31:0]recv_buffer_readdata1;
  wire recv_buffer_write2;
  wire recv_buffer_write_reg;
  wire [31:0]recv_buffer_writedata;
  wire \recv_state_reg[0] ;
  wire rni_chipselect6_out;
  wire [31:0]rni_readdata;
  wire \rni_readdata_delayed[31]_i_3__1_n_0 ;
  wire \rni_readdata_delayed[31]_i_4__1_n_0 ;
  wire \rni_readdata_delayed[31]_i_5__1_n_0 ;
  wire \rni_readdata_delayed[31]_i_6__1_n_0 ;
  wire \rni_readdata_delayed[6]_i_3_n_0 ;
  wire \rni_readdata_delayed_reg_n_0_[0] ;
  wire \rni_readdata_delayed_reg_n_0_[10] ;
  wire \rni_readdata_delayed_reg_n_0_[11] ;
  wire \rni_readdata_delayed_reg_n_0_[12] ;
  wire \rni_readdata_delayed_reg_n_0_[13] ;
  wire \rni_readdata_delayed_reg_n_0_[14] ;
  wire \rni_readdata_delayed_reg_n_0_[15] ;
  wire \rni_readdata_delayed_reg_n_0_[16] ;
  wire \rni_readdata_delayed_reg_n_0_[17] ;
  wire \rni_readdata_delayed_reg_n_0_[18] ;
  wire \rni_readdata_delayed_reg_n_0_[19] ;
  wire \rni_readdata_delayed_reg_n_0_[1] ;
  wire \rni_readdata_delayed_reg_n_0_[20] ;
  wire \rni_readdata_delayed_reg_n_0_[21] ;
  wire \rni_readdata_delayed_reg_n_0_[22] ;
  wire \rni_readdata_delayed_reg_n_0_[23] ;
  wire \rni_readdata_delayed_reg_n_0_[24] ;
  wire \rni_readdata_delayed_reg_n_0_[25] ;
  wire \rni_readdata_delayed_reg_n_0_[26] ;
  wire \rni_readdata_delayed_reg_n_0_[27] ;
  wire \rni_readdata_delayed_reg_n_0_[28] ;
  wire \rni_readdata_delayed_reg_n_0_[29] ;
  wire \rni_readdata_delayed_reg_n_0_[2] ;
  wire \rni_readdata_delayed_reg_n_0_[30] ;
  wire \rni_readdata_delayed_reg_n_0_[31] ;
  wire \rni_readdata_delayed_reg_n_0_[3] ;
  wire \rni_readdata_delayed_reg_n_0_[4] ;
  wire \rni_readdata_delayed_reg_n_0_[5] ;
  wire \rni_readdata_delayed_reg_n_0_[6] ;
  wire \rni_readdata_delayed_reg_n_0_[7] ;
  wire \rni_readdata_delayed_reg_n_0_[8] ;
  wire \rni_readdata_delayed_reg_n_0_[9] ;
  wire [8:0]send_buffer_address;
  wire send_buffer_chipselect13_out;
  wire send_clock_i_1_n_0;
  wire [7:0]slave_address;
  wire slave_irq0;
  wire slave_irq_i_1_n_0;
  wire slave_reset;
  wire synchronize_flag;
  wire synchronize_flag_i_1_n_0;
  wire [0:3]toggle_address_noc_side;
  wire \toggle_bits_cpu_side_reg[1] ;
  wire [0:0]write_R;
  wire write_R_reg;

  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[0]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[0] ),
        .I1(readdata_a[0]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[0]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[10]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[10] ),
        .I1(readdata_a[10]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[10]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[11]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[11] ),
        .I1(readdata_a[11]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[11]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[12]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[12] ),
        .I1(readdata_a[12]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[12]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[13]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[13] ),
        .I1(readdata_a[13]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[13]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[14]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[14] ),
        .I1(readdata_a[14]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[14]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[15]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[15] ),
        .I1(readdata_a[15]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[15]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[16]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[16] ),
        .I1(readdata_a[16]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[16]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[17]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[17] ),
        .I1(readdata_a[17]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[17]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[18]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[18] ),
        .I1(readdata_a[18]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[18]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[19]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[19] ),
        .I1(readdata_a[19]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[19]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[1]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[1] ),
        .I1(readdata_a[1]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[1]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[20]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[20] ),
        .I1(readdata_a[20]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[20]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[21]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[21] ),
        .I1(readdata_a[21]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[21]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[22]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[22] ),
        .I1(readdata_a[22]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[22]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[23]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[23] ),
        .I1(readdata_a[23]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[23]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[24]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[24] ),
        .I1(readdata_a[24]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[24]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[25]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[25] ),
        .I1(readdata_a[25]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[25]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[26]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[26] ),
        .I1(readdata_a[26]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[26]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[26]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[27]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[27] ),
        .I1(readdata_a[27]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[27]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[28]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[28] ),
        .I1(readdata_a[28]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[28]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[28]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[29]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[29] ),
        .I1(readdata_a[29]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[29]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[2]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[2] ),
        .I1(readdata_a[2]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[2]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[30]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[30] ),
        .I1(readdata_a[30]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[30]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[30]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[31]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[31] ),
        .I1(readdata_a[31]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[31]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[31]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[3]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[3] ),
        .I1(readdata_a[3]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[3]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[4]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[4] ),
        .I1(readdata_a[4]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[4]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[5]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[5] ),
        .I1(readdata_a[5]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[5]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[6]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[6] ),
        .I1(readdata_a[6]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[6]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[7]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[7] ),
        .I1(readdata_a[7]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[7]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[8]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[8] ),
        .I1(readdata_a[8]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[8]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_1_RDATA[9]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[9] ),
        .I1(readdata_a[9]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[9]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_1_RDATA[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \channel_nr[2]_i_1 
       (.I0(channel_nr[2]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_1_ARESETN),
        .I5(interface_n_8),
        .O(\channel_nr[2]_i_1_n_0 ));
  FDCE dap_recv_buffer_select_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(recv_buffer_chipselect1),
        .Q(dap_recv_buffer_select_reg_n_0));
  FDCE dap_rni_select_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_chipselect6_out),
        .Q(dap_rni_select_reg_n_0));
  FDCE dap_send_buffer_select_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(send_buffer_chipselect13_out),
        .Q(dap_send_buffer_select_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized3 interface
       (.ADDRBWRADDR(recv_buffer_address1_reg),
        .CO(interface_n_69),
        .D(rni_readdata),
        .DOADO(internal_readdata_b),
        .\FSM_sequential_xmit_state_reg[2]_0 (send_clock_i_1_n_0),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .\G_send_channels_1.send_channel_info_reg[0][Enable]_0 (interface_n_24),
        .Heartbeat(Heartbeat),
        .NoC_Irq_1(NoC_Irq_1),
        .Q(Q),
        .RAM_reg(recv_buffer_address),
        .RAM_reg_0(recv_buffer_writedata),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR({S_AXI_1_ARADDR[11:10],S_AXI_1_ARADDR[7:0]}),
        .S_AXI_1_ARESETN(S_AXI_1_ARESETN),
        .S_AXI_1_ARVALID(S_AXI_1_ARVALID),
        .S_AXI_1_AWADDR({S_AXI_1_AWADDR[11:10],S_AXI_1_AWADDR[7:0]}),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .WEA(recv_buffer_write2),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(\rni_readdata_delayed[31]_i_3__1_n_0 ),
        .axi_awready_reg_0(slave_address[2:1]),
        .axi_awready_reg_1(\rni_readdata_delayed[6]_i_3_n_0 ),
        .axi_awready_reg_2(\rni_readdata_delayed[31]_i_4__1_n_0 ),
        .axi_awready_reg_3(axi_awready_reg),
        .axi_awready_reg_4(recv_buffer_n_39),
        .axi_awready_reg_5(recv_buffer_n_0),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .channel_nr({channel_nr[2],channel_nr[0]}),
        .\channel_nr_reg[2]_0 (interface_n_8),
        .\channel_status_reg[1][0]_0 (\channel_status_reg[1][0] ),
        .\channel_status_reg[1][1]_0 (\channel_status_reg[1][1] ),
        .dap_rni_select_reg(interface_n_26),
        .\global_clock_reg[0]_0 (slave_reset),
        .\heartbeat_generator.GlobalSync_retimed_reg (slave_irq_i_1_n_0),
        .mem_address(mem_address),
        .\mem_reg[31] (\mem_reg[31] ),
        .\mem_reg[42] (\mem_reg[42] ),
        .\mem_reg[44] (\mem_reg[44] ),
        .\mem_reg[46] (\mem_reg[46] ),
        .\mem_reg[48] (\mem_reg[48] ),
        .\mem_reg[49] (\mem_reg[49] ),
        .\mem_reg[49]_0 (\mem_reg[49]_0 ),
        .\mem_reg[51] (\mem_reg[51] ),
        .\mem_reg[52] (\mem_reg[52] ),
        .\mem_reg[54] (\mem_reg[54] ),
        .\mem_reg[64] (\mem_reg[64] ),
        .\mem_reg[64]_0 (\mem_reg[64]_0 ),
        .\mem_reg[64]_1 (\mem_reg[64]_1 ),
        .\mem_reg[64]_2 (\mem_reg[64]_2 ),
        .old_GlobalSync_reg_0(synchronize_flag_i_1_n_0),
        .out({interface_n_12,interface_n_13,interface_n_14}),
        .read_R(read_R),
        .\recv_address_reg[7]_0 (\recv_address_reg[7] ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_2 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_3 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[8]_0 (D),
        .\recv_address_reg[8]_1 (\recv_address_reg[8] ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_5 (\recv_address_reg[8]_3 ),
        .\recv_address_reg[8]_6 (\recv_address_reg[8]_4 ),
        .recv_buffer_write_reg_0(recv_buffer_write_reg),
        .\recv_state_reg[0]_0 (\recv_state_reg[0] ),
        .rni_chipselect6_out(rni_chipselect6_out),
        .\rni_readdata_delayed_reg[0] (interface_n_65),
        .send_buffer_address(send_buffer_address),
        .\send_counter_reg[0]_0 (interface_n_5),
        .\send_counter_reg[0]_1 (interface_n_6),
        .slave_address({slave_address[6:5],slave_address[0]}),
        .slave_irq0(slave_irq0),
        .synchronize_flag(synchronize_flag),
        .synchronize_flag_reg_0(interface_n_25),
        .toggle_address_noc_side(toggle_address_noc_side),
        .\toggle_bits_cpu_side_reg[0]_0 (interface_n_71),
        .\toggle_bits_cpu_side_reg[1]_0 (\toggle_bits_cpu_side_reg[1] ),
        .write_R(write_R),
        .write_R_reg(\channel_nr[2]_i_1_n_0 ),
        .write_R_reg_0(\mem_address[8]_i_1_n_0 ),
        .write_R_reg_1(\mem_address[7]_i_1_n_0 ),
        .write_R_reg_2(write_R_reg));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \mem_address[7]_i_1 
       (.I0(channel_nr[0]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_1_ARESETN),
        .I5(mem_address[7]),
        .O(\mem_address[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \mem_address[8]_i_1 
       (.I0(D),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_1_ARESETN),
        .I5(mem_address[8]),
        .O(\mem_address[8]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized7 recv_buffer
       (.ADDRARDADDR({recv_buffer_address2,recv_buffer_address}),
        .ADDRBWRADDR({recv_buffer_address1_reg,slave_address[6:5],slave_address[0]}),
        .RAM_reg({recv_buffer_n_0,slave_address[7],slave_address[4:1]}),
        .RAM_reg_0(recv_buffer_n_39),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR({S_AXI_1_ARADDR[11],S_AXI_1_ARADDR[9:7],S_AXI_1_ARADDR[4:1]}),
        .S_AXI_1_ARVALID(S_AXI_1_ARVALID),
        .S_AXI_1_AWADDR({S_AXI_1_AWADDR[11],S_AXI_1_AWADDR[9:7],S_AXI_1_AWADDR[4:1]}),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WSTRB(S_AXI_1_WSTRB),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .WEA(recv_buffer_write2),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(interface_n_24),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .\data_reg_reg[31] (recv_buffer_writedata),
        .recv_buffer_chipselect1(recv_buffer_chipselect1),
        .recv_buffer_readdata1(recv_buffer_readdata1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    recv_buffer_address20
       (.I0(toggle_address_noc_side[3]),
        .I1(toggle_address_noc_side[2]),
        .I2(recv_buffer_address[8]),
        .I3(toggle_address_noc_side[1]),
        .I4(recv_buffer_address[7]),
        .I5(toggle_address_noc_side[0]),
        .O(recv_buffer_address2));
  LUT6 #(
    .INIT(64'h0332000000000000)) 
    \rni_readdata_delayed[31]_i_3__1 
       (.I0(\rni_readdata_delayed[31]_i_5__1_n_0 ),
        .I1(slave_address[7]),
        .I2(slave_address[5]),
        .I3(slave_address[6]),
        .I4(interface_n_26),
        .I5(rni_chipselect6_out),
        .O(\rni_readdata_delayed[31]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFBBAFFFFFBBFFFF)) 
    \rni_readdata_delayed[31]_i_4__1 
       (.I0(interface_n_65),
        .I1(S_AXI_1_AWADDR[2]),
        .I2(S_AXI_1_ARADDR[2]),
        .I3(interface_n_24),
        .I4(S_AXI_1_AWADDR[0]),
        .I5(S_AXI_1_ARADDR[0]),
        .O(\rni_readdata_delayed[31]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033D33DDD)) 
    \rni_readdata_delayed[31]_i_5__1 
       (.I0(slave_address[0]),
        .I1(slave_address[1]),
        .I2(interface_n_24),
        .I3(S_AXI_1_ARADDR[2]),
        .I4(S_AXI_1_AWADDR[2]),
        .I5(\rni_readdata_delayed[31]_i_6__1_n_0 ),
        .O(\rni_readdata_delayed[31]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAFFCAC)) 
    \rni_readdata_delayed[31]_i_6__1 
       (.I0(S_AXI_1_ARADDR[4]),
        .I1(S_AXI_1_AWADDR[4]),
        .I2(interface_n_24),
        .I3(S_AXI_1_ARADDR[3]),
        .I4(S_AXI_1_AWADDR[3]),
        .O(\rni_readdata_delayed[31]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABBAEAEAEBF)) 
    \rni_readdata_delayed[6]_i_3 
       (.I0(slave_address[6]),
        .I1(interface_n_24),
        .I2(S_AXI_1_ARADDR[5]),
        .I3(S_AXI_1_AWADDR[5]),
        .I4(S_AXI_1_AWADDR[7]),
        .I5(S_AXI_1_ARADDR[7]),
        .O(\rni_readdata_delayed[6]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[0]),
        .Q(\rni_readdata_delayed_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[10] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[10]),
        .Q(\rni_readdata_delayed_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[11] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[11]),
        .Q(\rni_readdata_delayed_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[12] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[12]),
        .Q(\rni_readdata_delayed_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[13] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[13]),
        .Q(\rni_readdata_delayed_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[14] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[14]),
        .Q(\rni_readdata_delayed_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[15] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[15]),
        .Q(\rni_readdata_delayed_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[16] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[16]),
        .Q(\rni_readdata_delayed_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[17] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[17]),
        .Q(\rni_readdata_delayed_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[18] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[18]),
        .Q(\rni_readdata_delayed_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[19] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[19]),
        .Q(\rni_readdata_delayed_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[1]),
        .Q(\rni_readdata_delayed_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[20] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[20]),
        .Q(\rni_readdata_delayed_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[21] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[21]),
        .Q(\rni_readdata_delayed_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[22] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[22]),
        .Q(\rni_readdata_delayed_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[23] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[23]),
        .Q(\rni_readdata_delayed_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[24] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[24]),
        .Q(\rni_readdata_delayed_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[25] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[25]),
        .Q(\rni_readdata_delayed_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[26] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[26]),
        .Q(\rni_readdata_delayed_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[27] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[27]),
        .Q(\rni_readdata_delayed_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[28] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[28]),
        .Q(\rni_readdata_delayed_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[29] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[29]),
        .Q(\rni_readdata_delayed_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[2]),
        .Q(\rni_readdata_delayed_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[30] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[30]),
        .Q(\rni_readdata_delayed_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[31] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[31]),
        .Q(\rni_readdata_delayed_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[3]),
        .Q(\rni_readdata_delayed_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[4]),
        .Q(\rni_readdata_delayed_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[5]),
        .Q(\rni_readdata_delayed_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[6]),
        .Q(\rni_readdata_delayed_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[7]),
        .Q(\rni_readdata_delayed_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[8] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[8]),
        .Q(\rni_readdata_delayed_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[9] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[9]),
        .Q(\rni_readdata_delayed_reg_n_0_[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_0 send_buffer
       (.ADDRBWRADDR({recv_buffer_n_0,slave_address}),
        .DOADO(internal_readdata_b),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR(S_AXI_1_ARADDR[11:10]),
        .S_AXI_1_AWADDR(S_AXI_1_AWADDR[11:10]),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WSTRB(S_AXI_1_WSTRB),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .axi_arready_reg(interface_n_26),
        .axi_awready_reg(axi_awready_reg),
        .axi_awready_reg_0(interface_n_24),
        .axi_wready_reg(axi_wready_reg),
        .readdata_a(readdata_a),
        .send_buffer_address(send_buffer_address),
        .send_buffer_chipselect13_out(send_buffer_chipselect13_out));
  LUT5 #(
    .INIT(32'hCCDD8CCC)) 
    send_clock_i_1
       (.I0(interface_n_12),
        .I1(interface_n_5),
        .I2(interface_n_6),
        .I3(interface_n_13),
        .I4(interface_n_14),
        .O(send_clock_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    slave_irq_i_1
       (.I0(Heartbeat),
        .I1(\toggle_bits_cpu_side_reg[1] ),
        .I2(S_AXI_1_ARESETN),
        .I3(NoC_Irq_1),
        .O(slave_irq_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0FFFFFF40444444)) 
    synchronize_flag_i_1
       (.I0(\toggle_bits_cpu_side_reg[1] ),
        .I1(Heartbeat),
        .I2(interface_n_25),
        .I3(interface_n_69),
        .I4(interface_n_71),
        .I5(synchronize_flag),
        .O(synchronize_flag_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "kth_Nostrum_rni" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized5
   (slave_reset,
    \toggle_bits_cpu_side_reg[1] ,
    recv_buffer_write_reg,
    \channel_status_reg[1][1] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    NoC_Irq_3,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    Q,
    \recv_address_reg[7]_3 ,
    \recv_address_reg[7]_4 ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \recv_address_reg[8]_6 ,
    \recv_address_reg[8]_7 ,
    \channel_status_reg[1][0] ,
    \G0.mem_reg[64] ,
    S_AXI_3_RDATA,
    S_AXI_3_ACLK,
    S_AXI_3_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    S_AXI_3_ARESETN,
    write_R,
    D,
    read_R,
    S_AXI_3_AWADDR,
    S_AXI_3_ARADDR,
    S_AXI_3_WVALID,
    S_AXI_3_AWVALID,
    axi_awready_reg,
    axi_wready_reg,
    S_AXI_3_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    \mem_reg[64]_1 ,
    \mem_reg[64]_2 ,
    \recv_state_reg[0] ,
    write_R_reg,
    \mem_reg[55] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ,
    \mem_reg[55]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ,
    \mem_reg[31] ,
    S_AXI_3_WSTRB);
  output slave_reset;
  output \toggle_bits_cpu_side_reg[1] ;
  output recv_buffer_write_reg;
  output \channel_status_reg[1][1] ;
  output \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  output NoC_Irq_3;
  output \recv_address_reg[7] ;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[7]_1 ;
  output [3:0]\recv_address_reg[7]_2 ;
  output [3:0]Q;
  output [1:0]\recv_address_reg[7]_3 ;
  output [1:0]\recv_address_reg[7]_4 ;
  output \recv_address_reg[8] ;
  output [3:0]\recv_address_reg[8]_0 ;
  output [1:0]\recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[8]_3 ;
  output [3:0]\recv_address_reg[8]_4 ;
  output [3:0]\recv_address_reg[8]_5 ;
  output \recv_address_reg[8]_6 ;
  output \recv_address_reg[8]_7 ;
  output \channel_status_reg[1][0] ;
  output [58:0]\G0.mem_reg[64] ;
  output [31:0]S_AXI_3_RDATA;
  input S_AXI_3_ACLK;
  input [31:0]S_AXI_3_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input S_AXI_3_ARESETN;
  input [0:0]write_R;
  input [7:0]D;
  input [0:0]read_R;
  input [11:0]S_AXI_3_AWADDR;
  input [11:0]S_AXI_3_ARADDR;
  input S_AXI_3_WVALID;
  input S_AXI_3_AWVALID;
  input axi_awready_reg;
  input axi_wready_reg;
  input S_AXI_3_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input \mem_reg[64]_1 ;
  input \mem_reg[64]_2 ;
  input \recv_state_reg[0] ;
  input write_R_reg;
  input \mem_reg[55] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ;
  input [30:0]\mem_reg[55]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  input [23:0]\mem_reg[31] ;
  input [3:0]S_AXI_3_WSTRB;

  wire [7:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ;
  wire Heartbeat;
  wire NoC_Irq_3;
  wire [3:0]Q;
  wire S_AXI_3_ACLK;
  wire [11:0]S_AXI_3_ARADDR;
  wire S_AXI_3_ARESETN;
  wire S_AXI_3_ARVALID;
  wire [11:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWVALID;
  wire [31:0]S_AXI_3_RDATA;
  wire [31:0]S_AXI_3_WDATA;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [2:0]channel_nr;
  wire \channel_nr[2]_i_1_n_0 ;
  wire \channel_status_reg[1][0] ;
  wire \channel_status_reg[1][1] ;
  wire dap_recv_buffer_select_reg_n_0;
  wire dap_rni_select_reg_n_0;
  wire dap_send_buffer_select_reg_n_0;
  wire interface_n_13;
  wire interface_n_14;
  wire interface_n_15;
  wire interface_n_25;
  wire interface_n_26;
  wire interface_n_27;
  wire interface_n_6;
  wire interface_n_66;
  wire interface_n_7;
  wire interface_n_72;
  wire interface_n_74;
  wire interface_n_9;
  wire [31:0]internal_readdata_b;
  wire [8:7]mem_address;
  wire \mem_address[7]_i_1_n_0 ;
  wire \mem_address[8]_i_1_n_0 ;
  wire [23:0]\mem_reg[31] ;
  wire \mem_reg[55] ;
  wire [30:0]\mem_reg[55]_0 ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire \mem_reg[64]_2 ;
  wire [0:0]read_R;
  wire [31:0]readdata_a;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[7]_1 ;
  wire [3:0]\recv_address_reg[7]_2 ;
  wire [1:0]\recv_address_reg[7]_3 ;
  wire [1:0]\recv_address_reg[7]_4 ;
  wire \recv_address_reg[8] ;
  wire [3:0]\recv_address_reg[8]_0 ;
  wire [1:0]\recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire [3:0]\recv_address_reg[8]_4 ;
  wire [3:0]\recv_address_reg[8]_5 ;
  wire \recv_address_reg[8]_6 ;
  wire \recv_address_reg[8]_7 ;
  wire [8:0]recv_buffer_address;
  wire [9:9]recv_buffer_address1_reg;
  wire [9:9]recv_buffer_address2;
  wire recv_buffer_chipselect1;
  wire recv_buffer_n_0;
  wire recv_buffer_n_37;
  wire [31:0]recv_buffer_readdata1;
  wire recv_buffer_write2;
  wire recv_buffer_write_reg;
  wire [31:0]recv_buffer_writedata;
  wire \recv_state_reg[0] ;
  wire rni_chipselect6_out;
  wire [31:0]rni_readdata;
  wire \rni_readdata_delayed[0]_i_6__2_n_0 ;
  wire \rni_readdata_delayed[31]_i_3__2_n_0 ;
  wire \rni_readdata_delayed[31]_i_4__2_n_0 ;
  wire \rni_readdata_delayed[31]_i_5__2_n_0 ;
  wire \rni_readdata_delayed[31]_i_6__2_n_0 ;
  wire \rni_readdata_delayed[6]_i_3__0_n_0 ;
  wire \rni_readdata_delayed_reg_n_0_[0] ;
  wire \rni_readdata_delayed_reg_n_0_[10] ;
  wire \rni_readdata_delayed_reg_n_0_[11] ;
  wire \rni_readdata_delayed_reg_n_0_[12] ;
  wire \rni_readdata_delayed_reg_n_0_[13] ;
  wire \rni_readdata_delayed_reg_n_0_[14] ;
  wire \rni_readdata_delayed_reg_n_0_[15] ;
  wire \rni_readdata_delayed_reg_n_0_[16] ;
  wire \rni_readdata_delayed_reg_n_0_[17] ;
  wire \rni_readdata_delayed_reg_n_0_[18] ;
  wire \rni_readdata_delayed_reg_n_0_[19] ;
  wire \rni_readdata_delayed_reg_n_0_[1] ;
  wire \rni_readdata_delayed_reg_n_0_[20] ;
  wire \rni_readdata_delayed_reg_n_0_[21] ;
  wire \rni_readdata_delayed_reg_n_0_[22] ;
  wire \rni_readdata_delayed_reg_n_0_[23] ;
  wire \rni_readdata_delayed_reg_n_0_[24] ;
  wire \rni_readdata_delayed_reg_n_0_[25] ;
  wire \rni_readdata_delayed_reg_n_0_[26] ;
  wire \rni_readdata_delayed_reg_n_0_[27] ;
  wire \rni_readdata_delayed_reg_n_0_[28] ;
  wire \rni_readdata_delayed_reg_n_0_[29] ;
  wire \rni_readdata_delayed_reg_n_0_[2] ;
  wire \rni_readdata_delayed_reg_n_0_[30] ;
  wire \rni_readdata_delayed_reg_n_0_[31] ;
  wire \rni_readdata_delayed_reg_n_0_[3] ;
  wire \rni_readdata_delayed_reg_n_0_[4] ;
  wire \rni_readdata_delayed_reg_n_0_[5] ;
  wire \rni_readdata_delayed_reg_n_0_[6] ;
  wire \rni_readdata_delayed_reg_n_0_[7] ;
  wire \rni_readdata_delayed_reg_n_0_[8] ;
  wire \rni_readdata_delayed_reg_n_0_[9] ;
  wire [8:0]send_buffer_address;
  wire send_buffer_chipselect13_out;
  wire send_clock_i_1_n_0;
  wire [7:0]slave_address;
  wire slave_irq0;
  wire slave_irq_i_1_n_0;
  wire slave_reset;
  wire synchronize_flag;
  wire synchronize_flag_i_1_n_0;
  wire [0:3]toggle_address_noc_side;
  wire \toggle_bits_cpu_side_reg[1] ;
  wire [0:0]write_R;
  wire write_R_reg;

  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[0]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[0] ),
        .I1(readdata_a[0]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[0]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[10]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[10] ),
        .I1(readdata_a[10]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[10]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[11]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[11] ),
        .I1(readdata_a[11]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[11]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[12]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[12] ),
        .I1(readdata_a[12]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[12]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[13]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[13] ),
        .I1(readdata_a[13]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[13]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[14]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[14] ),
        .I1(readdata_a[14]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[14]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[15]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[15] ),
        .I1(readdata_a[15]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[15]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[16]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[16] ),
        .I1(readdata_a[16]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[16]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[17]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[17] ),
        .I1(readdata_a[17]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[17]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[18]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[18] ),
        .I1(readdata_a[18]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[18]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[19]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[19] ),
        .I1(readdata_a[19]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[19]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[1]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[1] ),
        .I1(readdata_a[1]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[1]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[20]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[20] ),
        .I1(readdata_a[20]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[20]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[21]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[21] ),
        .I1(readdata_a[21]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[21]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[22]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[22] ),
        .I1(readdata_a[22]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[22]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[23]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[23] ),
        .I1(readdata_a[23]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[23]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[24]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[24] ),
        .I1(readdata_a[24]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[24]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[25]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[25] ),
        .I1(readdata_a[25]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[25]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[26]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[26] ),
        .I1(readdata_a[26]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[26]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[26]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[27]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[27] ),
        .I1(readdata_a[27]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[27]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[28]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[28] ),
        .I1(readdata_a[28]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[28]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[28]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[29]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[29] ),
        .I1(readdata_a[29]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[29]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[2]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[2] ),
        .I1(readdata_a[2]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[2]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[30]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[30] ),
        .I1(readdata_a[30]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[30]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[30]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[31]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[31] ),
        .I1(readdata_a[31]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[31]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[31]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[3]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[3] ),
        .I1(readdata_a[3]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[3]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[4]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[4] ),
        .I1(readdata_a[4]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[4]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[5]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[5] ),
        .I1(readdata_a[5]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[5]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[6]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[6] ),
        .I1(readdata_a[6]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[6]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[7]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[7] ),
        .I1(readdata_a[7]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[7]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[8]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[8] ),
        .I1(readdata_a[8]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[8]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0C0C0)) 
    \S_AXI_3_RDATA[9]_INST_0 
       (.I0(\rni_readdata_delayed_reg_n_0_[9] ),
        .I1(readdata_a[9]),
        .I2(dap_send_buffer_select_reg_n_0),
        .I3(dap_recv_buffer_select_reg_n_0),
        .I4(recv_buffer_readdata1[9]),
        .I5(dap_rni_select_reg_n_0),
        .O(S_AXI_3_RDATA[9]));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \channel_nr[2]_i_1 
       (.I0(channel_nr[2]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_3_ARESETN),
        .I5(interface_n_9),
        .O(\channel_nr[2]_i_1_n_0 ));
  FDCE dap_recv_buffer_select_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(recv_buffer_chipselect1),
        .Q(dap_recv_buffer_select_reg_n_0));
  FDCE dap_rni_select_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_chipselect6_out),
        .Q(dap_rni_select_reg_n_0));
  FDCE dap_send_buffer_select_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(send_buffer_chipselect13_out),
        .Q(dap_send_buffer_select_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized5 interface
       (.ADDRBWRADDR(recv_buffer_address1_reg),
        .CO(interface_n_72),
        .D(rni_readdata),
        .DOADO(internal_readdata_b),
        .\FSM_sequential_xmit_state_reg[2]_0 (send_clock_i_1_n_0),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 (interface_n_26),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][5]_0 (\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 (\G_recv_channels_1.recv_channel_info_reg[1][Enable] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 (\G_recv_channels_1.recv_channel_info_reg[1][Source][4] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 (\G_recv_channels_1.recv_channel_info_reg[3][Target][1] ),
        .Heartbeat(Heartbeat),
        .NoC_Irq_3(NoC_Irq_3),
        .Q(Q),
        .RAM_reg(recv_buffer_address),
        .RAM_reg_0(recv_buffer_writedata),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR({S_AXI_3_ARADDR[11:10],S_AXI_3_ARADDR[7:0]}),
        .S_AXI_3_ARESETN(S_AXI_3_ARESETN),
        .S_AXI_3_ARVALID(S_AXI_3_ARVALID),
        .S_AXI_3_AWADDR({S_AXI_3_AWADDR[11:10],S_AXI_3_AWADDR[7:0]}),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .WEA(recv_buffer_write2),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(\rni_readdata_delayed[31]_i_3__2_n_0 ),
        .axi_awready_reg_0(\rni_readdata_delayed[0]_i_6__2_n_0 ),
        .axi_awready_reg_1(\rni_readdata_delayed[6]_i_3__0_n_0 ),
        .axi_awready_reg_2(slave_address[1]),
        .axi_awready_reg_3(\rni_readdata_delayed[31]_i_4__2_n_0 ),
        .axi_awready_reg_4(axi_awready_reg),
        .axi_awready_reg_5(recv_buffer_n_37),
        .axi_awready_reg_6(recv_buffer_n_0),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .channel_nr({channel_nr[2],channel_nr[0]}),
        .\channel_nr_reg[2]_0 (interface_n_9),
        .\channel_status_reg[1][0]_0 (\channel_status_reg[1][0] ),
        .\channel_status_reg[1][1]_0 (\channel_status_reg[1][1] ),
        .dap_rni_select_reg(interface_n_27),
        .\global_clock_reg[0]_0 (slave_reset),
        .\heartbeat_generator.GlobalSync_retimed_reg (slave_irq_i_1_n_0),
        .mem_address(mem_address),
        .\mem_reg[31] (\mem_reg[31] ),
        .\mem_reg[55] (D),
        .\mem_reg[55]_0 (\mem_reg[55] ),
        .\mem_reg[55]_1 (\mem_reg[55]_0 ),
        .\mem_reg[64] (\mem_reg[64] ),
        .\mem_reg[64]_0 (\mem_reg[64]_0 ),
        .\mem_reg[64]_1 (\mem_reg[64]_1 ),
        .\mem_reg[64]_2 (\mem_reg[64]_2 ),
        .old_GlobalSync_reg_0(synchronize_flag_i_1_n_0),
        .out({interface_n_13,interface_n_14,interface_n_15}),
        .read_R(read_R),
        .\recv_address_reg[7]_0 (\recv_address_reg[7] ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_2 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_3 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[7]_4 (\recv_address_reg[7]_3 ),
        .\recv_address_reg[7]_5 (\recv_address_reg[7]_4 ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8] ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_3 ),
        .\recv_address_reg[8]_5 (\recv_address_reg[8]_4 ),
        .\recv_address_reg[8]_6 (\recv_address_reg[8]_5 ),
        .\recv_address_reg[8]_7 (\recv_address_reg[8]_6 ),
        .\recv_address_reg[8]_8 (\recv_address_reg[8]_7 ),
        .recv_buffer_write_reg_0(recv_buffer_write_reg),
        .\recv_state_reg[0]_0 (\recv_state_reg[0] ),
        .rni_chipselect6_out(rni_chipselect6_out),
        .\rni_readdata_delayed_reg[0] (interface_n_66),
        .send_buffer_address(send_buffer_address),
        .\send_counter_reg[0]_0 (interface_n_6),
        .\send_counter_reg[0]_1 (interface_n_7),
        .slave_address({slave_address[6:5],slave_address[3:2],slave_address[0]}),
        .slave_irq0(slave_irq0),
        .synchronize_flag(synchronize_flag),
        .synchronize_flag_reg_0(interface_n_25),
        .toggle_address_noc_side(toggle_address_noc_side),
        .\toggle_bits_cpu_side_reg[0]_0 (interface_n_74),
        .\toggle_bits_cpu_side_reg[1]_0 (\toggle_bits_cpu_side_reg[1] ),
        .write_R(write_R),
        .write_R_reg(\channel_nr[2]_i_1_n_0 ),
        .write_R_reg_0(\mem_address[8]_i_1_n_0 ),
        .write_R_reg_1(\mem_address[7]_i_1_n_0 ),
        .write_R_reg_2(write_R_reg));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \mem_address[7]_i_1 
       (.I0(channel_nr[0]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_3_ARESETN),
        .I5(mem_address[7]),
        .O(\mem_address[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \mem_address[8]_i_1 
       (.I0(D[7]),
        .I1(write_R),
        .I2(recv_buffer_write_reg),
        .I3(\channel_status_reg[1][1] ),
        .I4(S_AXI_3_ARESETN),
        .I5(mem_address[8]),
        .O(\mem_address[8]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized10 recv_buffer
       (.ADDRARDADDR({recv_buffer_address2,recv_buffer_address}),
        .ADDRBWRADDR({recv_buffer_address1_reg,slave_address[6:5],slave_address[3:2],slave_address[0]}),
        .RAM_reg({recv_buffer_n_0,slave_address[7],slave_address[4],slave_address[1]}),
        .RAM_reg_0(recv_buffer_n_37),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR({S_AXI_3_ARADDR[11],S_AXI_3_ARADDR[9:7],S_AXI_3_ARADDR[4],S_AXI_3_ARADDR[1]}),
        .S_AXI_3_ARVALID(S_AXI_3_ARVALID),
        .S_AXI_3_AWADDR({S_AXI_3_AWADDR[11],S_AXI_3_AWADDR[9:7],S_AXI_3_AWADDR[4],S_AXI_3_AWADDR[1]}),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WSTRB(S_AXI_3_WSTRB),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .WEA(recv_buffer_write2),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(interface_n_26),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .\data_reg_reg[31] (recv_buffer_writedata),
        .recv_buffer_chipselect1(recv_buffer_chipselect1),
        .recv_buffer_readdata1(recv_buffer_readdata1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    recv_buffer_address20
       (.I0(toggle_address_noc_side[3]),
        .I1(toggle_address_noc_side[2]),
        .I2(recv_buffer_address[8]),
        .I3(toggle_address_noc_side[1]),
        .I4(recv_buffer_address[7]),
        .I5(toggle_address_noc_side[0]),
        .O(recv_buffer_address2));
  LUT6 #(
    .INIT(64'hAFBBAF88A0BBA088)) 
    \rni_readdata_delayed[0]_i_6__2 
       (.I0(slave_address[0]),
        .I1(S_AXI_3_AWADDR[2]),
        .I2(S_AXI_3_ARADDR[2]),
        .I3(interface_n_26),
        .I4(S_AXI_3_AWADDR[1]),
        .I5(S_AXI_3_ARADDR[1]),
        .O(\rni_readdata_delayed[0]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0332000000000000)) 
    \rni_readdata_delayed[31]_i_3__2 
       (.I0(\rni_readdata_delayed[31]_i_5__2_n_0 ),
        .I1(slave_address[7]),
        .I2(slave_address[5]),
        .I3(slave_address[6]),
        .I4(interface_n_27),
        .I5(rni_chipselect6_out),
        .O(\rni_readdata_delayed[31]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFBBAFFFFFBBFFFF)) 
    \rni_readdata_delayed[31]_i_4__2 
       (.I0(interface_n_66),
        .I1(S_AXI_3_AWADDR[2]),
        .I2(S_AXI_3_ARADDR[2]),
        .I3(interface_n_26),
        .I4(S_AXI_3_AWADDR[0]),
        .I5(S_AXI_3_ARADDR[0]),
        .O(\rni_readdata_delayed[31]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033D33DDD)) 
    \rni_readdata_delayed[31]_i_5__2 
       (.I0(slave_address[0]),
        .I1(slave_address[1]),
        .I2(interface_n_26),
        .I3(S_AXI_3_ARADDR[2]),
        .I4(S_AXI_3_AWADDR[2]),
        .I5(\rni_readdata_delayed[31]_i_6__2_n_0 ),
        .O(\rni_readdata_delayed[31]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAFFCAC)) 
    \rni_readdata_delayed[31]_i_6__2 
       (.I0(S_AXI_3_ARADDR[4]),
        .I1(S_AXI_3_AWADDR[4]),
        .I2(interface_n_26),
        .I3(S_AXI_3_ARADDR[3]),
        .I4(S_AXI_3_AWADDR[3]),
        .O(\rni_readdata_delayed[31]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABBAEAEAEBF)) 
    \rni_readdata_delayed[6]_i_3__0 
       (.I0(slave_address[6]),
        .I1(interface_n_26),
        .I2(S_AXI_3_ARADDR[5]),
        .I3(S_AXI_3_AWADDR[5]),
        .I4(S_AXI_3_AWADDR[7]),
        .I5(S_AXI_3_ARADDR[7]),
        .O(\rni_readdata_delayed[6]_i_3__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[0]),
        .Q(\rni_readdata_delayed_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[10] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[10]),
        .Q(\rni_readdata_delayed_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[11] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[11]),
        .Q(\rni_readdata_delayed_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[12] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[12]),
        .Q(\rni_readdata_delayed_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[13] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[13]),
        .Q(\rni_readdata_delayed_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[14] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[14]),
        .Q(\rni_readdata_delayed_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[15] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[15]),
        .Q(\rni_readdata_delayed_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[16] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[16]),
        .Q(\rni_readdata_delayed_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[17] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[17]),
        .Q(\rni_readdata_delayed_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[18] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[18]),
        .Q(\rni_readdata_delayed_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[19] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[19]),
        .Q(\rni_readdata_delayed_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[1]),
        .Q(\rni_readdata_delayed_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[20] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[20]),
        .Q(\rni_readdata_delayed_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[21] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[21]),
        .Q(\rni_readdata_delayed_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[22] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[22]),
        .Q(\rni_readdata_delayed_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[23] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[23]),
        .Q(\rni_readdata_delayed_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[24] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[24]),
        .Q(\rni_readdata_delayed_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[25] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[25]),
        .Q(\rni_readdata_delayed_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[26] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[26]),
        .Q(\rni_readdata_delayed_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[27] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[27]),
        .Q(\rni_readdata_delayed_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[28] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[28]),
        .Q(\rni_readdata_delayed_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[29] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[29]),
        .Q(\rni_readdata_delayed_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[2]),
        .Q(\rni_readdata_delayed_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[30] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[30]),
        .Q(\rni_readdata_delayed_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[31] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[31]),
        .Q(\rni_readdata_delayed_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[3]),
        .Q(\rni_readdata_delayed_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[4]),
        .Q(\rni_readdata_delayed_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[5]),
        .Q(\rni_readdata_delayed_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[6]),
        .Q(\rni_readdata_delayed_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[7]),
        .Q(\rni_readdata_delayed_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[8] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[8]),
        .Q(\rni_readdata_delayed_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \rni_readdata_delayed_reg[9] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(slave_reset),
        .D(rni_readdata[9]),
        .Q(\rni_readdata_delayed_reg_n_0_[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port send_buffer
       (.ADDRBWRADDR({recv_buffer_n_0,slave_address}),
        .DOADO(internal_readdata_b),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR(S_AXI_3_ARADDR[11:10]),
        .S_AXI_3_AWADDR(S_AXI_3_AWADDR[11:10]),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WSTRB(S_AXI_3_WSTRB),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .axi_arready_reg(interface_n_27),
        .axi_awready_reg(axi_awready_reg),
        .axi_awready_reg_0(interface_n_26),
        .axi_wready_reg(axi_wready_reg),
        .readdata_a(readdata_a),
        .send_buffer_address(send_buffer_address),
        .send_buffer_chipselect13_out(send_buffer_chipselect13_out));
  LUT5 #(
    .INIT(32'hCCDD8CCC)) 
    send_clock_i_1
       (.I0(interface_n_13),
        .I1(interface_n_6),
        .I2(interface_n_7),
        .I3(interface_n_14),
        .I4(interface_n_15),
        .O(send_clock_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    slave_irq_i_1
       (.I0(Heartbeat),
        .I1(\toggle_bits_cpu_side_reg[1] ),
        .I2(S_AXI_3_ARESETN),
        .I3(NoC_Irq_3),
        .O(slave_irq_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0FFFFFF40444444)) 
    synchronize_flag_i_1
       (.I0(\toggle_bits_cpu_side_reg[1] ),
        .I1(Heartbeat),
        .I2(interface_n_25),
        .I3(interface_n_74),
        .I4(interface_n_72),
        .I5(synchronize_flag),
        .O(synchronize_flag_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_2x2x1
   (s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    S_AXI_0_RVALID,
    S_AXI_2_RVALID,
    S_AXI_1_RVALID,
    S_AXI_3_RVALID,
    NoC_Irq_0,
    NoC_Irq_2,
    NoC_Irq_1,
    NoC_Irq_3,
    S_AXI_0_RDATA,
    S_AXI_2_RDATA,
    S_AXI_1_RDATA,
    S_AXI_3_RDATA,
    S_AXI_0_BVALID,
    S_AXI_1_BVALID,
    S_AXI_2_BVALID,
    S_AXI_3_BVALID,
    S_AXI_0_ARESETN,
    S_AXI_0_AWADDR,
    S_AXI_0_ARADDR,
    S_AXI_0_WDATA,
    S_AXI_2_ARESETN,
    S_AXI_2_ARADDR,
    S_AXI_2_AWADDR,
    S_AXI_2_WDATA,
    S_AXI_1_ARESETN,
    S_AXI_1_AWADDR,
    S_AXI_1_ARADDR,
    S_AXI_1_WDATA,
    S_AXI_3_ARESETN,
    S_AXI_3_WDATA,
    S_AXI_3_AWADDR,
    S_AXI_3_ARADDR,
    S_AXI_0_WVALID,
    S_AXI_0_AWVALID,
    S_AXI_0_ARVALID,
    S_AXI_2_WVALID,
    S_AXI_2_AWVALID,
    S_AXI_2_ARVALID,
    S_AXI_1_WVALID,
    S_AXI_1_AWVALID,
    S_AXI_1_ARVALID,
    S_AXI_3_WVALID,
    S_AXI_3_AWVALID,
    S_AXI_3_ARVALID,
    S_AXI_0_ACLK,
    S_AXI_2_ACLK,
    S_AXI_1_ACLK,
    S_AXI_3_ACLK,
    S_AXI_0_WSTRB,
    S_AXI_2_WSTRB,
    S_AXI_1_WSTRB,
    S_AXI_3_WSTRB,
    S_AXI_0_BREADY,
    S_AXI_1_BREADY,
    S_AXI_2_BREADY,
    S_AXI_3_BREADY,
    S_AXI_0_RREADY,
    S_AXI_1_RREADY,
    S_AXI_2_RREADY,
    S_AXI_3_RREADY);
  output [3:0]s_axi_awready;
  output [3:0]s_axi_wready;
  output [3:0]s_axi_arready;
  output S_AXI_0_RVALID;
  output S_AXI_2_RVALID;
  output S_AXI_1_RVALID;
  output S_AXI_3_RVALID;
  output NoC_Irq_0;
  output NoC_Irq_2;
  output NoC_Irq_1;
  output NoC_Irq_3;
  output [31:0]S_AXI_0_RDATA;
  output [31:0]S_AXI_2_RDATA;
  output [31:0]S_AXI_1_RDATA;
  output [31:0]S_AXI_3_RDATA;
  output S_AXI_0_BVALID;
  output S_AXI_1_BVALID;
  output S_AXI_2_BVALID;
  output S_AXI_3_BVALID;
  input S_AXI_0_ARESETN;
  input [11:0]S_AXI_0_AWADDR;
  input [11:0]S_AXI_0_ARADDR;
  input [31:0]S_AXI_0_WDATA;
  input S_AXI_2_ARESETN;
  input [11:0]S_AXI_2_ARADDR;
  input [11:0]S_AXI_2_AWADDR;
  input [31:0]S_AXI_2_WDATA;
  input S_AXI_1_ARESETN;
  input [11:0]S_AXI_1_AWADDR;
  input [11:0]S_AXI_1_ARADDR;
  input [31:0]S_AXI_1_WDATA;
  input S_AXI_3_ARESETN;
  input [31:0]S_AXI_3_WDATA;
  input [11:0]S_AXI_3_AWADDR;
  input [11:0]S_AXI_3_ARADDR;
  input S_AXI_0_WVALID;
  input S_AXI_0_AWVALID;
  input S_AXI_0_ARVALID;
  input S_AXI_2_WVALID;
  input S_AXI_2_AWVALID;
  input S_AXI_2_ARVALID;
  input S_AXI_1_WVALID;
  input S_AXI_1_AWVALID;
  input S_AXI_1_ARVALID;
  input S_AXI_3_WVALID;
  input S_AXI_3_AWVALID;
  input S_AXI_3_ARVALID;
  input S_AXI_0_ACLK;
  input S_AXI_2_ACLK;
  input S_AXI_1_ACLK;
  input S_AXI_3_ACLK;
  input [3:0]S_AXI_0_WSTRB;
  input [3:0]S_AXI_2_WSTRB;
  input [3:0]S_AXI_1_WSTRB;
  input [3:0]S_AXI_3_WSTRB;
  input S_AXI_0_BREADY;
  input S_AXI_1_BREADY;
  input S_AXI_2_BREADY;
  input S_AXI_3_BREADY;
  input S_AXI_0_RREADY;
  input S_AXI_1_RREADY;
  input S_AXI_2_RREADY;
  input S_AXI_3_RREADY;

  wire NoC_Irq_0;
  wire NoC_Irq_1;
  wire NoC_Irq_2;
  wire NoC_Irq_3;
  wire S_AXI_0_ACLK;
  wire [11:0]S_AXI_0_ARADDR;
  wire S_AXI_0_ARESETN;
  wire S_AXI_0_ARVALID;
  wire [11:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWVALID;
  wire S_AXI_0_BREADY;
  wire S_AXI_0_BVALID;
  wire [31:0]S_AXI_0_RDATA;
  wire S_AXI_0_RREADY;
  wire S_AXI_0_RVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire S_AXI_1_ACLK;
  wire [11:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARESETN;
  wire S_AXI_1_ARVALID;
  wire [11:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWVALID;
  wire S_AXI_1_BREADY;
  wire S_AXI_1_BVALID;
  wire [31:0]S_AXI_1_RDATA;
  wire S_AXI_1_RREADY;
  wire S_AXI_1_RVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire S_AXI_2_ACLK;
  wire [11:0]S_AXI_2_ARADDR;
  wire S_AXI_2_ARESETN;
  wire S_AXI_2_ARVALID;
  wire [11:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWVALID;
  wire S_AXI_2_BREADY;
  wire S_AXI_2_BVALID;
  wire [31:0]S_AXI_2_RDATA;
  wire S_AXI_2_RREADY;
  wire S_AXI_2_RVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire S_AXI_3_ACLK;
  wire [11:0]S_AXI_3_ARADDR;
  wire S_AXI_3_ARESETN;
  wire S_AXI_3_ARVALID;
  wire [11:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWVALID;
  wire S_AXI_3_BREADY;
  wire S_AXI_3_BVALID;
  wire [31:0]S_AXI_3_RDATA;
  wire S_AXI_3_RREADY;
  wire S_AXI_3_RVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;
  wire [3:0]s_axi_arready;
  wire [3:0]s_axi_awready;
  wire [3:0]s_axi_wready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_noc NOC
       (.NoC_Irq_0(NoC_Irq_0),
        .NoC_Irq_1(NoC_Irq_1),
        .NoC_Irq_2(NoC_Irq_2),
        .NoC_Irq_3(NoC_Irq_3),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR(S_AXI_0_ARADDR),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .S_AXI_0_ARVALID(S_AXI_0_ARVALID),
        .S_AXI_0_AWADDR(S_AXI_0_AWADDR),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_BREADY(S_AXI_0_BREADY),
        .S_AXI_0_BVALID(S_AXI_0_BVALID),
        .S_AXI_0_RDATA(S_AXI_0_RDATA),
        .S_AXI_0_RREADY(S_AXI_0_RREADY),
        .S_AXI_0_RVALID(S_AXI_0_RVALID),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WSTRB(S_AXI_0_WSTRB),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR(S_AXI_1_ARADDR),
        .S_AXI_1_ARESETN(S_AXI_1_ARESETN),
        .S_AXI_1_ARVALID(S_AXI_1_ARVALID),
        .S_AXI_1_AWADDR(S_AXI_1_AWADDR),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_BREADY(S_AXI_1_BREADY),
        .S_AXI_1_BVALID(S_AXI_1_BVALID),
        .S_AXI_1_RDATA(S_AXI_1_RDATA),
        .S_AXI_1_RREADY(S_AXI_1_RREADY),
        .S_AXI_1_RVALID(S_AXI_1_RVALID),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WSTRB(S_AXI_1_WSTRB),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR(S_AXI_2_ARADDR),
        .S_AXI_2_ARESETN(S_AXI_2_ARESETN),
        .S_AXI_2_ARVALID(S_AXI_2_ARVALID),
        .S_AXI_2_AWADDR(S_AXI_2_AWADDR),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_BREADY(S_AXI_2_BREADY),
        .S_AXI_2_BVALID(S_AXI_2_BVALID),
        .S_AXI_2_RDATA(S_AXI_2_RDATA),
        .S_AXI_2_RREADY(S_AXI_2_RREADY),
        .S_AXI_2_RVALID(S_AXI_2_RVALID),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WSTRB(S_AXI_2_WSTRB),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR(S_AXI_3_ARADDR),
        .S_AXI_3_ARESETN(S_AXI_3_ARESETN),
        .S_AXI_3_ARVALID(S_AXI_3_ARVALID),
        .S_AXI_3_AWADDR(S_AXI_3_AWADDR),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_BREADY(S_AXI_3_BREADY),
        .S_AXI_3_BVALID(S_AXI_3_BVALID),
        .S_AXI_3_RDATA(S_AXI_3_RDATA),
        .S_AXI_3_RREADY(S_AXI_3_RREADY),
        .S_AXI_3_RVALID(S_AXI_3_RVALID),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WSTRB(S_AXI_3_WSTRB),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .s_axi_arready(s_axi_arready),
        .s_axi_awready(s_axi_awready),
        .s_axi_wready(s_axi_wready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_noc
   (s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    S_AXI_0_RVALID,
    S_AXI_2_RVALID,
    S_AXI_1_RVALID,
    S_AXI_3_RVALID,
    NoC_Irq_0,
    NoC_Irq_2,
    NoC_Irq_1,
    NoC_Irq_3,
    S_AXI_0_RDATA,
    S_AXI_2_RDATA,
    S_AXI_1_RDATA,
    S_AXI_3_RDATA,
    S_AXI_0_BVALID,
    S_AXI_1_BVALID,
    S_AXI_2_BVALID,
    S_AXI_3_BVALID,
    S_AXI_0_ARESETN,
    S_AXI_0_AWADDR,
    S_AXI_0_ARADDR,
    S_AXI_0_WDATA,
    S_AXI_2_ARESETN,
    S_AXI_2_ARADDR,
    S_AXI_2_AWADDR,
    S_AXI_2_WDATA,
    S_AXI_1_ARESETN,
    S_AXI_1_AWADDR,
    S_AXI_1_ARADDR,
    S_AXI_1_WDATA,
    S_AXI_3_ARESETN,
    S_AXI_3_WDATA,
    S_AXI_3_AWADDR,
    S_AXI_3_ARADDR,
    S_AXI_0_WVALID,
    S_AXI_0_AWVALID,
    S_AXI_0_ARVALID,
    S_AXI_2_WVALID,
    S_AXI_2_AWVALID,
    S_AXI_2_ARVALID,
    S_AXI_1_WVALID,
    S_AXI_1_AWVALID,
    S_AXI_1_ARVALID,
    S_AXI_3_WVALID,
    S_AXI_3_AWVALID,
    S_AXI_3_ARVALID,
    S_AXI_0_ACLK,
    S_AXI_2_ACLK,
    S_AXI_1_ACLK,
    S_AXI_3_ACLK,
    S_AXI_0_WSTRB,
    S_AXI_2_WSTRB,
    S_AXI_1_WSTRB,
    S_AXI_3_WSTRB,
    S_AXI_0_BREADY,
    S_AXI_1_BREADY,
    S_AXI_2_BREADY,
    S_AXI_3_BREADY,
    S_AXI_0_RREADY,
    S_AXI_1_RREADY,
    S_AXI_2_RREADY,
    S_AXI_3_RREADY);
  output [3:0]s_axi_awready;
  output [3:0]s_axi_wready;
  output [3:0]s_axi_arready;
  output S_AXI_0_RVALID;
  output S_AXI_2_RVALID;
  output S_AXI_1_RVALID;
  output S_AXI_3_RVALID;
  output NoC_Irq_0;
  output NoC_Irq_2;
  output NoC_Irq_1;
  output NoC_Irq_3;
  output [31:0]S_AXI_0_RDATA;
  output [31:0]S_AXI_2_RDATA;
  output [31:0]S_AXI_1_RDATA;
  output [31:0]S_AXI_3_RDATA;
  output S_AXI_0_BVALID;
  output S_AXI_1_BVALID;
  output S_AXI_2_BVALID;
  output S_AXI_3_BVALID;
  input S_AXI_0_ARESETN;
  input [11:0]S_AXI_0_AWADDR;
  input [11:0]S_AXI_0_ARADDR;
  input [31:0]S_AXI_0_WDATA;
  input S_AXI_2_ARESETN;
  input [11:0]S_AXI_2_ARADDR;
  input [11:0]S_AXI_2_AWADDR;
  input [31:0]S_AXI_2_WDATA;
  input S_AXI_1_ARESETN;
  input [11:0]S_AXI_1_AWADDR;
  input [11:0]S_AXI_1_ARADDR;
  input [31:0]S_AXI_1_WDATA;
  input S_AXI_3_ARESETN;
  input [31:0]S_AXI_3_WDATA;
  input [11:0]S_AXI_3_AWADDR;
  input [11:0]S_AXI_3_ARADDR;
  input S_AXI_0_WVALID;
  input S_AXI_0_AWVALID;
  input S_AXI_0_ARVALID;
  input S_AXI_2_WVALID;
  input S_AXI_2_AWVALID;
  input S_AXI_2_ARVALID;
  input S_AXI_1_WVALID;
  input S_AXI_1_AWVALID;
  input S_AXI_1_ARVALID;
  input S_AXI_3_WVALID;
  input S_AXI_3_AWVALID;
  input S_AXI_3_ARVALID;
  input S_AXI_0_ACLK;
  input S_AXI_2_ACLK;
  input S_AXI_1_ACLK;
  input S_AXI_3_ACLK;
  input [3:0]S_AXI_0_WSTRB;
  input [3:0]S_AXI_2_WSTRB;
  input [3:0]S_AXI_1_WSTRB;
  input [3:0]S_AXI_3_WSTRB;
  input S_AXI_0_BREADY;
  input S_AXI_1_BREADY;
  input S_AXI_2_BREADY;
  input S_AXI_3_BREADY;
  input S_AXI_0_RREADY;
  input S_AXI_1_RREADY;
  input S_AXI_2_RREADY;
  input S_AXI_3_RREADY;

  wire Heartbeat;
  wire NoC_Irq_0;
  wire NoC_Irq_1;
  wire NoC_Irq_2;
  wire NoC_Irq_3;
  wire S_AXI_0_ACLK;
  wire [11:0]S_AXI_0_ARADDR;
  wire S_AXI_0_ARESETN;
  wire S_AXI_0_ARVALID;
  wire [11:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWVALID;
  wire S_AXI_0_BREADY;
  wire S_AXI_0_BVALID;
  wire [31:0]S_AXI_0_RDATA;
  wire S_AXI_0_RREADY;
  wire S_AXI_0_RVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire S_AXI_1_ACLK;
  wire [11:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARESETN;
  wire S_AXI_1_ARVALID;
  wire [11:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWVALID;
  wire S_AXI_1_BREADY;
  wire S_AXI_1_BVALID;
  wire [31:0]S_AXI_1_RDATA;
  wire S_AXI_1_RREADY;
  wire S_AXI_1_RVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire S_AXI_2_ACLK;
  wire [11:0]S_AXI_2_ARADDR;
  wire S_AXI_2_ARESETN;
  wire S_AXI_2_ARVALID;
  wire [11:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWVALID;
  wire S_AXI_2_BREADY;
  wire S_AXI_2_BVALID;
  wire [31:0]S_AXI_2_RDATA;
  wire S_AXI_2_RREADY;
  wire S_AXI_2_RVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire S_AXI_3_ACLK;
  wire [11:0]S_AXI_3_ARADDR;
  wire S_AXI_3_ARESETN;
  wire S_AXI_3_ARVALID;
  wire [11:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWVALID;
  wire S_AXI_3_BREADY;
  wire S_AXI_3_BVALID;
  wire [31:0]S_AXI_3_RDATA;
  wire S_AXI_3_RREADY;
  wire S_AXI_3_RVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;
  wire [64:0]\To_NoC[0]_31 ;
  wire [64:0]\To_NoC[1]_33 ;
  wire [64:0]\To_NoC[2]_32 ;
  wire [64:0]\To_NoC[3]_34 ;
  wire [62:0]\To_Res[0]_10 ;
  wire [64:0]\To_Res[1]_2 ;
  wire [64:0]\To_Res[2]_18 ;
  wire [62:0]\To_Res[3]_26 ;
  wire UNoC_n_0;
  wire UNoC_n_1;
  wire UNoC_n_10;
  wire UNoC_n_11;
  wire UNoC_n_12;
  wire UNoC_n_136;
  wire UNoC_n_137;
  wire UNoC_n_138;
  wire UNoC_n_139;
  wire UNoC_n_140;
  wire UNoC_n_141;
  wire UNoC_n_142;
  wire UNoC_n_143;
  wire UNoC_n_144;
  wire UNoC_n_145;
  wire UNoC_n_146;
  wire UNoC_n_147;
  wire UNoC_n_148;
  wire UNoC_n_149;
  wire UNoC_n_15;
  wire UNoC_n_150;
  wire UNoC_n_151;
  wire UNoC_n_152;
  wire UNoC_n_153;
  wire UNoC_n_154;
  wire UNoC_n_155;
  wire UNoC_n_156;
  wire UNoC_n_157;
  wire UNoC_n_158;
  wire UNoC_n_159;
  wire UNoC_n_16;
  wire UNoC_n_160;
  wire UNoC_n_161;
  wire UNoC_n_162;
  wire UNoC_n_163;
  wire UNoC_n_164;
  wire UNoC_n_165;
  wire UNoC_n_166;
  wire UNoC_n_167;
  wire UNoC_n_17;
  wire UNoC_n_18;
  wire UNoC_n_19;
  wire UNoC_n_20;
  wire UNoC_n_208;
  wire UNoC_n_209;
  wire UNoC_n_21;
  wire UNoC_n_210;
  wire UNoC_n_211;
  wire UNoC_n_212;
  wire UNoC_n_213;
  wire UNoC_n_214;
  wire UNoC_n_215;
  wire UNoC_n_216;
  wire UNoC_n_217;
  wire UNoC_n_218;
  wire UNoC_n_219;
  wire UNoC_n_22;
  wire UNoC_n_220;
  wire UNoC_n_221;
  wire UNoC_n_222;
  wire UNoC_n_223;
  wire UNoC_n_224;
  wire UNoC_n_225;
  wire UNoC_n_226;
  wire UNoC_n_227;
  wire UNoC_n_228;
  wire UNoC_n_229;
  wire UNoC_n_23;
  wire UNoC_n_230;
  wire UNoC_n_231;
  wire UNoC_n_232;
  wire UNoC_n_233;
  wire UNoC_n_234;
  wire UNoC_n_235;
  wire UNoC_n_236;
  wire UNoC_n_237;
  wire UNoC_n_238;
  wire UNoC_n_239;
  wire UNoC_n_24;
  wire UNoC_n_240;
  wire UNoC_n_241;
  wire UNoC_n_242;
  wire UNoC_n_243;
  wire UNoC_n_25;
  wire UNoC_n_282;
  wire UNoC_n_283;
  wire UNoC_n_285;
  wire UNoC_n_286;
  wire UNoC_n_287;
  wire UNoC_n_288;
  wire UNoC_n_289;
  wire UNoC_n_290;
  wire UNoC_n_291;
  wire UNoC_n_292;
  wire UNoC_n_293;
  wire UNoC_n_294;
  wire UNoC_n_295;
  wire UNoC_n_296;
  wire UNoC_n_297;
  wire UNoC_n_298;
  wire UNoC_n_299;
  wire UNoC_n_300;
  wire UNoC_n_301;
  wire UNoC_n_302;
  wire UNoC_n_303;
  wire UNoC_n_304;
  wire UNoC_n_305;
  wire UNoC_n_306;
  wire UNoC_n_307;
  wire UNoC_n_308;
  wire UNoC_n_309;
  wire UNoC_n_310;
  wire UNoC_n_311;
  wire UNoC_n_312;
  wire UNoC_n_313;
  wire UNoC_n_314;
  wire UNoC_n_6;
  wire UNoC_n_64;
  wire UNoC_n_65;
  wire UNoC_n_66;
  wire UNoC_n_67;
  wire UNoC_n_68;
  wire UNoC_n_69;
  wire UNoC_n_7;
  wire UNoC_n_70;
  wire UNoC_n_71;
  wire UNoC_n_72;
  wire UNoC_n_73;
  wire UNoC_n_74;
  wire UNoC_n_75;
  wire UNoC_n_76;
  wire UNoC_n_77;
  wire UNoC_n_78;
  wire UNoC_n_79;
  wire UNoC_n_8;
  wire UNoC_n_80;
  wire UNoC_n_81;
  wire UNoC_n_82;
  wire UNoC_n_83;
  wire UNoC_n_84;
  wire UNoC_n_85;
  wire UNoC_n_86;
  wire UNoC_n_87;
  wire UNoC_n_88;
  wire UNoC_n_89;
  wire UNoC_n_9;
  wire UNoC_n_90;
  wire UNoC_n_91;
  wire UNoC_n_92;
  wire UNoC_n_93;
  wire UNoC_n_94;
  wire UNoC_n_95;
  wire [7:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0 ;
  wire [7:3]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16 ;
  wire [5:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27 ;
  wire [7:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0 ;
  wire [6:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15 ;
  wire [1:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_26 ;
  wire \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_30 ;
  wire [3:2]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0 ;
  wire [3:2]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_18 ;
  wire [6:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29 ;
  wire [6:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8 ;
  wire [6:2]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0 ;
  wire [6:2]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17 ;
  wire [5:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28 ;
  wire [5:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7 ;
  wire [4:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0 ;
  wire [4:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13 ;
  wire [7:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 ;
  wire [5:5]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_5 ;
  wire [3:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0 ;
  wire [3:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14 ;
  wire [6:1]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25 ;
  wire [5:2]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6 ;
  wire [7:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0 ;
  wire [6:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_11 ;
  wire [7:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22 ;
  wire [7:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3 ;
  wire [6:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0 ;
  wire [6:0]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 ;
  wire [7:1]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23 ;
  wire [7:1]\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4 ;
  wire [1:1]\USER_LOGIC/interface/channel_nr ;
  wire [2:0]\USER_LOGIC/interface/channel_nr_0 ;
  wire [1:1]\USER_LOGIC/interface/channel_nr_19 ;
  wire [1:1]\USER_LOGIC/interface/channel_nr_9 ;
  wire \USER_LOGIC/interface/old_heartbeat ;
  wire \USER_LOGIC/interface/old_heartbeat_21 ;
  wire \USER_LOGIC/interface/old_heartbeat_32 ;
  wire [1:0]\USER_LOGIC/interface/recv_state ;
  wire [1:0]\USER_LOGIC/interface/recv_state_10 ;
  wire [1:0]\USER_LOGIC/interface/recv_state_20 ;
  wire [1:0]\USER_LOGIC/interface/recv_state_31 ;
  wire \USER_LOGIC/interface/slave_irq0 ;
  wire \USER_LOGIC/interface/slave_irq0_1 ;
  wire \USER_LOGIC/interface/slave_irq0_2 ;
  wire [2:2]\USER_LOGIC/toggle_address_noc_side ;
  wire \UX[0].UY[0].UZ[0].URNI_n_11 ;
  wire \UX[0].UY[0].UZ[0].URNI_n_17 ;
  wire \UX[0].UY[0].UZ[0].URNI_n_26 ;
  wire \UX[0].UY[0].UZ[0].URNI_n_27 ;
  wire \UX[0].UY[0].UZ[0].URNI_n_35 ;
  wire \UX[0].UY[0].UZ[0].URNI_n_39 ;
  wire \UX[0].UY[0].UZ[0].URNI_n_46 ;
  wire \UX[0].UY[0].UZ[0].URNI_n_47 ;
  wire \UX[0].UY[0].UZ[0].URNI_n_48 ;
  wire \UX[0].UY[1].UZ[0].URNI_n_11 ;
  wire \UX[0].UY[1].UZ[0].URNI_n_24 ;
  wire \UX[0].UY[1].UZ[0].URNI_n_25 ;
  wire \UX[0].UY[1].UZ[0].URNI_n_34 ;
  wire \UX[0].UY[1].UZ[0].URNI_n_35 ;
  wire \UX[0].UY[1].UZ[0].URNI_n_36 ;
  wire \UX[1].UY[0].UZ[0].URNI_n_15 ;
  wire \UX[1].UY[0].UZ[0].URNI_n_25 ;
  wire \UX[1].UY[0].UZ[0].URNI_n_37 ;
  wire \UX[1].UY[0].UZ[0].URNI_n_45 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_10 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_11 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_12 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_25 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_32 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_33 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_42 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_43 ;
  wire \UX[1].UY[1].UZ[0].URNI_n_44 ;
  wire [3:0]read_R;
  wire reset;
  wire [3:0]s_axi_arready;
  wire [3:0]s_axi_awready;
  wire [3:0]s_axi_wready;
  wire [3:0]write_R;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_2D_Nostrum UNoC
       (.D({UNoC_n_71,UNoC_n_72,UNoC_n_73,UNoC_n_74,UNoC_n_75,UNoC_n_76,UNoC_n_77,UNoC_n_78,UNoC_n_79,UNoC_n_80,UNoC_n_81,UNoC_n_82,UNoC_n_83,UNoC_n_84,UNoC_n_85,UNoC_n_86,UNoC_n_87,UNoC_n_88,UNoC_n_89,UNoC_n_90,UNoC_n_91,UNoC_n_92,UNoC_n_93,UNoC_n_94}),
        .E(UNoC_n_12),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][2] (\UX[0].UY[0].UZ[0].URNI_n_17 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][2]_0 (\UX[1].UY[0].UZ[0].URNI_n_15 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27 [5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][6] (\UX[1].UY[0].UZ[0].URNI_n_25 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [1:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16 [7:6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16 [4:3]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][7]_1 (\UX[1].UY[1].UZ[0].URNI_n_10 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][1] (\UX[0].UY[0].UZ[0].URNI_n_26 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][1]_0 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_26 ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][6] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15 [6:4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15 [2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Target][7] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [5:4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_30 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][3] (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][3]_0 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_18 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][5] (\UX[0].UY[1].UZ[0].URNI_n_11 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][5]_0 (\UX[1].UY[1].UZ[0].URNI_n_12 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][6] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8 [4:3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29 [4:3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][7] (\UX[0].UY[0].UZ[0].URNI_n_11 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][5] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7 [5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7 [3:2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28 [5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28 [3:2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][6] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17 [6:5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17 [2]}),
        .\G_recv_channels_1.recv_channel_info_reg[1][Target][6]_0 (\UX[1].UY[1].UZ[0].URNI_n_11 ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][4] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [2:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13 [2:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][5] (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_5 ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Source][7] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 [2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][0] (\UX[1].UY[1].UZ[0].URNI_n_32 ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][2] (\UX[0].UY[0].UZ[0].URNI_n_27 ),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][3] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [1:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14 [3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14 [1:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][5] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6 [5:4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6 [2]}),
        .\G_recv_channels_1.recv_channel_info_reg[2][Target][6] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25 [1]}),
        .\G_recv_channels_1.recv_channel_info_reg[3][Enable] (\UX[0].UY[1].UZ[0].URNI_n_34 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Enable]_0 (\UX[1].UY[1].UZ[0].URNI_n_42 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][2] (\UX[0].UY[0].UZ[0].URNI_n_46 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][6] (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_11 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [7:6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [4:3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [1:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3 [7:6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22 [7:6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][0] (\UX[0].UY[1].UZ[0].URNI_n_35 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][0]_0 (\UX[1].UY[1].UZ[0].URNI_n_43 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2] (\UX[0].UY[0].UZ[0].URNI_n_39 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2]_0 (\UX[0].UY[1].UZ[0].URNI_n_25 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][2]_1 (\UX[1].UY[1].UZ[0].URNI_n_33 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][3] (\UX[1].UY[0].UZ[0].URNI_n_37 ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][6] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 [2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 [0]}),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][7] ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4 [3:1]}),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23 [3:1]}),
        .\Outport[6] ({\To_Res[0]_10 [62:40],\To_Res[0]_10 [14:0]}),
        .Q({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [6:5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [2]}),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .channel_nr(\USER_LOGIC/interface/channel_nr_0 [1:0]),
        .channel_nr_0(\USER_LOGIC/interface/channel_nr ),
        .channel_nr_4(\USER_LOGIC/interface/channel_nr_9 ),
        .channel_nr_5(\USER_LOGIC/interface/channel_nr_19 ),
        .\channel_status_reg[1][1] (UNoC_n_1),
        .\channel_status_reg[1][1]_0 (UNoC_n_7),
        .\channel_status_reg[1][1]_1 (UNoC_n_9),
        .\channel_status_reg[1][1]_2 (UNoC_n_11),
        .\channel_status_reg[3][0] (UNoC_n_0),
        .\channel_status_reg[3][0]_0 (UNoC_n_6),
        .\channel_status_reg[3][0]_1 (UNoC_n_8),
        .\channel_status_reg[3][0]_2 (UNoC_n_10),
        .\data_reg_reg[31] ({UNoC_n_143,UNoC_n_144,UNoC_n_145,UNoC_n_146,UNoC_n_147,UNoC_n_148,UNoC_n_149,UNoC_n_150,UNoC_n_151,UNoC_n_152,UNoC_n_153,UNoC_n_154,UNoC_n_155,UNoC_n_156,UNoC_n_157,UNoC_n_158,UNoC_n_159,UNoC_n_160,UNoC_n_161,UNoC_n_162,UNoC_n_163,UNoC_n_164,UNoC_n_165,UNoC_n_166}),
        .\data_reg_reg[31]_0 ({UNoC_n_219,UNoC_n_220,UNoC_n_221,UNoC_n_222,UNoC_n_223,UNoC_n_224,UNoC_n_225,UNoC_n_226,UNoC_n_227,UNoC_n_228,UNoC_n_229,UNoC_n_230,UNoC_n_231,UNoC_n_232,UNoC_n_233,UNoC_n_234,UNoC_n_235,UNoC_n_236,UNoC_n_237,UNoC_n_238,UNoC_n_239,UNoC_n_240,UNoC_n_241,UNoC_n_242}),
        .\data_reg_reg[31]_1 ({UNoC_n_291,UNoC_n_292,UNoC_n_293,UNoC_n_294,UNoC_n_295,UNoC_n_296,UNoC_n_297,UNoC_n_298,UNoC_n_299,UNoC_n_300,UNoC_n_301,UNoC_n_302,UNoC_n_303,UNoC_n_304,UNoC_n_305,UNoC_n_306,UNoC_n_307,UNoC_n_308,UNoC_n_309,UNoC_n_310,UNoC_n_311,UNoC_n_312,UNoC_n_313,UNoC_n_314}),
        .\mem_address_reg[8] (\UX[0].UY[0].UZ[0].URNI_n_47 ),
        .\mem_address_reg[8]_0 (\UX[0].UY[1].UZ[0].URNI_n_36 ),
        .\mem_address_reg[8]_1 (\UX[1].UY[0].UZ[0].URNI_n_45 ),
        .\mem_address_reg[8]_2 (\UX[1].UY[1].UZ[0].URNI_n_44 ),
        .\mem_reg[41] (\UX[0].UY[1].UZ[0].URNI_n_24 ),
        .\mem_reg[45] (\UX[0].UY[0].UZ[0].URNI_n_35 ),
        .\mem_reg[47] (\UX[1].UY[1].UZ[0].URNI_n_25 ),
        .\msg_length_reg_reg[0][6] (UNoC_n_16),
        .\msg_length_reg_reg[1][6] (UNoC_n_18),
        .\msg_length_reg_reg[2][6] (UNoC_n_21),
        .\msg_length_reg_reg[3][6] (UNoC_n_23),
        .\msg_length_reg_reg[4][6] (UNoC_n_15),
        .\msg_length_reg_reg[5][6] (UNoC_n_17),
        .\msg_length_reg_reg[6][6] (UNoC_n_24),
        .\msg_length_reg_reg[7][6] (UNoC_n_22),
        .\outport_reg[64] ({\To_NoC[1]_33 [64:40],\To_NoC[1]_33 [33:0]}),
        .\outport_reg[64]_0 ({\To_NoC[0]_31 [64:40],\To_NoC[0]_31 [33:0]}),
        .\outport_reg[64]_1 ({\To_NoC[2]_32 [64:40],\To_NoC[2]_32 [33:0]}),
        .\outport_reg[64]_2 ({\To_NoC[3]_34 [64:40],\To_NoC[3]_34 [33:0]}),
        .read_R(read_R),
        .\recv_address_reg[6] ({\To_Res[3]_26 [62:40],\To_Res[3]_26 [14:0]}),
        .\recv_address_reg[7] (UNoC_n_67),
        .\recv_address_reg[7]_0 (UNoC_n_142),
        .\recv_address_reg[7]_1 (UNoC_n_212),
        .\recv_address_reg[7]_2 (UNoC_n_213),
        .\recv_address_reg[7]_3 (UNoC_n_288),
        .\recv_address_reg[7]_4 (UNoC_n_289),
        .\recv_address_reg[7]_5 (UNoC_n_290),
        .\recv_address_reg[8] (UNoC_n_65),
        .\recv_address_reg[8]_0 (UNoC_n_66),
        .\recv_address_reg[8]_1 (UNoC_n_68),
        .\recv_address_reg[8]_10 (UNoC_n_214),
        .\recv_address_reg[8]_11 (UNoC_n_215),
        .\recv_address_reg[8]_12 (UNoC_n_216),
        .\recv_address_reg[8]_13 (UNoC_n_217),
        .\recv_address_reg[8]_14 (UNoC_n_218),
        .\recv_address_reg[8]_15 (UNoC_n_286),
        .\recv_address_reg[8]_16 (UNoC_n_287),
        .\recv_address_reg[8]_2 (UNoC_n_69),
        .\recv_address_reg[8]_3 (UNoC_n_70),
        .\recv_address_reg[8]_4 (UNoC_n_138),
        .\recv_address_reg[8]_5 (UNoC_n_139),
        .\recv_address_reg[8]_6 (UNoC_n_140),
        .\recv_address_reg[8]_7 (UNoC_n_141),
        .\recv_address_reg[8]_8 (UNoC_n_210),
        .\recv_address_reg[8]_9 (UNoC_n_211),
        .\recv_counter_reg[0][0] (UNoC_n_283),
        .\recv_counter_reg[2][0] (UNoC_n_137),
        .\recv_counter_reg[2][0]_0 (UNoC_n_209),
        .\recv_counter_reg[2][0]_1 (UNoC_n_285),
        .\recv_counter_reg[2][6] (UNoC_n_19),
        .\recv_counter_reg[2][6]_0 (UNoC_n_20),
        .recv_state(\USER_LOGIC/interface/recv_state ),
        .recv_state_1(\USER_LOGIC/interface/recv_state_10 ),
        .recv_state_2(\USER_LOGIC/interface/recv_state_20 ),
        .recv_state_3(\USER_LOGIC/interface/recv_state_31 ),
        .\recv_state_reg[0] (UNoC_n_64),
        .\recv_state_reg[0]_0 (UNoC_n_136),
        .\recv_state_reg[0]_1 (UNoC_n_208),
        .\recv_state_reg[0]_2 (UNoC_n_282),
        .\recv_state_reg[1] (UNoC_n_25),
        .\recv_state_reg[1]_0 (UNoC_n_95),
        .\recv_state_reg[1]_1 (UNoC_n_167),
        .\recv_state_reg[1]_2 ({\To_Res[1]_2 [64:40],\To_Res[1]_2 [14:0]}),
        .\recv_state_reg[1]_3 (UNoC_n_243),
        .reset(reset),
        .toggle_address_noc_side(\USER_LOGIC/toggle_address_noc_side ),
        .\toggle_bits_noc_side_reg[2] (\USER_LOGIC/interface/channel_nr_0 [2]),
        .write_R(write_R),
        .write_R_reg({\To_Res[2]_18 [64:40],\To_Res[2]_18 [14:0]}),
        .write_R_reg_0(\UX[0].UY[0].UZ[0].URNI_n_48 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni \UX[0].UY[0].UZ[0].URNI 
       (.D({UNoC_n_71,UNoC_n_72,UNoC_n_73,UNoC_n_74,UNoC_n_75,UNoC_n_76,UNoC_n_77,UNoC_n_78,UNoC_n_79,UNoC_n_80,UNoC_n_81,UNoC_n_82,UNoC_n_83,UNoC_n_84,UNoC_n_85,UNoC_n_86,UNoC_n_87,UNoC_n_88,UNoC_n_89,UNoC_n_90,UNoC_n_91,UNoC_n_92,UNoC_n_93,UNoC_n_94}),
        .E(UNoC_n_19),
        .\G0.mem_reg[64] ({\To_NoC[0]_31 [64:40],\To_NoC[0]_31 [33:0]}),
        .Heartbeat(Heartbeat),
        .NoC_Irq_0(NoC_Irq_0),
        .\Outport[6] ({\To_Res[0]_10 [62:40],\To_Res[0]_10 [14:0]}),
        .Q(\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0 ),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR(S_AXI_0_ARADDR),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .S_AXI_0_ARREADY(s_axi_arready[0]),
        .S_AXI_0_ARVALID(S_AXI_0_ARVALID),
        .S_AXI_0_AWADDR(S_AXI_0_AWADDR),
        .S_AXI_0_AWREADY(s_axi_awready[0]),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_BREADY(S_AXI_0_BREADY),
        .S_AXI_0_BVALID(S_AXI_0_BVALID),
        .S_AXI_0_RDATA(S_AXI_0_RDATA),
        .S_AXI_0_RREADY(S_AXI_0_RREADY),
        .S_AXI_0_RVALID(S_AXI_0_RVALID),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WREADY(s_axi_wready[0]),
        .S_AXI_0_WSTRB(S_AXI_0_WSTRB),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .channel_nr(\USER_LOGIC/interface/channel_nr_0 [1:0]),
        .\channel_nr_reg[2] (\USER_LOGIC/interface/channel_nr_0 [2]),
        .\channel_status_reg[1][0] (\UX[0].UY[0].UZ[0].URNI_n_47 ),
        .\channel_status_reg[2][0] (\UX[0].UY[0].UZ[0].URNI_n_48 ),
        .\mem_reg[42] (UNoC_n_66),
        .\mem_reg[46] (UNoC_n_65),
        .\mem_reg[47] (UNoC_n_67),
        .\mem_reg[48] (UNoC_n_70),
        .\mem_reg[49] (UNoC_n_69),
        .\mem_reg[52] (UNoC_n_68),
        .\mem_reg[64] (UNoC_n_25),
        .\mem_reg[64]_0 (UNoC_n_64),
        .\mem_reg[64]_1 (UNoC_n_15),
        .\mem_reg[64]_2 (UNoC_n_20),
        .\mem_reg[64]_3 (UNoC_n_22),
        .\mem_reg[64]_4 (UNoC_n_17),
        .\mem_reg[64]_5 (UNoC_n_12),
        .\mem_reg[64]_6 (UNoC_n_23),
        .\mem_reg[64]_7 (UNoC_n_21),
        .\mem_reg[64]_8 (UNoC_n_18),
        .\mem_reg[64]_9 (UNoC_n_16),
        .old_heartbeat(\USER_LOGIC/interface/old_heartbeat ),
        .old_heartbeat_2(\USER_LOGIC/interface/old_heartbeat_21 ),
        .old_heartbeat_3(\USER_LOGIC/interface/old_heartbeat_32 ),
        .read_R(read_R[0]),
        .\recv_address_reg[7] (\UX[0].UY[0].UZ[0].URNI_n_17 ),
        .\recv_address_reg[7]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [1:0]}),
        .\recv_address_reg[7]_1 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [5:4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [0]}),
        .\recv_address_reg[7]_2 (\UX[0].UY[0].UZ[0].URNI_n_26 ),
        .\recv_address_reg[7]_3 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [0]}),
        .\recv_address_reg[7]_4 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [7:6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [4:3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [1:0]}),
        .\recv_address_reg[7]_5 (\UX[0].UY[0].UZ[0].URNI_n_46 ),
        .\recv_address_reg[8] (\UX[0].UY[0].UZ[0].URNI_n_11 ),
        .\recv_address_reg[8]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [6:5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [2]}),
        .\recv_address_reg[8]_1 (\UX[0].UY[0].UZ[0].URNI_n_27 ),
        .\recv_address_reg[8]_2 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [1:0]}),
        .\recv_address_reg[8]_3 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [2:0]}),
        .\recv_address_reg[8]_4 (\UX[0].UY[0].UZ[0].URNI_n_35 ),
        .\recv_address_reg[8]_5 (\UX[0].UY[0].UZ[0].URNI_n_39 ),
        .recv_state(\USER_LOGIC/interface/recv_state ),
        .\recv_state_reg[0] (UNoC_n_0),
        .reset(reset),
        .slave_irq0(\USER_LOGIC/interface/slave_irq0_2 ),
        .slave_irq0_0(\USER_LOGIC/interface/slave_irq0_1 ),
        .slave_irq0_1(\USER_LOGIC/interface/slave_irq0 ),
        .\toggle_bits_noc_side_reg[2] (\USER_LOGIC/toggle_address_noc_side ),
        .\toggle_bits_noc_side_reg[2]_0 (UNoC_n_24),
        .write_R(write_R[0]),
        .write_R_reg(UNoC_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized1 \UX[0].UY[1].UZ[0].URNI 
       (.D({UNoC_n_143,UNoC_n_144,UNoC_n_145,UNoC_n_146,UNoC_n_147,UNoC_n_148,UNoC_n_149,UNoC_n_150,UNoC_n_151,UNoC_n_152,UNoC_n_153,UNoC_n_154,UNoC_n_155,UNoC_n_156,UNoC_n_157,UNoC_n_158,UNoC_n_159,UNoC_n_160,UNoC_n_161,UNoC_n_162,UNoC_n_163,UNoC_n_164,UNoC_n_165,UNoC_n_166}),
        .\G0.mem_reg[64] ({\To_NoC[2]_32 [64:40],\To_NoC[2]_32 [33:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable] (UNoC_n_139),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][4] (UNoC_n_138),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][1] (UNoC_n_142),
        .Heartbeat(Heartbeat),
        .NoC_Irq_2(NoC_Irq_2),
        .Q({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8 [4:3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8 [0]}),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR(S_AXI_2_ARADDR),
        .S_AXI_2_ARESETN(S_AXI_2_ARESETN),
        .S_AXI_2_ARREADY(s_axi_arready[2]),
        .S_AXI_2_ARVALID(S_AXI_2_ARVALID),
        .S_AXI_2_AWADDR(S_AXI_2_AWADDR),
        .S_AXI_2_AWREADY(s_axi_awready[2]),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_BREADY(S_AXI_2_BREADY),
        .S_AXI_2_BVALID(S_AXI_2_BVALID),
        .S_AXI_2_RDATA(S_AXI_2_RDATA),
        .S_AXI_2_RREADY(S_AXI_2_RREADY),
        .S_AXI_2_RVALID(S_AXI_2_RVALID),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WREADY(s_axi_wready[2]),
        .S_AXI_2_WSTRB(S_AXI_2_WSTRB),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .\channel_status_reg[1][0] (\UX[0].UY[1].UZ[0].URNI_n_36 ),
        .\mem_reg[42] (UNoC_n_140),
        .\mem_reg[53] (UNoC_n_141),
        .\mem_reg[64] (UNoC_n_95),
        .\mem_reg[64]_0 (UNoC_n_136),
        .\mem_reg[64]_1 (UNoC_n_137),
        .\mem_reg[64]_2 ({\To_Res[2]_18 [64:40],\To_Res[2]_18 [14:0]}),
        .old_heartbeat(\USER_LOGIC/interface/old_heartbeat ),
        .read_R(read_R[2]),
        .\recv_address_reg[7] (\UX[0].UY[1].UZ[0].URNI_n_25 ),
        .\recv_address_reg[7]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4 [3:1]}),
        .\recv_address_reg[7]_1 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3 [7:6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3 [0]}),
        .\recv_address_reg[7]_2 (\UX[0].UY[1].UZ[0].URNI_n_34 ),
        .\recv_address_reg[7]_3 (\UX[0].UY[1].UZ[0].URNI_n_35 ),
        .\recv_address_reg[8] (\USER_LOGIC/interface/channel_nr_9 ),
        .\recv_address_reg[8]_0 (\UX[0].UY[1].UZ[0].URNI_n_11 ),
        .\recv_address_reg[8]_1 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7 [5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7 [3:2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7 [0]}),
        .\recv_address_reg[8]_2 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6 [5:4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6 [2]}),
        .\recv_address_reg[8]_3 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_5 ),
        .\recv_address_reg[8]_4 (\UX[0].UY[1].UZ[0].URNI_n_24 ),
        .recv_state(\USER_LOGIC/interface/recv_state_10 ),
        .\recv_state_reg[0] (UNoC_n_6),
        .slave_irq0(\USER_LOGIC/interface/slave_irq0_2 ),
        .write_R(write_R[2]),
        .write_R_reg(UNoC_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized3 \UX[1].UY[0].UZ[0].URNI 
       (.D({UNoC_n_219,UNoC_n_220,UNoC_n_221,UNoC_n_222,UNoC_n_223,UNoC_n_224,UNoC_n_225,UNoC_n_226,UNoC_n_227,UNoC_n_228,UNoC_n_229,UNoC_n_230,UNoC_n_231,UNoC_n_232,UNoC_n_233,UNoC_n_234,UNoC_n_235,UNoC_n_236,UNoC_n_237,UNoC_n_238,UNoC_n_239,UNoC_n_240,UNoC_n_241,UNoC_n_242}),
        .\G0.mem_reg[64] ({\To_NoC[1]_33 [64:40],\To_NoC[1]_33 [33:0]}),
        .Heartbeat(Heartbeat),
        .NoC_Irq_1(NoC_Irq_1),
        .Q(\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_18 ),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR(S_AXI_1_ARADDR),
        .S_AXI_1_ARESETN(S_AXI_1_ARESETN),
        .S_AXI_1_ARREADY(s_axi_arready[1]),
        .S_AXI_1_ARVALID(S_AXI_1_ARVALID),
        .S_AXI_1_AWADDR(S_AXI_1_AWADDR),
        .S_AXI_1_AWREADY(s_axi_awready[1]),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_BREADY(S_AXI_1_BREADY),
        .S_AXI_1_BVALID(S_AXI_1_BVALID),
        .S_AXI_1_RDATA(S_AXI_1_RDATA),
        .S_AXI_1_RREADY(S_AXI_1_RREADY),
        .S_AXI_1_RVALID(S_AXI_1_RVALID),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WREADY(s_axi_wready[1]),
        .S_AXI_1_WSTRB(S_AXI_1_WSTRB),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .\channel_status_reg[1][0] (\UX[1].UY[0].UZ[0].URNI_n_45 ),
        .\mem_reg[42] (UNoC_n_211),
        .\mem_reg[44] (UNoC_n_212),
        .\mem_reg[46] (UNoC_n_210),
        .\mem_reg[48] (UNoC_n_217),
        .\mem_reg[49] (UNoC_n_215),
        .\mem_reg[49]_0 (UNoC_n_216),
        .\mem_reg[51] (UNoC_n_213),
        .\mem_reg[52] (UNoC_n_214),
        .\mem_reg[54] (UNoC_n_218),
        .\mem_reg[64] (UNoC_n_167),
        .\mem_reg[64]_0 (UNoC_n_208),
        .\mem_reg[64]_1 (UNoC_n_209),
        .\mem_reg[64]_2 ({\To_Res[1]_2 [64:40],\To_Res[1]_2 [14:0]}),
        .old_heartbeat(\USER_LOGIC/interface/old_heartbeat_21 ),
        .read_R(read_R[1]),
        .\recv_address_reg[7] (\UX[1].UY[0].UZ[0].URNI_n_15 ),
        .\recv_address_reg[7]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16 [7:6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16 [4:3]}),
        .\recv_address_reg[7]_1 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15 [6:4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15 [2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15 [0]}),
        .\recv_address_reg[7]_2 (\UX[1].UY[0].UZ[0].URNI_n_25 ),
        .\recv_address_reg[8] (\USER_LOGIC/interface/channel_nr_19 ),
        .\recv_address_reg[8]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17 [6:5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17 [2]}),
        .\recv_address_reg[8]_1 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14 [3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14 [1:0]}),
        .\recv_address_reg[8]_2 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13 [2:0]}),
        .\recv_address_reg[8]_3 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 [2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12 [0]}),
        .\recv_address_reg[8]_4 (\UX[1].UY[0].UZ[0].URNI_n_37 ),
        .\recv_address_reg[8]_5 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_11 ),
        .recv_state(\USER_LOGIC/interface/recv_state_20 ),
        .\recv_state_reg[0] (UNoC_n_8),
        .slave_irq0(\USER_LOGIC/interface/slave_irq0_1 ),
        .write_R(write_R[1]),
        .write_R_reg(UNoC_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized5 \UX[1].UY[1].UZ[0].URNI 
       (.D({\USER_LOGIC/interface/channel_nr ,\To_Res[3]_26 [62:56]}),
        .\G0.mem_reg[64] ({\To_NoC[3]_34 [64:40],\To_NoC[3]_34 [33:0]}),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][5] (UNoC_n_290),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable] (UNoC_n_289),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_30 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][4] (UNoC_n_288),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][1] (UNoC_n_287),
        .Heartbeat(Heartbeat),
        .NoC_Irq_3(NoC_Irq_3),
        .Q({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29 [4:3],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29 [0]}),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR(S_AXI_3_ARADDR),
        .S_AXI_3_ARESETN(S_AXI_3_ARESETN),
        .S_AXI_3_ARREADY(s_axi_arready[3]),
        .S_AXI_3_ARVALID(S_AXI_3_ARVALID),
        .S_AXI_3_AWADDR(S_AXI_3_AWADDR),
        .S_AXI_3_AWREADY(s_axi_awready[3]),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_BREADY(S_AXI_3_BREADY),
        .S_AXI_3_BVALID(S_AXI_3_BVALID),
        .S_AXI_3_RDATA(S_AXI_3_RDATA),
        .S_AXI_3_RREADY(S_AXI_3_RREADY),
        .S_AXI_3_RVALID(S_AXI_3_RVALID),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WREADY(s_axi_wready[3]),
        .S_AXI_3_WSTRB(S_AXI_3_WSTRB),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .\channel_status_reg[1][0] (\UX[1].UY[1].UZ[0].URNI_n_44 ),
        .\mem_reg[31] ({UNoC_n_291,UNoC_n_292,UNoC_n_293,UNoC_n_294,UNoC_n_295,UNoC_n_296,UNoC_n_297,UNoC_n_298,UNoC_n_299,UNoC_n_300,UNoC_n_301,UNoC_n_302,UNoC_n_303,UNoC_n_304,UNoC_n_305,UNoC_n_306,UNoC_n_307,UNoC_n_308,UNoC_n_309,UNoC_n_310,UNoC_n_311,UNoC_n_312,UNoC_n_313,UNoC_n_314}),
        .\mem_reg[55] (UNoC_n_286),
        .\mem_reg[55]_0 ({\To_Res[3]_26 [55:40],\To_Res[3]_26 [14:0]}),
        .\mem_reg[64] (UNoC_n_243),
        .\mem_reg[64]_0 (UNoC_n_282),
        .\mem_reg[64]_1 (UNoC_n_283),
        .\mem_reg[64]_2 (UNoC_n_285),
        .old_heartbeat(\USER_LOGIC/interface/old_heartbeat_32 ),
        .read_R(read_R[3]),
        .\recv_address_reg[7] (\UX[1].UY[1].UZ[0].URNI_n_10 ),
        .\recv_address_reg[7]_0 (\UX[1].UY[1].UZ[0].URNI_n_11 ),
        .\recv_address_reg[7]_1 (\UX[1].UY[1].UZ[0].URNI_n_12 ),
        .\recv_address_reg[7]_2 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28 [5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28 [3:2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28 [0]}),
        .\recv_address_reg[7]_3 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27 [5],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27 [0]}),
        .\recv_address_reg[7]_4 (\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_26 ),
        .\recv_address_reg[8] (\UX[1].UY[1].UZ[0].URNI_n_25 ),
        .\recv_address_reg[8]_0 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25 [6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25 [1]}),
        .\recv_address_reg[8]_1 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 [2],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24 [0]}),
        .\recv_address_reg[8]_2 (\UX[1].UY[1].UZ[0].URNI_n_32 ),
        .\recv_address_reg[8]_3 (\UX[1].UY[1].UZ[0].URNI_n_33 ),
        .\recv_address_reg[8]_4 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23 [7],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23 [3:1]}),
        .\recv_address_reg[8]_5 ({\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22 [7:6],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22 [4],\USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22 [0]}),
        .\recv_address_reg[8]_6 (\UX[1].UY[1].UZ[0].URNI_n_42 ),
        .\recv_address_reg[8]_7 (\UX[1].UY[1].UZ[0].URNI_n_43 ),
        .recv_state(\USER_LOGIC/interface/recv_state_31 ),
        .\recv_state_reg[0] (UNoC_n_10),
        .slave_irq0(\USER_LOGIC/interface/slave_irq0 ),
        .write_R(write_R[3]),
        .write_R_reg(UNoC_n_11));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni
   (Heartbeat,
    recv_state,
    NoC_Irq_0,
    \channel_nr_reg[2] ,
    S_AXI_0_AWREADY,
    S_AXI_0_WREADY,
    S_AXI_0_ARREADY,
    \toggle_bits_noc_side_reg[2] ,
    S_AXI_0_BVALID,
    S_AXI_0_RVALID,
    \recv_address_reg[8] ,
    Q,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[7]_3 ,
    \recv_address_reg[8]_5 ,
    \recv_address_reg[7]_4 ,
    \recv_address_reg[7]_5 ,
    \channel_status_reg[1][0] ,
    \channel_status_reg[2][0] ,
    slave_irq0,
    slave_irq0_0,
    slave_irq0_1,
    \G0.mem_reg[64] ,
    S_AXI_0_RDATA,
    S_AXI_0_ACLK,
    reset,
    S_AXI_0_WDATA,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    S_AXI_0_ARESETN,
    channel_nr,
    write_R,
    read_R,
    S_AXI_0_AWADDR,
    S_AXI_0_ARADDR,
    S_AXI_0_WVALID,
    S_AXI_0_AWVALID,
    S_AXI_0_ARVALID,
    \mem_reg[64]_1 ,
    \mem_reg[64]_2 ,
    \recv_state_reg[0] ,
    write_R_reg,
    \mem_reg[46] ,
    \Outport[6] ,
    \mem_reg[42] ,
    \mem_reg[47] ,
    \mem_reg[52] ,
    \mem_reg[49] ,
    \mem_reg[48] ,
    old_heartbeat,
    old_heartbeat_2,
    old_heartbeat_3,
    S_AXI_0_BREADY,
    S_AXI_0_RREADY,
    E,
    D,
    \mem_reg[64]_3 ,
    \toggle_bits_noc_side_reg[2]_0 ,
    \mem_reg[64]_4 ,
    \mem_reg[64]_5 ,
    \mem_reg[64]_6 ,
    \mem_reg[64]_7 ,
    \mem_reg[64]_8 ,
    \mem_reg[64]_9 ,
    S_AXI_0_WSTRB);
  output Heartbeat;
  output [1:0]recv_state;
  output NoC_Irq_0;
  output [0:0]\channel_nr_reg[2] ;
  output S_AXI_0_AWREADY;
  output S_AXI_0_WREADY;
  output S_AXI_0_ARREADY;
  output [0:0]\toggle_bits_noc_side_reg[2] ;
  output S_AXI_0_BVALID;
  output S_AXI_0_RVALID;
  output \recv_address_reg[8] ;
  output [1:0]Q;
  output [2:0]\recv_address_reg[8]_0 ;
  output \recv_address_reg[7] ;
  output [3:0]\recv_address_reg[7]_0 ;
  output [3:0]\recv_address_reg[7]_1 ;
  output \recv_address_reg[7]_2 ;
  output \recv_address_reg[8]_1 ;
  output [2:0]\recv_address_reg[8]_2 ;
  output [3:0]\recv_address_reg[8]_3 ;
  output \recv_address_reg[8]_4 ;
  output [2:0]\recv_address_reg[7]_3 ;
  output \recv_address_reg[8]_5 ;
  output [5:0]\recv_address_reg[7]_4 ;
  output \recv_address_reg[7]_5 ;
  output \channel_status_reg[1][0] ;
  output \channel_status_reg[2][0] ;
  output slave_irq0;
  output slave_irq0_0;
  output slave_irq0_1;
  output [58:0]\G0.mem_reg[64] ;
  output [31:0]S_AXI_0_RDATA;
  input S_AXI_0_ACLK;
  input reset;
  input [31:0]S_AXI_0_WDATA;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input S_AXI_0_ARESETN;
  input [1:0]channel_nr;
  input [0:0]write_R;
  input [0:0]read_R;
  input [11:0]S_AXI_0_AWADDR;
  input [11:0]S_AXI_0_ARADDR;
  input S_AXI_0_WVALID;
  input S_AXI_0_AWVALID;
  input S_AXI_0_ARVALID;
  input \mem_reg[64]_1 ;
  input \mem_reg[64]_2 ;
  input \recv_state_reg[0] ;
  input write_R_reg;
  input \mem_reg[46] ;
  input [37:0]\Outport[6] ;
  input \mem_reg[42] ;
  input \mem_reg[47] ;
  input \mem_reg[52] ;
  input \mem_reg[49] ;
  input \mem_reg[48] ;
  input old_heartbeat;
  input old_heartbeat_2;
  input old_heartbeat_3;
  input S_AXI_0_BREADY;
  input S_AXI_0_RREADY;
  input [0:0]E;
  input [23:0]D;
  input [0:0]\mem_reg[64]_3 ;
  input [0:0]\toggle_bits_noc_side_reg[2]_0 ;
  input [0:0]\mem_reg[64]_4 ;
  input [0:0]\mem_reg[64]_5 ;
  input [0:0]\mem_reg[64]_6 ;
  input [0:0]\mem_reg[64]_7 ;
  input [0:0]\mem_reg[64]_8 ;
  input [0:0]\mem_reg[64]_9 ;
  input [3:0]S_AXI_0_WSTRB;

  wire [23:0]D;
  wire [0:0]E;
  wire [58:0]\G0.mem_reg[64] ;
  wire Heartbeat;
  wire NoC_Irq_0;
  wire [37:0]\Outport[6] ;
  wire [1:0]Q;
  wire S_AXI_0_ACLK;
  wire [11:0]S_AXI_0_ARADDR;
  wire S_AXI_0_ARESETN;
  wire S_AXI_0_ARREADY;
  wire S_AXI_0_ARVALID;
  wire [11:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWREADY;
  wire S_AXI_0_AWVALID;
  wire S_AXI_0_BREADY;
  wire S_AXI_0_BVALID;
  wire [31:0]S_AXI_0_RDATA;
  wire S_AXI_0_RREADY;
  wire S_AXI_0_RVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire S_AXI_0_WREADY;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire axi_arready_i_2_n_0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready_i_1_n_0;
  wire [1:0]channel_nr;
  wire [0:0]\channel_nr_reg[2] ;
  wire \channel_status_reg[1][0] ;
  wire \channel_status_reg[2][0] ;
  wire \mem_reg[42] ;
  wire \mem_reg[46] ;
  wire \mem_reg[47] ;
  wire \mem_reg[48] ;
  wire \mem_reg[49] ;
  wire \mem_reg[52] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire \mem_reg[64]_2 ;
  wire [0:0]\mem_reg[64]_3 ;
  wire [0:0]\mem_reg[64]_4 ;
  wire [0:0]\mem_reg[64]_5 ;
  wire [0:0]\mem_reg[64]_6 ;
  wire [0:0]\mem_reg[64]_7 ;
  wire [0:0]\mem_reg[64]_8 ;
  wire [0:0]\mem_reg[64]_9 ;
  wire old_heartbeat;
  wire old_heartbeat_2;
  wire old_heartbeat_3;
  wire [0:0]read_R;
  wire \recv_address_reg[7] ;
  wire [3:0]\recv_address_reg[7]_0 ;
  wire [3:0]\recv_address_reg[7]_1 ;
  wire \recv_address_reg[7]_2 ;
  wire [2:0]\recv_address_reg[7]_3 ;
  wire [5:0]\recv_address_reg[7]_4 ;
  wire \recv_address_reg[7]_5 ;
  wire \recv_address_reg[8] ;
  wire [2:0]\recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire [2:0]\recv_address_reg[8]_2 ;
  wire [3:0]\recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire \recv_address_reg[8]_5 ;
  wire [1:0]recv_state;
  wire \recv_state_reg[0] ;
  wire reset;
  wire slave_irq0;
  wire slave_irq0_0;
  wire slave_irq0_1;
  wire [0:0]\toggle_bits_noc_side_reg[2] ;
  wire [0:0]\toggle_bits_noc_side_reg[2]_0 ;
  wire [0:0]write_R;
  wire write_R_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni USER_LOGIC
       (.D({channel_nr,\Outport[6] [37:31]}),
        .E(E),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .NoC_Irq_0(NoC_Irq_0),
        .\Outport[6] (\Outport[6] [30:0]),
        .Q(Q),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR(S_AXI_0_ARADDR),
        .S_AXI_0_ARESETN(S_AXI_0_ARESETN),
        .S_AXI_0_ARVALID(S_AXI_0_ARVALID),
        .S_AXI_0_AWADDR(S_AXI_0_AWADDR),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_RDATA(S_AXI_0_RDATA),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WSTRB(S_AXI_0_WSTRB),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .axi_arready_reg(S_AXI_0_ARREADY),
        .axi_awready_reg(S_AXI_0_AWREADY),
        .axi_rvalid_reg(S_AXI_0_RVALID),
        .axi_wready_reg(S_AXI_0_WREADY),
        .\channel_nr_reg[2] (\channel_nr_reg[2] ),
        .\channel_status_reg[1][0] (\channel_status_reg[1][0] ),
        .\channel_status_reg[1][1] (recv_state[0]),
        .\channel_status_reg[2][0] (\channel_status_reg[2][0] ),
        .\mem_reg[31] (D),
        .\mem_reg[42] (\mem_reg[42] ),
        .\mem_reg[46] (\mem_reg[46] ),
        .\mem_reg[47] (\mem_reg[47] ),
        .\mem_reg[48] (\mem_reg[48] ),
        .\mem_reg[49] (\mem_reg[49] ),
        .\mem_reg[52] (\mem_reg[52] ),
        .\mem_reg[64] (\mem_reg[64] ),
        .\mem_reg[64]_0 (\mem_reg[64]_0 ),
        .\mem_reg[64]_1 (\mem_reg[64]_1 ),
        .\mem_reg[64]_2 (\mem_reg[64]_2 ),
        .\mem_reg[64]_3 (\mem_reg[64]_3 ),
        .\mem_reg[64]_4 (\mem_reg[64]_4 ),
        .\mem_reg[64]_5 (\mem_reg[64]_5 ),
        .\mem_reg[64]_6 (\mem_reg[64]_6 ),
        .\mem_reg[64]_7 (\mem_reg[64]_7 ),
        .\mem_reg[64]_8 (\mem_reg[64]_8 ),
        .\mem_reg[64]_9 (\mem_reg[64]_9 ),
        .old_GlobalSync_reg(Heartbeat),
        .old_heartbeat(old_heartbeat),
        .old_heartbeat_2(old_heartbeat_2),
        .old_heartbeat_3(old_heartbeat_3),
        .read_R(read_R),
        .\recv_address_reg[7] (\recv_address_reg[7] ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_2 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[7]_3 (\recv_address_reg[7]_4 ),
        .\recv_address_reg[7]_4 (\recv_address_reg[7]_3 ),
        .\recv_address_reg[7]_5 (\recv_address_reg[7]_5 ),
        .\recv_address_reg[8] (\recv_address_reg[8] ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_3 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_4 ),
        .\recv_address_reg[8]_5 (\recv_address_reg[8]_5 ),
        .recv_buffer_write_reg(recv_state[1]),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .reset(reset),
        .slave_irq0(slave_irq0),
        .slave_irq0_0(slave_irq0_0),
        .slave_irq0_1(slave_irq0_1),
        .\toggle_bits_noc_side_reg[2] (\toggle_bits_noc_side_reg[2] ),
        .\toggle_bits_noc_side_reg[2]_0 (\toggle_bits_noc_side_reg[2]_0 ),
        .write_R(write_R),
        .write_R_reg(write_R_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_2
       (.I0(S_AXI_0_ARVALID),
        .I1(S_AXI_0_ARREADY),
        .O(axi_arready_i_2_n_0));
  FDRE axi_arready_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(axi_arready_i_2_n_0),
        .Q(S_AXI_0_ARREADY),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_1
       (.I0(S_AXI_0_WVALID),
        .I1(S_AXI_0_AWVALID),
        .I2(S_AXI_0_AWREADY),
        .O(axi_awready_i_1_n_0));
  FDRE axi_awready_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(axi_awready_i_1_n_0),
        .Q(S_AXI_0_AWREADY),
        .R(reset));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(S_AXI_0_WVALID),
        .I1(S_AXI_0_AWVALID),
        .I2(S_AXI_0_AWREADY),
        .I3(S_AXI_0_WREADY),
        .I4(S_AXI_0_BREADY),
        .I5(S_AXI_0_BVALID),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(S_AXI_0_BVALID),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_0_ARREADY),
        .I1(S_AXI_0_ARVALID),
        .I2(S_AXI_0_RVALID),
        .I3(S_AXI_0_RREADY),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(S_AXI_0_RVALID),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(S_AXI_0_WVALID),
        .I1(S_AXI_0_AWVALID),
        .I2(S_AXI_0_WREADY),
        .O(axi_wready_i_1_n_0));
  FDRE axi_wready_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(S_AXI_0_WREADY),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "kth_axi_Nostrum_rni" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized1
   (old_heartbeat,
    recv_state,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    NoC_Irq_2,
    \recv_address_reg[8] ,
    S_AXI_2_AWREADY,
    S_AXI_2_WREADY,
    S_AXI_2_ARREADY,
    S_AXI_2_BVALID,
    S_AXI_2_RVALID,
    \recv_address_reg[8]_0 ,
    Q,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[7]_3 ,
    \channel_status_reg[1][0] ,
    \G0.mem_reg[64] ,
    S_AXI_2_RDATA,
    S_AXI_2_ACLK,
    S_AXI_2_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    S_AXI_2_ARESETN,
    write_R,
    read_R,
    S_AXI_2_ARADDR,
    S_AXI_2_AWADDR,
    S_AXI_2_WVALID,
    S_AXI_2_AWVALID,
    S_AXI_2_ARVALID,
    \mem_reg[64]_1 ,
    \recv_state_reg[0] ,
    write_R_reg,
    \mem_reg[64]_2 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ,
    \mem_reg[42] ,
    \mem_reg[53] ,
    S_AXI_2_BREADY,
    S_AXI_2_RREADY,
    D,
    S_AXI_2_WSTRB);
  output old_heartbeat;
  output [1:0]recv_state;
  output \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  output NoC_Irq_2;
  output [0:0]\recv_address_reg[8] ;
  output S_AXI_2_AWREADY;
  output S_AXI_2_WREADY;
  output S_AXI_2_ARREADY;
  output S_AXI_2_BVALID;
  output S_AXI_2_RVALID;
  output \recv_address_reg[8]_0 ;
  output [3:0]Q;
  output [3:0]\recv_address_reg[8]_1 ;
  output [2:0]\recv_address_reg[8]_2 ;
  output [0:0]\recv_address_reg[8]_3 ;
  output \recv_address_reg[8]_4 ;
  output \recv_address_reg[7] ;
  output [3:0]\recv_address_reg[7]_0 ;
  output [3:0]\recv_address_reg[7]_1 ;
  output \recv_address_reg[7]_2 ;
  output \recv_address_reg[7]_3 ;
  output \channel_status_reg[1][0] ;
  output [58:0]\G0.mem_reg[64] ;
  output [31:0]S_AXI_2_RDATA;
  input S_AXI_2_ACLK;
  input [31:0]S_AXI_2_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input S_AXI_2_ARESETN;
  input [0:0]write_R;
  input [0:0]read_R;
  input [11:0]S_AXI_2_ARADDR;
  input [11:0]S_AXI_2_AWADDR;
  input S_AXI_2_WVALID;
  input S_AXI_2_AWVALID;
  input S_AXI_2_ARVALID;
  input \mem_reg[64]_1 ;
  input \recv_state_reg[0] ;
  input write_R_reg;
  input [39:0]\mem_reg[64]_2 ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ;
  input \mem_reg[42] ;
  input \mem_reg[53] ;
  input S_AXI_2_BREADY;
  input S_AXI_2_RREADY;
  input [23:0]D;
  input [3:0]S_AXI_2_WSTRB;

  wire [23:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ;
  wire Heartbeat;
  wire NoC_Irq_2;
  wire [3:0]Q;
  wire S_AXI_2_ACLK;
  wire [11:0]S_AXI_2_ARADDR;
  wire S_AXI_2_ARESETN;
  wire S_AXI_2_ARREADY;
  wire S_AXI_2_ARVALID;
  wire [11:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWREADY;
  wire S_AXI_2_AWVALID;
  wire S_AXI_2_BREADY;
  wire S_AXI_2_BVALID;
  wire [31:0]S_AXI_2_RDATA;
  wire S_AXI_2_RREADY;
  wire S_AXI_2_RVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire S_AXI_2_WREADY;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire axi_arready_i_2__0_n_0;
  wire axi_awready_i_1__0_n_0;
  wire axi_bvalid_i_1__1_n_0;
  wire axi_rvalid_i_1__1_n_0;
  wire axi_wready_i_1__0_n_0;
  wire \channel_status_reg[1][0] ;
  wire \mem_reg[42] ;
  wire \mem_reg[53] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire [39:0]\mem_reg[64]_2 ;
  wire old_heartbeat;
  wire [0:0]read_R;
  wire \recv_address_reg[7] ;
  wire [3:0]\recv_address_reg[7]_0 ;
  wire [3:0]\recv_address_reg[7]_1 ;
  wire \recv_address_reg[7]_2 ;
  wire \recv_address_reg[7]_3 ;
  wire [0:0]\recv_address_reg[8] ;
  wire \recv_address_reg[8]_0 ;
  wire [3:0]\recv_address_reg[8]_1 ;
  wire [2:0]\recv_address_reg[8]_2 ;
  wire [0:0]\recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire [1:0]recv_state;
  wire \recv_state_reg[0] ;
  wire slave_irq0;
  wire slave_reset;
  wire [0:0]write_R;
  wire write_R_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized1 USER_LOGIC
       (.D(\recv_address_reg[8] ),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable] (\G_recv_channels_1.recv_channel_info_reg[1][Enable] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][4] (\G_recv_channels_1.recv_channel_info_reg[1][Source][4] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][1] (\G_recv_channels_1.recv_channel_info_reg[3][Target][1] ),
        .Heartbeat(Heartbeat),
        .NoC_Irq_2(NoC_Irq_2),
        .Q(Q),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR(S_AXI_2_ARADDR),
        .S_AXI_2_ARESETN(S_AXI_2_ARESETN),
        .S_AXI_2_ARVALID(S_AXI_2_ARVALID),
        .S_AXI_2_AWADDR(S_AXI_2_AWADDR),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_RDATA(S_AXI_2_RDATA),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WSTRB(S_AXI_2_WSTRB),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .axi_arready_reg(S_AXI_2_ARREADY),
        .axi_awready_reg(S_AXI_2_AWREADY),
        .axi_rvalid_reg(S_AXI_2_RVALID),
        .axi_wready_reg(S_AXI_2_WREADY),
        .\channel_status_reg[1][0] (\channel_status_reg[1][0] ),
        .\channel_status_reg[1][1] (recv_state[0]),
        .\mem_reg[31] (D),
        .\mem_reg[42] (\mem_reg[42] ),
        .\mem_reg[53] (\mem_reg[53] ),
        .\mem_reg[64] (\mem_reg[64] ),
        .\mem_reg[64]_0 (\mem_reg[64]_0 ),
        .\mem_reg[64]_1 (\mem_reg[64]_1 ),
        .\mem_reg[64]_2 (\mem_reg[64]_2 ),
        .read_R(read_R),
        .\recv_address_reg[7] (\recv_address_reg[7] ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_2 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[7]_3 (\recv_address_reg[7]_3 ),
        .\recv_address_reg[8] (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_4 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_3 ),
        .recv_buffer_write_reg(recv_state[1]),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .slave_irq0(slave_irq0),
        .slave_reset(slave_reset),
        .\toggle_bits_cpu_side_reg[1] (old_heartbeat),
        .write_R(write_R),
        .write_R_reg(write_R_reg));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_2__0
       (.I0(S_AXI_2_ARVALID),
        .I1(S_AXI_2_ARREADY),
        .O(axi_arready_i_2__0_n_0));
  FDRE axi_arready_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(axi_arready_i_2__0_n_0),
        .Q(S_AXI_2_ARREADY),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_1__0
       (.I0(S_AXI_2_WVALID),
        .I1(S_AXI_2_AWVALID),
        .I2(S_AXI_2_AWREADY),
        .O(axi_awready_i_1__0_n_0));
  FDRE axi_awready_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(axi_awready_i_1__0_n_0),
        .Q(S_AXI_2_AWREADY),
        .R(slave_reset));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1__1
       (.I0(S_AXI_2_WVALID),
        .I1(S_AXI_2_AWVALID),
        .I2(S_AXI_2_AWREADY),
        .I3(S_AXI_2_WREADY),
        .I4(S_AXI_2_BREADY),
        .I5(S_AXI_2_BVALID),
        .O(axi_bvalid_i_1__1_n_0));
  FDRE axi_bvalid_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(axi_bvalid_i_1__1_n_0),
        .Q(S_AXI_2_BVALID),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1__1
       (.I0(S_AXI_2_ARREADY),
        .I1(S_AXI_2_ARVALID),
        .I2(S_AXI_2_RVALID),
        .I3(S_AXI_2_RREADY),
        .O(axi_rvalid_i_1__1_n_0));
  FDRE axi_rvalid_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(axi_rvalid_i_1__1_n_0),
        .Q(S_AXI_2_RVALID),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1__0
       (.I0(S_AXI_2_WVALID),
        .I1(S_AXI_2_AWVALID),
        .I2(S_AXI_2_WREADY),
        .O(axi_wready_i_1__0_n_0));
  FDRE axi_wready_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(axi_wready_i_1__0_n_0),
        .Q(S_AXI_2_WREADY),
        .R(slave_reset));
endmodule

(* ORIG_REF_NAME = "kth_axi_Nostrum_rni" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized3
   (old_heartbeat,
    recv_state,
    NoC_Irq_1,
    \recv_address_reg[8] ,
    S_AXI_1_AWREADY,
    S_AXI_1_WREADY,
    S_AXI_1_ARREADY,
    S_AXI_1_BVALID,
    S_AXI_1_RVALID,
    Q,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \channel_status_reg[1][0] ,
    \G0.mem_reg[64] ,
    S_AXI_1_RDATA,
    S_AXI_1_ACLK,
    S_AXI_1_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    S_AXI_1_ARESETN,
    write_R,
    read_R,
    S_AXI_1_AWADDR,
    S_AXI_1_ARADDR,
    S_AXI_1_WVALID,
    S_AXI_1_AWVALID,
    S_AXI_1_ARVALID,
    \mem_reg[64]_1 ,
    \recv_state_reg[0] ,
    write_R_reg,
    \mem_reg[64]_2 ,
    \mem_reg[44] ,
    \mem_reg[46] ,
    \mem_reg[42] ,
    \mem_reg[51] ,
    \mem_reg[52] ,
    \mem_reg[49] ,
    \mem_reg[54] ,
    \mem_reg[49]_0 ,
    \mem_reg[48] ,
    S_AXI_1_BREADY,
    S_AXI_1_RREADY,
    D,
    S_AXI_1_WSTRB);
  output old_heartbeat;
  output [1:0]recv_state;
  output NoC_Irq_1;
  output [0:0]\recv_address_reg[8] ;
  output S_AXI_1_AWREADY;
  output S_AXI_1_WREADY;
  output S_AXI_1_ARREADY;
  output S_AXI_1_BVALID;
  output S_AXI_1_RVALID;
  output [1:0]Q;
  output [2:0]\recv_address_reg[8]_0 ;
  output \recv_address_reg[7] ;
  output [3:0]\recv_address_reg[7]_0 ;
  output [4:0]\recv_address_reg[7]_1 ;
  output \recv_address_reg[7]_2 ;
  output [2:0]\recv_address_reg[8]_1 ;
  output [3:0]\recv_address_reg[8]_2 ;
  output [3:0]\recv_address_reg[8]_3 ;
  output \recv_address_reg[8]_4 ;
  output [6:0]\recv_address_reg[8]_5 ;
  output \channel_status_reg[1][0] ;
  output [58:0]\G0.mem_reg[64] ;
  output [31:0]S_AXI_1_RDATA;
  input S_AXI_1_ACLK;
  input [31:0]S_AXI_1_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input S_AXI_1_ARESETN;
  input [0:0]write_R;
  input [0:0]read_R;
  input [11:0]S_AXI_1_AWADDR;
  input [11:0]S_AXI_1_ARADDR;
  input S_AXI_1_WVALID;
  input S_AXI_1_AWVALID;
  input S_AXI_1_ARVALID;
  input \mem_reg[64]_1 ;
  input \recv_state_reg[0] ;
  input write_R_reg;
  input [39:0]\mem_reg[64]_2 ;
  input \mem_reg[44] ;
  input \mem_reg[46] ;
  input \mem_reg[42] ;
  input \mem_reg[51] ;
  input \mem_reg[52] ;
  input \mem_reg[49] ;
  input \mem_reg[54] ;
  input \mem_reg[49]_0 ;
  input \mem_reg[48] ;
  input S_AXI_1_BREADY;
  input S_AXI_1_RREADY;
  input [23:0]D;
  input [3:0]S_AXI_1_WSTRB;

  wire [23:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire Heartbeat;
  wire NoC_Irq_1;
  wire [1:0]Q;
  wire S_AXI_1_ACLK;
  wire [11:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARESETN;
  wire S_AXI_1_ARREADY;
  wire S_AXI_1_ARVALID;
  wire [11:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWREADY;
  wire S_AXI_1_AWVALID;
  wire S_AXI_1_BREADY;
  wire S_AXI_1_BVALID;
  wire [31:0]S_AXI_1_RDATA;
  wire S_AXI_1_RREADY;
  wire S_AXI_1_RVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire S_AXI_1_WREADY;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire axi_arready_i_2__1_n_0;
  wire axi_awready_i_1__1_n_0;
  wire axi_bvalid_i_1__0_n_0;
  wire axi_rvalid_i_1__0_n_0;
  wire axi_wready_i_1__1_n_0;
  wire \channel_status_reg[1][0] ;
  wire \mem_reg[42] ;
  wire \mem_reg[44] ;
  wire \mem_reg[46] ;
  wire \mem_reg[48] ;
  wire \mem_reg[49] ;
  wire \mem_reg[49]_0 ;
  wire \mem_reg[51] ;
  wire \mem_reg[52] ;
  wire \mem_reg[54] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire [39:0]\mem_reg[64]_2 ;
  wire old_heartbeat;
  wire [0:0]read_R;
  wire \recv_address_reg[7] ;
  wire [3:0]\recv_address_reg[7]_0 ;
  wire [4:0]\recv_address_reg[7]_1 ;
  wire \recv_address_reg[7]_2 ;
  wire [0:0]\recv_address_reg[8] ;
  wire [2:0]\recv_address_reg[8]_0 ;
  wire [2:0]\recv_address_reg[8]_1 ;
  wire [3:0]\recv_address_reg[8]_2 ;
  wire [3:0]\recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire [6:0]\recv_address_reg[8]_5 ;
  wire [1:0]recv_state;
  wire \recv_state_reg[0] ;
  wire slave_irq0;
  wire slave_reset;
  wire [0:0]write_R;
  wire write_R_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized3 USER_LOGIC
       (.D(\recv_address_reg[8] ),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .Heartbeat(Heartbeat),
        .NoC_Irq_1(NoC_Irq_1),
        .Q(Q),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR(S_AXI_1_ARADDR),
        .S_AXI_1_ARESETN(S_AXI_1_ARESETN),
        .S_AXI_1_ARVALID(S_AXI_1_ARVALID),
        .S_AXI_1_AWADDR(S_AXI_1_AWADDR),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_RDATA(S_AXI_1_RDATA),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WSTRB(S_AXI_1_WSTRB),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .axi_arready_reg(S_AXI_1_ARREADY),
        .axi_awready_reg(S_AXI_1_AWREADY),
        .axi_rvalid_reg(S_AXI_1_RVALID),
        .axi_wready_reg(S_AXI_1_WREADY),
        .\channel_status_reg[1][0] (\channel_status_reg[1][0] ),
        .\channel_status_reg[1][1] (recv_state[0]),
        .\mem_reg[31] (D),
        .\mem_reg[42] (\mem_reg[42] ),
        .\mem_reg[44] (\mem_reg[44] ),
        .\mem_reg[46] (\mem_reg[46] ),
        .\mem_reg[48] (\mem_reg[48] ),
        .\mem_reg[49] (\mem_reg[49] ),
        .\mem_reg[49]_0 (\mem_reg[49]_0 ),
        .\mem_reg[51] (\mem_reg[51] ),
        .\mem_reg[52] (\mem_reg[52] ),
        .\mem_reg[54] (\mem_reg[54] ),
        .\mem_reg[64] (\mem_reg[64] ),
        .\mem_reg[64]_0 (\mem_reg[64]_0 ),
        .\mem_reg[64]_1 (\mem_reg[64]_1 ),
        .\mem_reg[64]_2 (\mem_reg[64]_2 ),
        .read_R(read_R),
        .\recv_address_reg[7] (\recv_address_reg[7] ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_2 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[8] (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_4 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_3 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_5 ),
        .recv_buffer_write_reg(recv_state[1]),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .slave_irq0(slave_irq0),
        .slave_reset(slave_reset),
        .\toggle_bits_cpu_side_reg[1] (old_heartbeat),
        .write_R(write_R),
        .write_R_reg(write_R_reg));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_2__1
       (.I0(S_AXI_1_ARVALID),
        .I1(S_AXI_1_ARREADY),
        .O(axi_arready_i_2__1_n_0));
  FDRE axi_arready_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(axi_arready_i_2__1_n_0),
        .Q(S_AXI_1_ARREADY),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_1__1
       (.I0(S_AXI_1_WVALID),
        .I1(S_AXI_1_AWVALID),
        .I2(S_AXI_1_AWREADY),
        .O(axi_awready_i_1__1_n_0));
  FDRE axi_awready_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(axi_awready_i_1__1_n_0),
        .Q(S_AXI_1_AWREADY),
        .R(slave_reset));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1__0
       (.I0(S_AXI_1_WVALID),
        .I1(S_AXI_1_AWVALID),
        .I2(S_AXI_1_AWREADY),
        .I3(S_AXI_1_WREADY),
        .I4(S_AXI_1_BREADY),
        .I5(S_AXI_1_BVALID),
        .O(axi_bvalid_i_1__0_n_0));
  FDRE axi_bvalid_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(axi_bvalid_i_1__0_n_0),
        .Q(S_AXI_1_BVALID),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1__0
       (.I0(S_AXI_1_ARREADY),
        .I1(S_AXI_1_ARVALID),
        .I2(S_AXI_1_RVALID),
        .I3(S_AXI_1_RREADY),
        .O(axi_rvalid_i_1__0_n_0));
  FDRE axi_rvalid_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(axi_rvalid_i_1__0_n_0),
        .Q(S_AXI_1_RVALID),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1__1
       (.I0(S_AXI_1_WVALID),
        .I1(S_AXI_1_AWVALID),
        .I2(S_AXI_1_WREADY),
        .O(axi_wready_i_1__1_n_0));
  FDRE axi_wready_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(axi_wready_i_1__1_n_0),
        .Q(S_AXI_1_WREADY),
        .R(slave_reset));
endmodule

(* ORIG_REF_NAME = "kth_axi_Nostrum_rni" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized5
   (old_heartbeat,
    recv_state,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    NoC_Irq_3,
    S_AXI_3_AWREADY,
    S_AXI_3_WREADY,
    S_AXI_3_ARREADY,
    S_AXI_3_BVALID,
    S_AXI_3_RVALID,
    \recv_address_reg[7] ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    Q,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[7]_3 ,
    \recv_address_reg[7]_4 ,
    \recv_address_reg[8] ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \recv_address_reg[8]_6 ,
    \recv_address_reg[8]_7 ,
    \channel_status_reg[1][0] ,
    \G0.mem_reg[64] ,
    S_AXI_3_RDATA,
    S_AXI_3_ACLK,
    S_AXI_3_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    S_AXI_3_ARESETN,
    D,
    write_R,
    read_R,
    S_AXI_3_AWADDR,
    S_AXI_3_ARADDR,
    S_AXI_3_WVALID,
    S_AXI_3_AWVALID,
    S_AXI_3_ARVALID,
    \mem_reg[64]_1 ,
    \mem_reg[64]_2 ,
    \recv_state_reg[0] ,
    write_R_reg,
    \mem_reg[55] ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable] ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ,
    \mem_reg[55]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ,
    S_AXI_3_BREADY,
    S_AXI_3_RREADY,
    \mem_reg[31] ,
    S_AXI_3_WSTRB);
  output old_heartbeat;
  output [1:0]recv_state;
  output \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  output NoC_Irq_3;
  output S_AXI_3_AWREADY;
  output S_AXI_3_WREADY;
  output S_AXI_3_ARREADY;
  output S_AXI_3_BVALID;
  output S_AXI_3_RVALID;
  output \recv_address_reg[7] ;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[7]_1 ;
  output [3:0]Q;
  output [3:0]\recv_address_reg[7]_2 ;
  output [1:0]\recv_address_reg[7]_3 ;
  output [1:0]\recv_address_reg[7]_4 ;
  output \recv_address_reg[8] ;
  output [1:0]\recv_address_reg[8]_0 ;
  output [3:0]\recv_address_reg[8]_1 ;
  output \recv_address_reg[8]_2 ;
  output \recv_address_reg[8]_3 ;
  output [3:0]\recv_address_reg[8]_4 ;
  output [3:0]\recv_address_reg[8]_5 ;
  output \recv_address_reg[8]_6 ;
  output \recv_address_reg[8]_7 ;
  output \channel_status_reg[1][0] ;
  output [58:0]\G0.mem_reg[64] ;
  output [31:0]S_AXI_3_RDATA;
  input S_AXI_3_ACLK;
  input [31:0]S_AXI_3_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input S_AXI_3_ARESETN;
  input [7:0]D;
  input [0:0]write_R;
  input [0:0]read_R;
  input [11:0]S_AXI_3_AWADDR;
  input [11:0]S_AXI_3_ARADDR;
  input S_AXI_3_WVALID;
  input S_AXI_3_AWVALID;
  input S_AXI_3_ARVALID;
  input \mem_reg[64]_1 ;
  input \mem_reg[64]_2 ;
  input \recv_state_reg[0] ;
  input write_R_reg;
  input \mem_reg[55] ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable] ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ;
  input [30:0]\mem_reg[55]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  input S_AXI_3_BREADY;
  input S_AXI_3_RREADY;
  input [23:0]\mem_reg[31] ;
  input [3:0]S_AXI_3_WSTRB;

  wire [7:0]D;
  wire [58:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][5] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][4] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][1] ;
  wire Heartbeat;
  wire NoC_Irq_3;
  wire [3:0]Q;
  wire S_AXI_3_ACLK;
  wire [11:0]S_AXI_3_ARADDR;
  wire S_AXI_3_ARESETN;
  wire S_AXI_3_ARREADY;
  wire S_AXI_3_ARVALID;
  wire [11:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWREADY;
  wire S_AXI_3_AWVALID;
  wire S_AXI_3_BREADY;
  wire S_AXI_3_BVALID;
  wire [31:0]S_AXI_3_RDATA;
  wire S_AXI_3_RREADY;
  wire S_AXI_3_RVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire S_AXI_3_WREADY;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;
  wire axi_arready_i_2__2_n_0;
  wire axi_awready_i_1__2_n_0;
  wire axi_bvalid_i_1__2_n_0;
  wire axi_rvalid_i_1__2_n_0;
  wire axi_wready_i_1__2_n_0;
  wire \channel_status_reg[1][0] ;
  wire [23:0]\mem_reg[31] ;
  wire \mem_reg[55] ;
  wire [30:0]\mem_reg[55]_0 ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire \mem_reg[64]_2 ;
  wire old_heartbeat;
  wire [0:0]read_R;
  wire \recv_address_reg[7] ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[7]_1 ;
  wire [3:0]\recv_address_reg[7]_2 ;
  wire [1:0]\recv_address_reg[7]_3 ;
  wire [1:0]\recv_address_reg[7]_4 ;
  wire \recv_address_reg[8] ;
  wire [1:0]\recv_address_reg[8]_0 ;
  wire [3:0]\recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire [3:0]\recv_address_reg[8]_4 ;
  wire [3:0]\recv_address_reg[8]_5 ;
  wire \recv_address_reg[8]_6 ;
  wire \recv_address_reg[8]_7 ;
  wire [1:0]recv_state;
  wire \recv_state_reg[0] ;
  wire slave_irq0;
  wire slave_reset;
  wire [0:0]write_R;
  wire write_R_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized5 USER_LOGIC
       (.D(D),
        .\G0.mem_reg[64] (\G0.mem_reg[64] ),
        .\G_recv_channels_1.recv_channel_info_reg[0][Source][5] (\G_recv_channels_1.recv_channel_info_reg[0][Source][5] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable] (\G_recv_channels_1.recv_channel_info_reg[1][Enable] ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 (\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .\G_recv_channels_1.recv_channel_info_reg[1][Source][4] (\G_recv_channels_1.recv_channel_info_reg[1][Source][4] ),
        .\G_recv_channels_1.recv_channel_info_reg[3][Target][1] (\G_recv_channels_1.recv_channel_info_reg[3][Target][1] ),
        .Heartbeat(Heartbeat),
        .NoC_Irq_3(NoC_Irq_3),
        .Q(Q),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR(S_AXI_3_ARADDR),
        .S_AXI_3_ARESETN(S_AXI_3_ARESETN),
        .S_AXI_3_ARVALID(S_AXI_3_ARVALID),
        .S_AXI_3_AWADDR(S_AXI_3_AWADDR),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_RDATA(S_AXI_3_RDATA),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WSTRB(S_AXI_3_WSTRB),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .axi_arready_reg(S_AXI_3_ARREADY),
        .axi_awready_reg(S_AXI_3_AWREADY),
        .axi_rvalid_reg(S_AXI_3_RVALID),
        .axi_wready_reg(S_AXI_3_WREADY),
        .\channel_status_reg[1][0] (\channel_status_reg[1][0] ),
        .\channel_status_reg[1][1] (recv_state[0]),
        .\mem_reg[31] (\mem_reg[31] ),
        .\mem_reg[55] (\mem_reg[55] ),
        .\mem_reg[55]_0 (\mem_reg[55]_0 ),
        .\mem_reg[64] (\mem_reg[64] ),
        .\mem_reg[64]_0 (\mem_reg[64]_0 ),
        .\mem_reg[64]_1 (\mem_reg[64]_1 ),
        .\mem_reg[64]_2 (\mem_reg[64]_2 ),
        .read_R(read_R),
        .\recv_address_reg[7] (\recv_address_reg[7] ),
        .\recv_address_reg[7]_0 (\recv_address_reg[7]_0 ),
        .\recv_address_reg[7]_1 (\recv_address_reg[7]_1 ),
        .\recv_address_reg[7]_2 (\recv_address_reg[7]_2 ),
        .\recv_address_reg[7]_3 (\recv_address_reg[7]_3 ),
        .\recv_address_reg[7]_4 (\recv_address_reg[7]_4 ),
        .\recv_address_reg[8] (\recv_address_reg[8] ),
        .\recv_address_reg[8]_0 (\recv_address_reg[8]_1 ),
        .\recv_address_reg[8]_1 (\recv_address_reg[8]_0 ),
        .\recv_address_reg[8]_2 (\recv_address_reg[8]_2 ),
        .\recv_address_reg[8]_3 (\recv_address_reg[8]_3 ),
        .\recv_address_reg[8]_4 (\recv_address_reg[8]_4 ),
        .\recv_address_reg[8]_5 (\recv_address_reg[8]_5 ),
        .\recv_address_reg[8]_6 (\recv_address_reg[8]_6 ),
        .\recv_address_reg[8]_7 (\recv_address_reg[8]_7 ),
        .recv_buffer_write_reg(recv_state[1]),
        .\recv_state_reg[0] (\recv_state_reg[0] ),
        .slave_irq0(slave_irq0),
        .slave_reset(slave_reset),
        .\toggle_bits_cpu_side_reg[1] (old_heartbeat),
        .write_R(write_R),
        .write_R_reg(write_R_reg));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_2__2
       (.I0(S_AXI_3_ARVALID),
        .I1(S_AXI_3_ARREADY),
        .O(axi_arready_i_2__2_n_0));
  FDRE axi_arready_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(axi_arready_i_2__2_n_0),
        .Q(S_AXI_3_ARREADY),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_1__2
       (.I0(S_AXI_3_WVALID),
        .I1(S_AXI_3_AWVALID),
        .I2(S_AXI_3_AWREADY),
        .O(axi_awready_i_1__2_n_0));
  FDRE axi_awready_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(axi_awready_i_1__2_n_0),
        .Q(S_AXI_3_AWREADY),
        .R(slave_reset));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1__2
       (.I0(S_AXI_3_WVALID),
        .I1(S_AXI_3_AWVALID),
        .I2(S_AXI_3_AWREADY),
        .I3(S_AXI_3_WREADY),
        .I4(S_AXI_3_BREADY),
        .I5(S_AXI_3_BVALID),
        .O(axi_bvalid_i_1__2_n_0));
  FDRE axi_bvalid_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(axi_bvalid_i_1__2_n_0),
        .Q(S_AXI_3_BVALID),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1__2
       (.I0(S_AXI_3_ARREADY),
        .I1(S_AXI_3_ARVALID),
        .I2(S_AXI_3_RVALID),
        .I3(S_AXI_3_RREADY),
        .O(axi_rvalid_i_1__2_n_0));
  FDRE axi_rvalid_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(axi_rvalid_i_1__2_n_0),
        .Q(S_AXI_3_RVALID),
        .R(slave_reset));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1__2
       (.I0(S_AXI_3_WVALID),
        .I1(S_AXI_3_AWVALID),
        .I2(S_AXI_3_WREADY),
        .O(axi_wready_i_1__2_n_0));
  FDRE axi_wready_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(axi_wready_i_1__2_n_0),
        .Q(S_AXI_3_WREADY),
        .R(slave_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc
   (old_heartbeat_0,
    old_GlobalSync_reg_0,
    recv_buffer_write_reg_0,
    \channel_status_reg[1][1]_0 ,
    WEA,
    \send_counter_reg[0]_0 ,
    \send_counter_reg[0]_1 ,
    NoC_Irq_0,
    setup,
    \channel_nr_reg[2]_0 ,
    synchronize_flag,
    mem_address,
    out,
    send_buffer_address,
    \G_send_channels_1.send_channel_info_reg[0][Enable]_0 ,
    synchronize_flag_reg_0,
    O1146,
    p_3_in,
    dap_rni_select_reg,
    \rni_readdata_delayed_reg[31] ,
    \rni_readdata_delayed_reg[0] ,
    slave_address,
    CO,
    rni_chipselect6_out,
    \toggle_bits_cpu_side_reg[0]_0 ,
    \channel_nr_reg[2]_1 ,
    \toggle_bits_noc_side_reg[2]_0 ,
    toggle_address_noc_side,
    \recv_address_reg[8]_0 ,
    Q,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[7]_3 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \recv_address_reg[8]_6 ,
    \recv_address_reg[7]_4 ,
    \recv_address_reg[7]_5 ,
    \recv_address_reg[7]_6 ,
    \channel_status_reg[1][0]_0 ,
    \channel_status_reg[2][0]_0 ,
    slave_irq0,
    slave_irq0_0,
    slave_irq0_1,
    RAM_reg,
    RAM_reg_0,
    RAM_reg_1,
    \G0.mem_reg[64] ,
    S_AXI_0_ACLK,
    reset,
    S_AXI_0_WDATA,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    \heartbeat_generator.setup_reg_0 ,
    \FSM_sequential_xmit_state_reg[2]_0 ,
    \heartbeat_generator.GlobalSync_retimed_reg_0 ,
    \heartbeat_generator.setup_reg_1 ,
    write_R_reg,
    old_GlobalSync_reg_1,
    write_R_reg_0,
    write_R_reg_1,
    read_R,
    S_AXI_0_ARESETN,
    S_AXI_0_AWADDR,
    S_AXI_0_ARADDR,
    write_R,
    S_AXI_0_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    D,
    \mem_reg[64]_1 ,
    \mem_reg[64]_2 ,
    axi_awready_reg,
    ADDRBWRADDR,
    axi_awready_reg_0,
    axi_awready_reg_1,
    \recv_state_reg[0]_0 ,
    write_R_reg_2,
    S_AXI_0_WVALID,
    S_AXI_0_AWVALID,
    axi_awready_reg_2,
    axi_wready_reg,
    \mem_reg[46] ,
    \Outport[6] ,
    \mem_reg[42] ,
    \mem_reg[47] ,
    \mem_reg[52] ,
    \mem_reg[49] ,
    \mem_reg[48] ,
    old_heartbeat,
    old_heartbeat_2,
    old_heartbeat_3,
    axi_awready_reg_3,
    E,
    \mem_reg[31] ,
    \mem_reg[64]_3 ,
    \toggle_bits_noc_side_reg[2]_1 ,
    \mem_reg[64]_4 ,
    \mem_reg[64]_5 ,
    \mem_reg[64]_6 ,
    \mem_reg[64]_7 ,
    \mem_reg[64]_8 ,
    \mem_reg[64]_9 ,
    DOADO);
  output old_heartbeat_0;
  output old_GlobalSync_reg_0;
  output recv_buffer_write_reg_0;
  output \channel_status_reg[1][1]_0 ;
  output [0:0]WEA;
  output \send_counter_reg[0]_0 ;
  output \send_counter_reg[0]_1 ;
  output NoC_Irq_0;
  output setup;
  output \channel_nr_reg[2]_0 ;
  output synchronize_flag;
  output [1:0]mem_address;
  output [2:0]out;
  output [8:0]send_buffer_address;
  output \G_send_channels_1.send_channel_info_reg[0][Enable]_0 ;
  output synchronize_flag_reg_0;
  output O1146;
  output p_3_in;
  output dap_rni_select_reg;
  output [31:0]\rni_readdata_delayed_reg[31] ;
  output \rni_readdata_delayed_reg[0] ;
  output [2:0]slave_address;
  output [0:0]CO;
  output rni_chipselect6_out;
  output \toggle_bits_cpu_side_reg[0]_0 ;
  output [0:0]\channel_nr_reg[2]_1 ;
  output \toggle_bits_noc_side_reg[2]_0 ;
  output [2:0]toggle_address_noc_side;
  output \recv_address_reg[8]_0 ;
  output [1:0]Q;
  output [2:0]\recv_address_reg[8]_1 ;
  output \recv_address_reg[7]_0 ;
  output [3:0]\recv_address_reg[7]_1 ;
  output [3:0]\recv_address_reg[7]_2 ;
  output \recv_address_reg[7]_3 ;
  output \recv_address_reg[8]_2 ;
  output [3:0]\recv_address_reg[8]_3 ;
  output [2:0]\recv_address_reg[8]_4 ;
  output \recv_address_reg[8]_5 ;
  output \recv_address_reg[8]_6 ;
  output [5:0]\recv_address_reg[7]_4 ;
  output [2:0]\recv_address_reg[7]_5 ;
  output \recv_address_reg[7]_6 ;
  output \channel_status_reg[1][0]_0 ;
  output \channel_status_reg[2][0]_0 ;
  output slave_irq0;
  output slave_irq0_0;
  output slave_irq0_1;
  output [0:0]RAM_reg;
  output [8:0]RAM_reg_0;
  output [31:0]RAM_reg_1;
  output [58:0]\G0.mem_reg[64] ;
  input S_AXI_0_ACLK;
  input reset;
  input [31:0]S_AXI_0_WDATA;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input \heartbeat_generator.setup_reg_0 ;
  input \FSM_sequential_xmit_state_reg[2]_0 ;
  input \heartbeat_generator.GlobalSync_retimed_reg_0 ;
  input \heartbeat_generator.setup_reg_1 ;
  input write_R_reg;
  input old_GlobalSync_reg_1;
  input write_R_reg_0;
  input write_R_reg_1;
  input [0:0]read_R;
  input S_AXI_0_ARESETN;
  input [9:0]S_AXI_0_AWADDR;
  input [9:0]S_AXI_0_ARADDR;
  input [0:0]write_R;
  input S_AXI_0_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input [8:0]D;
  input \mem_reg[64]_1 ;
  input \mem_reg[64]_2 ;
  input axi_awready_reg;
  input [2:0]ADDRBWRADDR;
  input axi_awready_reg_0;
  input axi_awready_reg_1;
  input \recv_state_reg[0]_0 ;
  input write_R_reg_2;
  input S_AXI_0_WVALID;
  input S_AXI_0_AWVALID;
  input axi_awready_reg_2;
  input axi_wready_reg;
  input \mem_reg[46] ;
  input [30:0]\Outport[6] ;
  input \mem_reg[42] ;
  input \mem_reg[47] ;
  input \mem_reg[52] ;
  input \mem_reg[49] ;
  input \mem_reg[48] ;
  input old_heartbeat;
  input old_heartbeat_2;
  input old_heartbeat_3;
  input axi_awready_reg_3;
  input [0:0]E;
  input [23:0]\mem_reg[31] ;
  input [0:0]\mem_reg[64]_3 ;
  input [0:0]\toggle_bits_noc_side_reg[2]_1 ;
  input [0:0]\mem_reg[64]_4 ;
  input [0:0]\mem_reg[64]_5 ;
  input [0:0]\mem_reg[64]_6 ;
  input [0:0]\mem_reg[64]_7 ;
  input [0:0]\mem_reg[64]_8 ;
  input [0:0]\mem_reg[64]_9 ;
  input [31:0]DOADO;

  wire [2:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [8:0]D;
  wire [31:0]DOADO;
  wire [0:0]E;
  wire \FSM_sequential_xmit_state[0]_i_1_n_0 ;
  wire \FSM_sequential_xmit_state[0]_i_2_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_1_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_2_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_3_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_4_n_0 ;
  wire \FSM_sequential_xmit_state[2]_i_1_n_0 ;
  wire \FSM_sequential_xmit_state[2]_i_2_n_0 ;
  wire \FSM_sequential_xmit_state_reg[2]_0 ;
  wire \Flit_id[0]_i_1_n_0 ;
  wire \Flit_id[1]_i_1_n_0 ;
  wire \Flit_id[2]_i_1_n_0 ;
  wire \Flit_id[2]_i_2_n_0 ;
  wire \Flit_id[2]_i_3_n_0 ;
  wire \Flit_id[2]_i_4_n_0 ;
  wire \Flit_id[2]_i_5_n_0 ;
  wire \Flit_id[3]_i_1_n_0 ;
  wire \Flit_id[3]_i_2_n_0 ;
  wire \Flit_id[4]_i_2_n_0 ;
  wire \Flit_id[4]_i_3_n_0 ;
  wire \Flit_id[5]_i_2_n_0 ;
  wire \Flit_id[5]_i_3_n_0 ;
  wire \Flit_id[5]_i_4_n_0 ;
  wire \Flit_id[6]_i_1_n_0 ;
  wire \Flit_id[6]_i_2_n_0 ;
  wire \Flit_id[6]_i_4_n_0 ;
  wire \Flit_id[6]_i_5_n_0 ;
  wire \Flit_id[6]_i_6_n_0 ;
  wire \Flit_id_reg[4]_i_1_n_0 ;
  wire \Flit_id_reg[5]_i_1_n_0 ;
  wire \Flit_id_reg_n_0_[0] ;
  wire \Flit_id_reg_n_0_[1] ;
  wire \Flit_id_reg_n_0_[2] ;
  wire \Flit_id_reg_n_0_[3] ;
  wire \Flit_id_reg_n_0_[4] ;
  wire \Flit_id_reg_n_0_[5] ;
  wire \Flit_id_reg_n_0_[6] ;
  wire [58:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ;
  wire \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ;
  wire \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ;
  wire [6:2]\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 ;
  wire [6:1]\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ;
  wire [7:3]\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 ;
  wire [7:2]\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ;
  wire [5:2]\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 ;
  wire [7:1]\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 ;
  wire \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ;
  wire \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ;
  wire \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][EW] ;
  wire \G_send_channels_1.send_channel_info_reg[0][Enable]_0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][Enable]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][NS] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[0][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[0][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[1][Enable]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[1][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[1][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ;
  wire \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[2][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[2][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ;
  wire \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[3][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[3][Target]__0 ;
  wire MSG_type14_out;
  wire MSG_type_i_1_n_0;
  wire NoC_Irq_0;
  wire O1146;
  wire [30:0]\Outport[6] ;
  wire [1:0]Q;
  wire [0:0]RAM_reg;
  wire [8:0]RAM_reg_0;
  wire [31:0]RAM_reg_1;
  wire S_AXI_0_ACLK;
  wire [9:0]S_AXI_0_ARADDR;
  wire S_AXI_0_ARESETN;
  wire S_AXI_0_ARVALID;
  wire [9:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire S_AXI_0_WVALID;
  wire [0:0]WEA;
  wire [1:0]active_send_channel;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_awready_reg_1;
  wire axi_awready_reg_2;
  wire axi_awready_reg_3;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire \channel_nr_reg[2]_0 ;
  wire [0:0]\channel_nr_reg[2]_1 ;
  wire \channel_status[0][0]_i_1_n_0 ;
  wire \channel_status[0][1]_i_1_n_0 ;
  wire \channel_status[0][1]_i_2_n_0 ;
  wire \channel_status[0][1]_i_3_n_0 ;
  wire \channel_status[0][1]_i_4_n_0 ;
  wire \channel_status[0][1]_i_5_n_0 ;
  wire \channel_status[0][1]_i_6_n_0 ;
  wire \channel_status[0][1]_i_8_n_0 ;
  wire \channel_status[0][1]_i_9_n_0 ;
  wire \channel_status[1][0]_i_1_n_0 ;
  wire \channel_status[1][0]_i_2_n_0 ;
  wire \channel_status[1][0]_i_3_n_0 ;
  wire \channel_status[1][0]_i_5_n_0 ;
  wire \channel_status[1][1]_i_1_n_0 ;
  wire \channel_status[1][1]_i_2_n_0 ;
  wire \channel_status[1][1]_i_3_n_0 ;
  wire \channel_status[1][1]_i_5_n_0 ;
  wire \channel_status[1][1]_i_6_n_0 ;
  wire \channel_status[1][1]_i_7_n_0 ;
  wire \channel_status[2][0]_i_1_n_0 ;
  wire \channel_status[2][0]_i_2_n_0 ;
  wire \channel_status[2][0]_i_3_n_0 ;
  wire \channel_status[2][1]_i_1_n_0 ;
  wire \channel_status[2][1]_i_2_n_0 ;
  wire \channel_status[2][1]_i_3_n_0 ;
  wire \channel_status[2][1]_i_4_n_0 ;
  wire \channel_status[2][1]_i_5_n_0 ;
  wire \channel_status[2][1]_i_6_n_0 ;
  wire \channel_status[3][0]_i_1_n_0 ;
  wire \channel_status[3][0]_i_2_n_0 ;
  wire \channel_status[3][1]_i_1_n_0 ;
  wire \channel_status[3][1]_i_2_n_0 ;
  wire \channel_status[3][1]_i_3_n_0 ;
  wire \channel_status[3][1]_i_4_n_0 ;
  wire \channel_status[3][1]_i_5_n_0 ;
  wire \channel_status[3][1]_i_6_n_0 ;
  wire \channel_status[3][1]_i_7_n_0 ;
  wire \channel_status[4][0]_i_1_n_0 ;
  wire \channel_status[4][0]_i_2_n_0 ;
  wire \channel_status[4][0]_i_3_n_0 ;
  wire \channel_status[4][0]_i_4_n_0 ;
  wire \channel_status[4][0]_i_5_n_0 ;
  wire \channel_status[4][1]_i_1_n_0 ;
  wire \channel_status[4][1]_i_2_n_0 ;
  wire \channel_status[4][1]_i_3_n_0 ;
  wire \channel_status[4][1]_i_4_n_0 ;
  wire \channel_status[4][1]_i_5_n_0 ;
  wire \channel_status[5][0]_i_1_n_0 ;
  wire \channel_status[5][0]_i_2_n_0 ;
  wire \channel_status[5][0]_i_3_n_0 ;
  wire \channel_status[5][1]_i_1_n_0 ;
  wire \channel_status[5][1]_i_2_n_0 ;
  wire \channel_status[5][1]_i_3_n_0 ;
  wire \channel_status[5][1]_i_4_n_0 ;
  wire \channel_status[5][1]_i_5_n_0 ;
  wire \channel_status[5][1]_i_6__0_n_0 ;
  wire \channel_status[6][0]_i_1_n_0 ;
  wire \channel_status[6][0]_i_2_n_0 ;
  wire \channel_status[6][0]_i_3_n_0 ;
  wire \channel_status[6][1]_i_1_n_0 ;
  wire \channel_status[6][1]_i_2_n_0 ;
  wire \channel_status[6][1]_i_3_n_0 ;
  wire \channel_status[6][1]_i_4_n_0 ;
  wire \channel_status[6][1]_i_5_n_0 ;
  wire \channel_status[6][1]_i_6__0_n_0 ;
  wire \channel_status[7][0]_i_1_n_0 ;
  wire \channel_status[7][0]_i_2_n_0 ;
  wire \channel_status[7][0]_i_3_n_0 ;
  wire \channel_status[7][1]_i_1_n_0 ;
  wire \channel_status[7][1]_i_2_n_0 ;
  wire \channel_status[7][1]_i_3_n_0 ;
  wire \channel_status[7][1]_i_4_n_0 ;
  wire [1:0]\channel_status_reg[0]__0 ;
  wire \channel_status_reg[1][0]_0 ;
  wire \channel_status_reg[1][1]_0 ;
  wire [1:0]\channel_status_reg[1]__0 ;
  wire \channel_status_reg[2][0]_0 ;
  wire [1:0]\channel_status_reg[2]__0 ;
  wire [1:0]\channel_status_reg[3]__0 ;
  wire [1:0]\channel_status_reg[4]__0 ;
  wire [1:0]\channel_status_reg[5]__0 ;
  wire [1:0]\channel_status_reg[6]__0 ;
  wire [1:0]\channel_status_reg[7]__0 ;
  wire \clock_tick[0]_i_2_n_0 ;
  wire \clock_tick[0]_i_3_n_0 ;
  wire \clock_tick[0]_i_4_n_0 ;
  wire \clock_tick[0]_i_5_n_0 ;
  wire \clock_tick[12]_i_2_n_0 ;
  wire \clock_tick[12]_i_3_n_0 ;
  wire \clock_tick[12]_i_4_n_0 ;
  wire \clock_tick[12]_i_5_n_0 ;
  wire \clock_tick[16]_i_2_n_0 ;
  wire \clock_tick[16]_i_3_n_0 ;
  wire \clock_tick[16]_i_4_n_0 ;
  wire \clock_tick[16]_i_5_n_0 ;
  wire \clock_tick[20]_i_2_n_0 ;
  wire \clock_tick[20]_i_3_n_0 ;
  wire \clock_tick[20]_i_4_n_0 ;
  wire \clock_tick[20]_i_5_n_0 ;
  wire \clock_tick[24]_i_2_n_0 ;
  wire \clock_tick[24]_i_3_n_0 ;
  wire \clock_tick[24]_i_4_n_0 ;
  wire \clock_tick[24]_i_5_n_0 ;
  wire \clock_tick[28]_i_2_n_0 ;
  wire \clock_tick[28]_i_3_n_0 ;
  wire \clock_tick[28]_i_4_n_0 ;
  wire \clock_tick[28]_i_5_n_0 ;
  wire \clock_tick[4]_i_2_n_0 ;
  wire \clock_tick[4]_i_3_n_0 ;
  wire \clock_tick[4]_i_4_n_0 ;
  wire \clock_tick[4]_i_5_n_0 ;
  wire \clock_tick[8]_i_2_n_0 ;
  wire \clock_tick[8]_i_3_n_0 ;
  wire \clock_tick[8]_i_4_n_0 ;
  wire \clock_tick[8]_i_5_n_0 ;
  wire [31:0]clock_tick_reg;
  wire \clock_tick_reg[0]_i_1_n_0 ;
  wire \clock_tick_reg[0]_i_1_n_1 ;
  wire \clock_tick_reg[0]_i_1_n_2 ;
  wire \clock_tick_reg[0]_i_1_n_3 ;
  wire \clock_tick_reg[0]_i_1_n_4 ;
  wire \clock_tick_reg[0]_i_1_n_5 ;
  wire \clock_tick_reg[0]_i_1_n_6 ;
  wire \clock_tick_reg[0]_i_1_n_7 ;
  wire \clock_tick_reg[12]_i_1_n_0 ;
  wire \clock_tick_reg[12]_i_1_n_1 ;
  wire \clock_tick_reg[12]_i_1_n_2 ;
  wire \clock_tick_reg[12]_i_1_n_3 ;
  wire \clock_tick_reg[12]_i_1_n_4 ;
  wire \clock_tick_reg[12]_i_1_n_5 ;
  wire \clock_tick_reg[12]_i_1_n_6 ;
  wire \clock_tick_reg[12]_i_1_n_7 ;
  wire \clock_tick_reg[16]_i_1_n_0 ;
  wire \clock_tick_reg[16]_i_1_n_1 ;
  wire \clock_tick_reg[16]_i_1_n_2 ;
  wire \clock_tick_reg[16]_i_1_n_3 ;
  wire \clock_tick_reg[16]_i_1_n_4 ;
  wire \clock_tick_reg[16]_i_1_n_5 ;
  wire \clock_tick_reg[16]_i_1_n_6 ;
  wire \clock_tick_reg[16]_i_1_n_7 ;
  wire \clock_tick_reg[20]_i_1_n_0 ;
  wire \clock_tick_reg[20]_i_1_n_1 ;
  wire \clock_tick_reg[20]_i_1_n_2 ;
  wire \clock_tick_reg[20]_i_1_n_3 ;
  wire \clock_tick_reg[20]_i_1_n_4 ;
  wire \clock_tick_reg[20]_i_1_n_5 ;
  wire \clock_tick_reg[20]_i_1_n_6 ;
  wire \clock_tick_reg[20]_i_1_n_7 ;
  wire \clock_tick_reg[24]_i_1_n_0 ;
  wire \clock_tick_reg[24]_i_1_n_1 ;
  wire \clock_tick_reg[24]_i_1_n_2 ;
  wire \clock_tick_reg[24]_i_1_n_3 ;
  wire \clock_tick_reg[24]_i_1_n_4 ;
  wire \clock_tick_reg[24]_i_1_n_5 ;
  wire \clock_tick_reg[24]_i_1_n_6 ;
  wire \clock_tick_reg[24]_i_1_n_7 ;
  wire \clock_tick_reg[28]_i_1_n_1 ;
  wire \clock_tick_reg[28]_i_1_n_2 ;
  wire \clock_tick_reg[28]_i_1_n_3 ;
  wire \clock_tick_reg[28]_i_1_n_4 ;
  wire \clock_tick_reg[28]_i_1_n_5 ;
  wire \clock_tick_reg[28]_i_1_n_6 ;
  wire \clock_tick_reg[28]_i_1_n_7 ;
  wire \clock_tick_reg[4]_i_1_n_0 ;
  wire \clock_tick_reg[4]_i_1_n_1 ;
  wire \clock_tick_reg[4]_i_1_n_2 ;
  wire \clock_tick_reg[4]_i_1_n_3 ;
  wire \clock_tick_reg[4]_i_1_n_4 ;
  wire \clock_tick_reg[4]_i_1_n_5 ;
  wire \clock_tick_reg[4]_i_1_n_6 ;
  wire \clock_tick_reg[4]_i_1_n_7 ;
  wire \clock_tick_reg[8]_i_1_n_0 ;
  wire \clock_tick_reg[8]_i_1_n_1 ;
  wire \clock_tick_reg[8]_i_1_n_2 ;
  wire \clock_tick_reg[8]_i_1_n_3 ;
  wire \clock_tick_reg[8]_i_1_n_4 ;
  wire \clock_tick_reg[8]_i_1_n_5 ;
  wire \clock_tick_reg[8]_i_1_n_6 ;
  wire \clock_tick_reg[8]_i_1_n_7 ;
  wire \command_queue_in[32]_i_1_n_0 ;
  wire \command_queue_in_reg_n_0_[0] ;
  wire \command_queue_in_reg_n_0_[12] ;
  wire \command_queue_in_reg_n_0_[13] ;
  wire \command_queue_in_reg_n_0_[1] ;
  wire \command_queue_in_reg_n_0_[24] ;
  wire \command_queue_in_reg_n_0_[28] ;
  wire \command_queue_in_reg_n_0_[2] ;
  wire \command_queue_in_reg_n_0_[32] ;
  wire \command_queue_in_reg_n_0_[3] ;
  wire \command_queue_in_reg_n_0_[4] ;
  wire \command_queue_in_reg_n_0_[5] ;
  wire \command_queue_in_reg_n_0_[6] ;
  wire \command_queue_mem[0][0]_i_1_n_0 ;
  wire \command_queue_mem[0][12]_i_1_n_0 ;
  wire \command_queue_mem[0][13]_i_1_n_0 ;
  wire \command_queue_mem[0][1]_i_1_n_0 ;
  wire \command_queue_mem[0][24]_i_1_n_0 ;
  wire \command_queue_mem[0][28]_i_1_n_0 ;
  wire \command_queue_mem[0][2]_i_1_n_0 ;
  wire \command_queue_mem[0][32]_i_1_n_0 ;
  wire \command_queue_mem[0][32]_i_2_n_0 ;
  wire \command_queue_mem[0][3]_i_1_n_0 ;
  wire \command_queue_mem[0][4]_i_1_n_0 ;
  wire \command_queue_mem[0][5]_i_1_n_0 ;
  wire \command_queue_mem[0][6]_i_1_n_0 ;
  wire \command_queue_mem[1][0]_i_1_n_0 ;
  wire \command_queue_mem[1][12]_i_1_n_0 ;
  wire \command_queue_mem[1][13]_i_1_n_0 ;
  wire \command_queue_mem[1][1]_i_1_n_0 ;
  wire \command_queue_mem[1][24]_i_1_n_0 ;
  wire \command_queue_mem[1][28]_i_1_n_0 ;
  wire \command_queue_mem[1][2]_i_1_n_0 ;
  wire \command_queue_mem[1][32]_i_1_n_0 ;
  wire \command_queue_mem[1][32]_i_2_n_0 ;
  wire \command_queue_mem[1][3]_i_1_n_0 ;
  wire \command_queue_mem[1][4]_i_1_n_0 ;
  wire \command_queue_mem[1][5]_i_1_n_0 ;
  wire \command_queue_mem[1][6]_i_1_n_0 ;
  wire \command_queue_mem[2][0]_i_1_n_0 ;
  wire \command_queue_mem[2][12]_i_1_n_0 ;
  wire \command_queue_mem[2][13]_i_1_n_0 ;
  wire \command_queue_mem[2][1]_i_1_n_0 ;
  wire \command_queue_mem[2][24]_i_1_n_0 ;
  wire \command_queue_mem[2][28]_i_1_n_0 ;
  wire \command_queue_mem[2][2]_i_1_n_0 ;
  wire \command_queue_mem[2][32]_i_1_n_0 ;
  wire \command_queue_mem[2][32]_i_2_n_0 ;
  wire \command_queue_mem[2][3]_i_1_n_0 ;
  wire \command_queue_mem[2][4]_i_1_n_0 ;
  wire \command_queue_mem[2][5]_i_1_n_0 ;
  wire \command_queue_mem[2][6]_i_1_n_0 ;
  wire \command_queue_mem[3][0]_i_1_n_0 ;
  wire \command_queue_mem[3][12]_i_1_n_0 ;
  wire \command_queue_mem[3][13]_i_1_n_0 ;
  wire \command_queue_mem[3][1]_i_1_n_0 ;
  wire \command_queue_mem[3][24]_i_1_n_0 ;
  wire \command_queue_mem[3][28]_i_1_n_0 ;
  wire \command_queue_mem[3][2]_i_1_n_0 ;
  wire \command_queue_mem[3][32]_i_1_n_0 ;
  wire \command_queue_mem[3][32]_i_2_n_0 ;
  wire \command_queue_mem[3][3]_i_1_n_0 ;
  wire \command_queue_mem[3][4]_i_1_n_0 ;
  wire \command_queue_mem[3][5]_i_1_n_0 ;
  wire \command_queue_mem[3][6]_i_1_n_0 ;
  wire \command_queue_mem_reg_n_0_[0][0] ;
  wire \command_queue_mem_reg_n_0_[0][12] ;
  wire \command_queue_mem_reg_n_0_[0][13] ;
  wire \command_queue_mem_reg_n_0_[0][1] ;
  wire \command_queue_mem_reg_n_0_[0][24] ;
  wire \command_queue_mem_reg_n_0_[0][28] ;
  wire \command_queue_mem_reg_n_0_[0][2] ;
  wire \command_queue_mem_reg_n_0_[0][32] ;
  wire \command_queue_mem_reg_n_0_[0][3] ;
  wire \command_queue_mem_reg_n_0_[0][4] ;
  wire \command_queue_mem_reg_n_0_[0][5] ;
  wire \command_queue_mem_reg_n_0_[0][6] ;
  wire \command_queue_mem_reg_n_0_[1][0] ;
  wire \command_queue_mem_reg_n_0_[1][12] ;
  wire \command_queue_mem_reg_n_0_[1][13] ;
  wire \command_queue_mem_reg_n_0_[1][1] ;
  wire \command_queue_mem_reg_n_0_[1][24] ;
  wire \command_queue_mem_reg_n_0_[1][28] ;
  wire \command_queue_mem_reg_n_0_[1][2] ;
  wire \command_queue_mem_reg_n_0_[1][32] ;
  wire \command_queue_mem_reg_n_0_[1][3] ;
  wire \command_queue_mem_reg_n_0_[1][4] ;
  wire \command_queue_mem_reg_n_0_[1][5] ;
  wire \command_queue_mem_reg_n_0_[1][6] ;
  wire \command_queue_mem_reg_n_0_[2][0] ;
  wire \command_queue_mem_reg_n_0_[2][12] ;
  wire \command_queue_mem_reg_n_0_[2][13] ;
  wire \command_queue_mem_reg_n_0_[2][1] ;
  wire \command_queue_mem_reg_n_0_[2][24] ;
  wire \command_queue_mem_reg_n_0_[2][28] ;
  wire \command_queue_mem_reg_n_0_[2][2] ;
  wire \command_queue_mem_reg_n_0_[2][32] ;
  wire \command_queue_mem_reg_n_0_[2][3] ;
  wire \command_queue_mem_reg_n_0_[2][4] ;
  wire \command_queue_mem_reg_n_0_[2][5] ;
  wire \command_queue_mem_reg_n_0_[2][6] ;
  wire \command_queue_mem_reg_n_0_[3][0] ;
  wire \command_queue_mem_reg_n_0_[3][12] ;
  wire \command_queue_mem_reg_n_0_[3][13] ;
  wire \command_queue_mem_reg_n_0_[3][1] ;
  wire \command_queue_mem_reg_n_0_[3][24] ;
  wire \command_queue_mem_reg_n_0_[3][28] ;
  wire \command_queue_mem_reg_n_0_[3][2] ;
  wire \command_queue_mem_reg_n_0_[3][3] ;
  wire \command_queue_mem_reg_n_0_[3][4] ;
  wire \command_queue_mem_reg_n_0_[3][5] ;
  wire \command_queue_mem_reg_n_0_[3][6] ;
  wire \command_queue_read_address[0]_i_1_n_0 ;
  wire \command_queue_read_address[1]_i_1_n_0 ;
  wire \command_queue_read_address[2]_i_1_n_0 ;
  wire \command_queue_read_address_reg_n_0_[0] ;
  wire \command_queue_read_address_reg_n_0_[1] ;
  wire \command_queue_read_address_reg_n_0_[2] ;
  wire command_queue_read_i_1_n_0;
  wire command_queue_read_i_2_n_0;
  wire command_queue_read_reg_n_0;
  wire command_queue_write;
  wire [1:0]command_queue_write_address;
  wire \command_queue_write_address[0]_i_1_n_0 ;
  wire \command_queue_write_address[1]_i_1_n_0 ;
  wire \command_queue_write_address[2]_i_1_n_0 ;
  wire [2:2]command_queue_write_address__0;
  wire command_queue_write_i_3_n_0;
  wire command_queue_write_i_4_n_0;
  wire command_queue_write_reg_n_0;
  wire dap_rni_select_reg;
  wire \delay[0]_i_1_n_0 ;
  wire \delay[1]_i_1_n_0 ;
  wire \delay[2]_i_1_n_0 ;
  wire \delay[3]_i_1_n_0 ;
  wire \delay[4]_i_1_n_0 ;
  wire \delay[4]_i_2_n_0 ;
  wire \delay[5]_i_1_n_0 ;
  wire \delay[5]_i_2_n_0 ;
  wire \delay[5]_i_3_n_0 ;
  wire \delay[6]_i_1_n_0 ;
  wire \delay[7]_i_1_n_0 ;
  wire \delay[8]_i_1_n_0 ;
  wire \delay[8]_i_2_n_0 ;
  wire \delay[8]_i_3_n_0 ;
  wire \delay[8]_i_4_n_0 ;
  wire \delay[8]_i_5_n_0 ;
  wire [8:0]delay__0;
  wire dest_col;
  wire \dest_col[0]_i_1_n_0 ;
  wire \dest_col[0]_i_2_n_0 ;
  wire \dest_col[0]_i_3_n_0 ;
  wire \dest_col[0]_i_4_n_0 ;
  wire [7:0]dest_pid;
  wire \dest_pid[0]_i_1_n_0 ;
  wire \dest_pid[0]_i_2_n_0 ;
  wire \dest_pid[1]_i_1_n_0 ;
  wire \dest_pid[1]_i_2_n_0 ;
  wire \dest_pid[2]_i_1_n_0 ;
  wire \dest_pid[2]_i_2_n_0 ;
  wire \dest_pid[3]_i_1_n_0 ;
  wire \dest_pid[3]_i_2_n_0 ;
  wire \dest_pid[4]_i_1_n_0 ;
  wire \dest_pid[4]_i_2_n_0 ;
  wire \dest_pid[5]_i_1_n_0 ;
  wire \dest_pid[5]_i_2_n_0 ;
  wire \dest_pid[6]_i_1_n_0 ;
  wire \dest_pid[6]_i_2_n_0 ;
  wire \dest_pid[7]_i_1_n_0 ;
  wire \dest_pid[7]_i_2_n_0 ;
  wire \dest_pid[7]_i_3_n_0 ;
  wire \dest_pid[7]_i_4_n_0 ;
  wire \dest_pid[7]_i_5_n_0 ;
  wire \dest_pid[7]_i_6_n_0 ;
  wire \dest_pid[7]_i_7_n_0 ;
  wire \dest_pid[7]_i_8_n_0 ;
  wire \dest_pid[7]_i_9_n_0 ;
  wire dest_row;
  wire \dest_row[0]_i_1_n_0 ;
  wire \dest_row[0]_i_2_n_0 ;
  wire \dest_row[0]_i_3_n_0 ;
  wire \dest_row[0]_i_4_n_0 ;
  wire \global_clock[0]_i_3_n_0 ;
  wire \global_clock[0]_i_4_n_0 ;
  wire \global_clock[0]_i_5_n_0 ;
  wire \global_clock[0]_i_6_n_0 ;
  wire \global_clock[12]_i_2_n_0 ;
  wire \global_clock[12]_i_3_n_0 ;
  wire \global_clock[12]_i_4_n_0 ;
  wire \global_clock[12]_i_5_n_0 ;
  wire \global_clock[16]_i_2_n_0 ;
  wire \global_clock[16]_i_3_n_0 ;
  wire \global_clock[16]_i_4_n_0 ;
  wire \global_clock[16]_i_5_n_0 ;
  wire \global_clock[20]_i_2_n_0 ;
  wire \global_clock[20]_i_3_n_0 ;
  wire \global_clock[20]_i_4_n_0 ;
  wire \global_clock[20]_i_5_n_0 ;
  wire \global_clock[24]_i_2_n_0 ;
  wire \global_clock[24]_i_3_n_0 ;
  wire \global_clock[24]_i_4_n_0 ;
  wire \global_clock[24]_i_5_n_0 ;
  wire \global_clock[28]_i_2_n_0 ;
  wire \global_clock[28]_i_3_n_0 ;
  wire \global_clock[28]_i_4_n_0 ;
  wire \global_clock[28]_i_5_n_0 ;
  wire \global_clock[32]_i_2_n_0 ;
  wire \global_clock[32]_i_3_n_0 ;
  wire \global_clock[32]_i_4_n_0 ;
  wire \global_clock[32]_i_5_n_0 ;
  wire \global_clock[36]_i_2_n_0 ;
  wire \global_clock[36]_i_3_n_0 ;
  wire \global_clock[36]_i_4_n_0 ;
  wire \global_clock[36]_i_5_n_0 ;
  wire \global_clock[4]_i_2_n_0 ;
  wire \global_clock[4]_i_3_n_0 ;
  wire \global_clock[4]_i_4_n_0 ;
  wire \global_clock[4]_i_5_n_0 ;
  wire \global_clock[8]_i_2_n_0 ;
  wire \global_clock[8]_i_3_n_0 ;
  wire \global_clock[8]_i_4_n_0 ;
  wire \global_clock[8]_i_5_n_0 ;
  wire [31:0]global_clock_reg;
  wire \global_clock_reg[0]_i_2_n_0 ;
  wire \global_clock_reg[0]_i_2_n_1 ;
  wire \global_clock_reg[0]_i_2_n_2 ;
  wire \global_clock_reg[0]_i_2_n_3 ;
  wire \global_clock_reg[0]_i_2_n_4 ;
  wire \global_clock_reg[0]_i_2_n_5 ;
  wire \global_clock_reg[0]_i_2_n_6 ;
  wire \global_clock_reg[0]_i_2_n_7 ;
  wire \global_clock_reg[12]_i_1_n_0 ;
  wire \global_clock_reg[12]_i_1_n_1 ;
  wire \global_clock_reg[12]_i_1_n_2 ;
  wire \global_clock_reg[12]_i_1_n_3 ;
  wire \global_clock_reg[12]_i_1_n_4 ;
  wire \global_clock_reg[12]_i_1_n_5 ;
  wire \global_clock_reg[12]_i_1_n_6 ;
  wire \global_clock_reg[12]_i_1_n_7 ;
  wire \global_clock_reg[16]_i_1_n_0 ;
  wire \global_clock_reg[16]_i_1_n_1 ;
  wire \global_clock_reg[16]_i_1_n_2 ;
  wire \global_clock_reg[16]_i_1_n_3 ;
  wire \global_clock_reg[16]_i_1_n_4 ;
  wire \global_clock_reg[16]_i_1_n_5 ;
  wire \global_clock_reg[16]_i_1_n_6 ;
  wire \global_clock_reg[16]_i_1_n_7 ;
  wire \global_clock_reg[20]_i_1_n_0 ;
  wire \global_clock_reg[20]_i_1_n_1 ;
  wire \global_clock_reg[20]_i_1_n_2 ;
  wire \global_clock_reg[20]_i_1_n_3 ;
  wire \global_clock_reg[20]_i_1_n_4 ;
  wire \global_clock_reg[20]_i_1_n_5 ;
  wire \global_clock_reg[20]_i_1_n_6 ;
  wire \global_clock_reg[20]_i_1_n_7 ;
  wire \global_clock_reg[24]_i_1_n_0 ;
  wire \global_clock_reg[24]_i_1_n_1 ;
  wire \global_clock_reg[24]_i_1_n_2 ;
  wire \global_clock_reg[24]_i_1_n_3 ;
  wire \global_clock_reg[24]_i_1_n_4 ;
  wire \global_clock_reg[24]_i_1_n_5 ;
  wire \global_clock_reg[24]_i_1_n_6 ;
  wire \global_clock_reg[24]_i_1_n_7 ;
  wire \global_clock_reg[28]_i_1_n_0 ;
  wire \global_clock_reg[28]_i_1_n_1 ;
  wire \global_clock_reg[28]_i_1_n_2 ;
  wire \global_clock_reg[28]_i_1_n_3 ;
  wire \global_clock_reg[28]_i_1_n_4 ;
  wire \global_clock_reg[28]_i_1_n_5 ;
  wire \global_clock_reg[28]_i_1_n_6 ;
  wire \global_clock_reg[28]_i_1_n_7 ;
  wire \global_clock_reg[32]_i_1_n_0 ;
  wire \global_clock_reg[32]_i_1_n_1 ;
  wire \global_clock_reg[32]_i_1_n_2 ;
  wire \global_clock_reg[32]_i_1_n_3 ;
  wire \global_clock_reg[32]_i_1_n_4 ;
  wire \global_clock_reg[32]_i_1_n_5 ;
  wire \global_clock_reg[32]_i_1_n_6 ;
  wire \global_clock_reg[32]_i_1_n_7 ;
  wire \global_clock_reg[36]_i_1_n_1 ;
  wire \global_clock_reg[36]_i_1_n_2 ;
  wire \global_clock_reg[36]_i_1_n_3 ;
  wire \global_clock_reg[36]_i_1_n_4 ;
  wire \global_clock_reg[36]_i_1_n_5 ;
  wire \global_clock_reg[36]_i_1_n_6 ;
  wire \global_clock_reg[36]_i_1_n_7 ;
  wire \global_clock_reg[4]_i_1_n_0 ;
  wire \global_clock_reg[4]_i_1_n_1 ;
  wire \global_clock_reg[4]_i_1_n_2 ;
  wire \global_clock_reg[4]_i_1_n_3 ;
  wire \global_clock_reg[4]_i_1_n_4 ;
  wire \global_clock_reg[4]_i_1_n_5 ;
  wire \global_clock_reg[4]_i_1_n_6 ;
  wire \global_clock_reg[4]_i_1_n_7 ;
  wire \global_clock_reg[8]_i_1_n_0 ;
  wire \global_clock_reg[8]_i_1_n_1 ;
  wire \global_clock_reg[8]_i_1_n_2 ;
  wire \global_clock_reg[8]_i_1_n_3 ;
  wire \global_clock_reg[8]_i_1_n_4 ;
  wire \global_clock_reg[8]_i_1_n_5 ;
  wire \global_clock_reg[8]_i_1_n_6 ;
  wire \global_clock_reg[8]_i_1_n_7 ;
  wire [39:32]global_clock_reg__0;
  wire \heartbeat_generator.GlobalSync_retimed_reg_0 ;
  wire \heartbeat_generator.setup_reg_0 ;
  wire \heartbeat_generator.setup_reg_1 ;
  wire \heartbeat_generator.timer[0]_i_1_n_0 ;
  wire \heartbeat_generator.timer[10]_i_1_n_0 ;
  wire \heartbeat_generator.timer[11]_i_1_n_0 ;
  wire \heartbeat_generator.timer[12]_i_1_n_0 ;
  wire \heartbeat_generator.timer[12]_i_3_n_0 ;
  wire \heartbeat_generator.timer[12]_i_4_n_0 ;
  wire \heartbeat_generator.timer[12]_i_5_n_0 ;
  wire \heartbeat_generator.timer[12]_i_6_n_0 ;
  wire \heartbeat_generator.timer[13]_i_1_n_0 ;
  wire \heartbeat_generator.timer[14]_i_1_n_0 ;
  wire \heartbeat_generator.timer[15]_i_1_n_0 ;
  wire \heartbeat_generator.timer[16]_i_1_n_0 ;
  wire \heartbeat_generator.timer[16]_i_3_n_0 ;
  wire \heartbeat_generator.timer[16]_i_4_n_0 ;
  wire \heartbeat_generator.timer[16]_i_5_n_0 ;
  wire \heartbeat_generator.timer[16]_i_6_n_0 ;
  wire \heartbeat_generator.timer[17]_i_1_n_0 ;
  wire \heartbeat_generator.timer[18]_i_1_n_0 ;
  wire \heartbeat_generator.timer[19]_i_1_n_0 ;
  wire \heartbeat_generator.timer[1]_i_1_n_0 ;
  wire \heartbeat_generator.timer[20]_i_1_n_0 ;
  wire \heartbeat_generator.timer[20]_i_3_n_0 ;
  wire \heartbeat_generator.timer[20]_i_4_n_0 ;
  wire \heartbeat_generator.timer[20]_i_5_n_0 ;
  wire \heartbeat_generator.timer[20]_i_6_n_0 ;
  wire \heartbeat_generator.timer[21]_i_1_n_0 ;
  wire \heartbeat_generator.timer[22]_i_1_n_0 ;
  wire \heartbeat_generator.timer[23]_i_1_n_0 ;
  wire \heartbeat_generator.timer[24]_i_1_n_0 ;
  wire \heartbeat_generator.timer[24]_i_3_n_0 ;
  wire \heartbeat_generator.timer[24]_i_4_n_0 ;
  wire \heartbeat_generator.timer[24]_i_5_n_0 ;
  wire \heartbeat_generator.timer[24]_i_6_n_0 ;
  wire \heartbeat_generator.timer[25]_i_1_n_0 ;
  wire \heartbeat_generator.timer[26]_i_1_n_0 ;
  wire \heartbeat_generator.timer[27]_i_1_n_0 ;
  wire \heartbeat_generator.timer[28]_i_1_n_0 ;
  wire \heartbeat_generator.timer[28]_i_3_n_0 ;
  wire \heartbeat_generator.timer[28]_i_4_n_0 ;
  wire \heartbeat_generator.timer[28]_i_5_n_0 ;
  wire \heartbeat_generator.timer[28]_i_6_n_0 ;
  wire \heartbeat_generator.timer[29]_i_1_n_0 ;
  wire \heartbeat_generator.timer[2]_i_1_n_0 ;
  wire \heartbeat_generator.timer[30]_i_10_n_0 ;
  wire \heartbeat_generator.timer[30]_i_11_n_0 ;
  wire \heartbeat_generator.timer[30]_i_12_n_0 ;
  wire \heartbeat_generator.timer[30]_i_13_n_0 ;
  wire \heartbeat_generator.timer[30]_i_15_n_0 ;
  wire \heartbeat_generator.timer[30]_i_16_n_0 ;
  wire \heartbeat_generator.timer[30]_i_17_n_0 ;
  wire \heartbeat_generator.timer[30]_i_18_n_0 ;
  wire \heartbeat_generator.timer[30]_i_19_n_0 ;
  wire \heartbeat_generator.timer[30]_i_1_n_0 ;
  wire \heartbeat_generator.timer[30]_i_20_n_0 ;
  wire \heartbeat_generator.timer[30]_i_21_n_0 ;
  wire \heartbeat_generator.timer[30]_i_23_n_0 ;
  wire \heartbeat_generator.timer[30]_i_24_n_0 ;
  wire \heartbeat_generator.timer[30]_i_25_n_0 ;
  wire \heartbeat_generator.timer[30]_i_26_n_0 ;
  wire \heartbeat_generator.timer[30]_i_27_n_0 ;
  wire \heartbeat_generator.timer[30]_i_28_n_0 ;
  wire \heartbeat_generator.timer[30]_i_29_n_0 ;
  wire \heartbeat_generator.timer[30]_i_31_n_0 ;
  wire \heartbeat_generator.timer[30]_i_32_n_0 ;
  wire \heartbeat_generator.timer[30]_i_33_n_0 ;
  wire \heartbeat_generator.timer[30]_i_34_n_0 ;
  wire \heartbeat_generator.timer[30]_i_35_n_0 ;
  wire \heartbeat_generator.timer[30]_i_36_n_0 ;
  wire \heartbeat_generator.timer[30]_i_37_n_0 ;
  wire \heartbeat_generator.timer[30]_i_38_n_0 ;
  wire \heartbeat_generator.timer[30]_i_40_n_0 ;
  wire \heartbeat_generator.timer[30]_i_41_n_0 ;
  wire \heartbeat_generator.timer[30]_i_42_n_0 ;
  wire \heartbeat_generator.timer[30]_i_43_n_0 ;
  wire \heartbeat_generator.timer[30]_i_44_n_0 ;
  wire \heartbeat_generator.timer[30]_i_45_n_0 ;
  wire \heartbeat_generator.timer[30]_i_47_n_0 ;
  wire \heartbeat_generator.timer[30]_i_48_n_0 ;
  wire \heartbeat_generator.timer[30]_i_49_n_0 ;
  wire \heartbeat_generator.timer[30]_i_50_n_0 ;
  wire \heartbeat_generator.timer[30]_i_51_n_0 ;
  wire \heartbeat_generator.timer[30]_i_52_n_0 ;
  wire \heartbeat_generator.timer[30]_i_53_n_0 ;
  wire \heartbeat_generator.timer[30]_i_54_n_0 ;
  wire \heartbeat_generator.timer[30]_i_56_n_0 ;
  wire \heartbeat_generator.timer[30]_i_57_n_0 ;
  wire \heartbeat_generator.timer[30]_i_58_n_0 ;
  wire \heartbeat_generator.timer[30]_i_59_n_0 ;
  wire \heartbeat_generator.timer[30]_i_60_n_0 ;
  wire \heartbeat_generator.timer[30]_i_61_n_0 ;
  wire \heartbeat_generator.timer[30]_i_62_n_0 ;
  wire \heartbeat_generator.timer[30]_i_64_n_0 ;
  wire \heartbeat_generator.timer[30]_i_65_n_0 ;
  wire \heartbeat_generator.timer[30]_i_66_n_0 ;
  wire \heartbeat_generator.timer[30]_i_67_n_0 ;
  wire \heartbeat_generator.timer[30]_i_68_n_0 ;
  wire \heartbeat_generator.timer[30]_i_69_n_0 ;
  wire \heartbeat_generator.timer[30]_i_6_n_0 ;
  wire \heartbeat_generator.timer[30]_i_71_n_0 ;
  wire \heartbeat_generator.timer[30]_i_72_n_0 ;
  wire \heartbeat_generator.timer[30]_i_73_n_0 ;
  wire \heartbeat_generator.timer[30]_i_74_n_0 ;
  wire \heartbeat_generator.timer[30]_i_75_n_0 ;
  wire \heartbeat_generator.timer[30]_i_76_n_0 ;
  wire \heartbeat_generator.timer[30]_i_77_n_0 ;
  wire \heartbeat_generator.timer[30]_i_78_n_0 ;
  wire \heartbeat_generator.timer[30]_i_79_n_0 ;
  wire \heartbeat_generator.timer[30]_i_7_n_0 ;
  wire \heartbeat_generator.timer[30]_i_80_n_0 ;
  wire \heartbeat_generator.timer[30]_i_81_n_0 ;
  wire \heartbeat_generator.timer[30]_i_82_n_0 ;
  wire \heartbeat_generator.timer[30]_i_83_n_0 ;
  wire \heartbeat_generator.timer[30]_i_84_n_0 ;
  wire \heartbeat_generator.timer[30]_i_85_n_0 ;
  wire \heartbeat_generator.timer[30]_i_86_n_0 ;
  wire \heartbeat_generator.timer[30]_i_87_n_0 ;
  wire \heartbeat_generator.timer[30]_i_88_n_0 ;
  wire \heartbeat_generator.timer[30]_i_89_n_0 ;
  wire \heartbeat_generator.timer[30]_i_90_n_0 ;
  wire \heartbeat_generator.timer[30]_i_91_n_0 ;
  wire \heartbeat_generator.timer[30]_i_92_n_0 ;
  wire \heartbeat_generator.timer[30]_i_93_n_0 ;
  wire \heartbeat_generator.timer[30]_i_9_n_0 ;
  wire \heartbeat_generator.timer[3]_i_1_n_0 ;
  wire \heartbeat_generator.timer[4]_i_1_n_0 ;
  wire \heartbeat_generator.timer[4]_i_3_n_0 ;
  wire \heartbeat_generator.timer[4]_i_4_n_0 ;
  wire \heartbeat_generator.timer[4]_i_5_n_0 ;
  wire \heartbeat_generator.timer[4]_i_6_n_0 ;
  wire \heartbeat_generator.timer[5]_i_1_n_0 ;
  wire \heartbeat_generator.timer[6]_i_1_n_0 ;
  wire \heartbeat_generator.timer[7]_i_1_n_0 ;
  wire \heartbeat_generator.timer[8]_i_1_n_0 ;
  wire \heartbeat_generator.timer[8]_i_3_n_0 ;
  wire \heartbeat_generator.timer[8]_i_4_n_0 ;
  wire \heartbeat_generator.timer[8]_i_5_n_0 ;
  wire \heartbeat_generator.timer[8]_i_6_n_0 ;
  wire \heartbeat_generator.timer[9]_i_1_n_0 ;
  wire \heartbeat_generator.timer_reg[12]_i_2_n_0 ;
  wire \heartbeat_generator.timer_reg[12]_i_2_n_1 ;
  wire \heartbeat_generator.timer_reg[12]_i_2_n_2 ;
  wire \heartbeat_generator.timer_reg[12]_i_2_n_3 ;
  wire \heartbeat_generator.timer_reg[12]_i_2_n_4 ;
  wire \heartbeat_generator.timer_reg[12]_i_2_n_5 ;
  wire \heartbeat_generator.timer_reg[12]_i_2_n_6 ;
  wire \heartbeat_generator.timer_reg[12]_i_2_n_7 ;
  wire \heartbeat_generator.timer_reg[16]_i_2_n_0 ;
  wire \heartbeat_generator.timer_reg[16]_i_2_n_1 ;
  wire \heartbeat_generator.timer_reg[16]_i_2_n_2 ;
  wire \heartbeat_generator.timer_reg[16]_i_2_n_3 ;
  wire \heartbeat_generator.timer_reg[16]_i_2_n_4 ;
  wire \heartbeat_generator.timer_reg[16]_i_2_n_5 ;
  wire \heartbeat_generator.timer_reg[16]_i_2_n_6 ;
  wire \heartbeat_generator.timer_reg[16]_i_2_n_7 ;
  wire \heartbeat_generator.timer_reg[20]_i_2_n_0 ;
  wire \heartbeat_generator.timer_reg[20]_i_2_n_1 ;
  wire \heartbeat_generator.timer_reg[20]_i_2_n_2 ;
  wire \heartbeat_generator.timer_reg[20]_i_2_n_3 ;
  wire \heartbeat_generator.timer_reg[20]_i_2_n_4 ;
  wire \heartbeat_generator.timer_reg[20]_i_2_n_5 ;
  wire \heartbeat_generator.timer_reg[20]_i_2_n_6 ;
  wire \heartbeat_generator.timer_reg[20]_i_2_n_7 ;
  wire \heartbeat_generator.timer_reg[24]_i_2_n_0 ;
  wire \heartbeat_generator.timer_reg[24]_i_2_n_1 ;
  wire \heartbeat_generator.timer_reg[24]_i_2_n_2 ;
  wire \heartbeat_generator.timer_reg[24]_i_2_n_3 ;
  wire \heartbeat_generator.timer_reg[24]_i_2_n_4 ;
  wire \heartbeat_generator.timer_reg[24]_i_2_n_5 ;
  wire \heartbeat_generator.timer_reg[24]_i_2_n_6 ;
  wire \heartbeat_generator.timer_reg[24]_i_2_n_7 ;
  wire \heartbeat_generator.timer_reg[28]_i_2_n_0 ;
  wire \heartbeat_generator.timer_reg[28]_i_2_n_1 ;
  wire \heartbeat_generator.timer_reg[28]_i_2_n_2 ;
  wire \heartbeat_generator.timer_reg[28]_i_2_n_3 ;
  wire \heartbeat_generator.timer_reg[28]_i_2_n_4 ;
  wire \heartbeat_generator.timer_reg[28]_i_2_n_5 ;
  wire \heartbeat_generator.timer_reg[28]_i_2_n_6 ;
  wire \heartbeat_generator.timer_reg[28]_i_2_n_7 ;
  wire \heartbeat_generator.timer_reg[30]_i_14_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_14_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_14_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_14_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_22_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_22_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_22_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_22_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_2_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_2_n_6 ;
  wire \heartbeat_generator.timer_reg[30]_i_2_n_7 ;
  wire \heartbeat_generator.timer_reg[30]_i_30_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_30_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_30_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_30_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_39_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_39_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_39_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_39_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_3_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_3_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_3_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_46_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_46_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_46_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_46_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_4_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_4_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_4_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_4_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_55_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_55_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_55_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_55_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_5_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_5_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_5_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_63_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_63_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_63_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_63_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_70_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_70_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_70_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_70_n_3 ;
  wire \heartbeat_generator.timer_reg[30]_i_8_n_0 ;
  wire \heartbeat_generator.timer_reg[30]_i_8_n_1 ;
  wire \heartbeat_generator.timer_reg[30]_i_8_n_2 ;
  wire \heartbeat_generator.timer_reg[30]_i_8_n_3 ;
  wire \heartbeat_generator.timer_reg[4]_i_2_n_0 ;
  wire \heartbeat_generator.timer_reg[4]_i_2_n_1 ;
  wire \heartbeat_generator.timer_reg[4]_i_2_n_2 ;
  wire \heartbeat_generator.timer_reg[4]_i_2_n_3 ;
  wire \heartbeat_generator.timer_reg[4]_i_2_n_4 ;
  wire \heartbeat_generator.timer_reg[4]_i_2_n_5 ;
  wire \heartbeat_generator.timer_reg[4]_i_2_n_6 ;
  wire \heartbeat_generator.timer_reg[4]_i_2_n_7 ;
  wire \heartbeat_generator.timer_reg[8]_i_2_n_0 ;
  wire \heartbeat_generator.timer_reg[8]_i_2_n_1 ;
  wire \heartbeat_generator.timer_reg[8]_i_2_n_2 ;
  wire \heartbeat_generator.timer_reg[8]_i_2_n_3 ;
  wire \heartbeat_generator.timer_reg[8]_i_2_n_4 ;
  wire \heartbeat_generator.timer_reg[8]_i_2_n_5 ;
  wire \heartbeat_generator.timer_reg[8]_i_2_n_6 ;
  wire \heartbeat_generator.timer_reg[8]_i_2_n_7 ;
  wire \interrupt[0]_i_1_n_0 ;
  wire \interrupt[1]_i_1_n_0 ;
  wire \interrupt[1]_i_2_n_0 ;
  wire \interrupt[1]_i_3_n_0 ;
  wire \interrupt[1]_i_4_n_0 ;
  wire \interrupt[1]_i_5_n_0 ;
  wire \interrupt_reg[0]_i_1_n_0 ;
  wire \interrupt_reg[0]_i_2_n_0 ;
  wire \interrupt_reg[1]_i_1_n_0 ;
  wire \interrupt_reg[2]_i_1_n_0 ;
  wire \interrupt_reg[3]_i_1_n_0 ;
  wire \interrupt_reg[3]_i_2_n_0 ;
  wire \interrupt_reg[3]_i_3_n_0 ;
  wire \interrupt_reg_n_0_[0] ;
  wire \interrupt_reg_n_0_[1] ;
  wire \interrupt_reg_reg_n_0_[0] ;
  wire \interrupt_reg_reg_n_0_[1] ;
  wire \interrupt_reg_reg_n_0_[2] ;
  wire \interrupt_reg_reg_n_0_[3] ;
  wire interrupt_request_i_1_n_0;
  wire interrupt_request_reg_n_0;
  wire [1:0]mem_address;
  wire [23:0]\mem_reg[31] ;
  wire \mem_reg[42] ;
  wire \mem_reg[46] ;
  wire \mem_reg[47] ;
  wire \mem_reg[48] ;
  wire \mem_reg[49] ;
  wire \mem_reg[52] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire \mem_reg[64]_2 ;
  wire [0:0]\mem_reg[64]_3 ;
  wire [0:0]\mem_reg[64]_4 ;
  wire [0:0]\mem_reg[64]_5 ;
  wire [0:0]\mem_reg[64]_6 ;
  wire [0:0]\mem_reg[64]_7 ;
  wire [0:0]\mem_reg[64]_8 ;
  wire [0:0]\mem_reg[64]_9 ;
  wire \minusOp_inferred__1/i_/i__n_0 ;
  wire [6:0]\msg_length_reg_reg[0]__0 ;
  wire [6:0]\msg_length_reg_reg[1]__0 ;
  wire [6:0]\msg_length_reg_reg[2]__0 ;
  wire [6:0]\msg_length_reg_reg[3]__0 ;
  wire [6:0]\msg_length_reg_reg[4]__0 ;
  wire [6:0]\msg_length_reg_reg[5]__0 ;
  wire [6:0]\msg_length_reg_reg[6]__0 ;
  wire [6:0]\msg_length_reg_reg[7]__0 ;
  wire old_GlobalSync_reg_0;
  wire old_GlobalSync_reg_1;
  wire old_heartbeat;
  wire old_heartbeat_0;
  wire old_heartbeat_2;
  wire old_heartbeat_3;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire \outport[0]_i_1_n_0 ;
  wire \outport[0]_i_2_n_0 ;
  wire \outport[10]_i_1_n_0 ;
  wire \outport[10]_i_2_n_0 ;
  wire \outport[11]_i_2_n_0 ;
  wire \outport[11]_i_3_n_0 ;
  wire \outport[12]_i_1_n_0 ;
  wire \outport[12]_i_2_n_0 ;
  wire \outport[12]_i_3_n_0 ;
  wire \outport[12]_i_4_n_0 ;
  wire \outport[13]_i_1_n_0 ;
  wire \outport[13]_i_2_n_0 ;
  wire \outport[13]_i_3_n_0 ;
  wire \outport[13]_i_4_n_0 ;
  wire \outport[14]_i_2_n_0 ;
  wire \outport[14]_i_3_n_0 ;
  wire \outport[15]_i_1_n_0 ;
  wire \outport[16]_i_1_n_0 ;
  wire \outport[17]_i_1_n_0 ;
  wire \outport[18]_i_1_n_0 ;
  wire \outport[19]_i_1_n_0 ;
  wire \outport[1]_i_1_n_0 ;
  wire \outport[1]_i_2_n_0 ;
  wire \outport[20]_i_1_n_0 ;
  wire \outport[21]_i_1_n_0 ;
  wire \outport[22]_i_1_n_0 ;
  wire \outport[23]_i_1_n_0 ;
  wire \outport[24]_i_1_n_0 ;
  wire \outport[25]_i_1_n_0 ;
  wire \outport[26]_i_1_n_0 ;
  wire \outport[27]_i_1_n_0 ;
  wire \outport[28]_i_1_n_0 ;
  wire \outport[29]_i_1_n_0 ;
  wire \outport[2]_i_1_n_0 ;
  wire \outport[2]_i_2_n_0 ;
  wire \outport[30]_i_1_n_0 ;
  wire \outport[31]_i_1_n_0 ;
  wire \outport[32]_i_1_n_0 ;
  wire \outport[33]_i_1_n_0 ;
  wire \outport[3]_i_1_n_0 ;
  wire \outport[3]_i_2_n_0 ;
  wire \outport[40]_i_1_n_0 ;
  wire \outport[41]_i_1_n_0 ;
  wire \outport[42]_i_1_n_0 ;
  wire \outport[43]_i_1_n_0 ;
  wire \outport[44]_i_1_n_0 ;
  wire \outport[45]_i_1_n_0 ;
  wire \outport[46]_i_1_n_0 ;
  wire \outport[47]_i_1_n_0 ;
  wire \outport[48]_i_1_n_0 ;
  wire \outport[49]_i_1_n_0 ;
  wire \outport[4]_i_1_n_0 ;
  wire \outport[4]_i_2_n_0 ;
  wire \outport[50]_i_1_n_0 ;
  wire \outport[51]_i_1_n_0 ;
  wire \outport[52]_i_1_n_0 ;
  wire \outport[53]_i_1_n_0 ;
  wire \outport[54]_i_1_n_0 ;
  wire \outport[55]_i_1_n_0 ;
  wire \outport[56]_i_1_n_0 ;
  wire \outport[57]_i_1_n_0 ;
  wire \outport[58]_i_1_n_0 ;
  wire \outport[59]_i_1_n_0 ;
  wire \outport[5]_i_1_n_0 ;
  wire \outport[5]_i_2_n_0 ;
  wire \outport[60]_i_1_n_0 ;
  wire \outport[61]_i_1_n_0 ;
  wire \outport[62]_i_1_n_0 ;
  wire \outport[63]_i_1_n_0 ;
  wire \outport[64]_i_1_n_0 ;
  wire \outport[64]_i_2_n_0 ;
  wire \outport[6]_i_1_n_0 ;
  wire \outport[6]_i_2_n_0 ;
  wire \outport[7]_i_1_n_0 ;
  wire \outport[7]_i_2_n_0 ;
  wire \outport[8]_i_1_n_0 ;
  wire \outport[8]_i_2_n_0 ;
  wire \outport[9]_i_1_n_0 ;
  wire \outport[9]_i_2_n_0 ;
  wire \outport_reg[11]_i_1_n_0 ;
  wire \outport_reg[14]_i_1_n_0 ;
  wire p_31_out;
  wire p_33_out;
  wire p_3_in;
  wire p_5_in;
  wire [0:0]read_R;
  wire \recv_address[8]_i_11_n_0 ;
  wire \recv_address[8]_i_13_n_0 ;
  wire \recv_address[8]_i_14_n_0 ;
  wire \recv_address[8]_i_15_n_0 ;
  wire \recv_address[8]_i_16_n_0 ;
  wire \recv_address[8]_i_17_n_0 ;
  wire \recv_address[8]_i_19_n_0 ;
  wire \recv_address[8]_i_1_n_0 ;
  wire \recv_address[8]_i_20_n_0 ;
  wire \recv_address[8]_i_21_n_0 ;
  wire \recv_address[8]_i_22_n_0 ;
  wire \recv_address[8]_i_23_n_0 ;
  wire \recv_address[8]_i_26_n_0 ;
  wire \recv_address[8]_i_30_n_0 ;
  wire \recv_address[8]_i_31_n_0 ;
  wire \recv_address[8]_i_32_n_0 ;
  wire \recv_address[8]_i_34_n_0 ;
  wire \recv_address[8]_i_35_n_0 ;
  wire \recv_address[8]_i_39_n_0 ;
  wire \recv_address[8]_i_40_n_0 ;
  wire \recv_address[8]_i_41_n_0 ;
  wire \recv_address[8]_i_43_n_0 ;
  wire \recv_address[8]_i_45_n_0 ;
  wire \recv_address_reg[7]_0 ;
  wire [3:0]\recv_address_reg[7]_1 ;
  wire [3:0]\recv_address_reg[7]_2 ;
  wire \recv_address_reg[7]_3 ;
  wire [5:0]\recv_address_reg[7]_4 ;
  wire [2:0]\recv_address_reg[7]_5 ;
  wire \recv_address_reg[7]_6 ;
  wire \recv_address_reg[8]_0 ;
  wire [2:0]\recv_address_reg[8]_1 ;
  wire \recv_address_reg[8]_2 ;
  wire [3:0]\recv_address_reg[8]_3 ;
  wire [2:0]\recv_address_reg[8]_4 ;
  wire \recv_address_reg[8]_5 ;
  wire \recv_address_reg[8]_6 ;
  wire recv_buffer_write_i_1_n_0;
  wire recv_buffer_write_reg_0;
  wire \recv_channel_info[2][Source] ;
  wire \recv_counter[0][0]_i_1_n_0 ;
  wire \recv_counter[0][1]_i_1_n_0 ;
  wire \recv_counter[0][2]_i_1_n_0 ;
  wire \recv_counter[0][3]_i_1_n_0 ;
  wire \recv_counter[0][4]_i_1_n_0 ;
  wire \recv_counter[0][5]_i_1_n_0 ;
  wire \recv_counter[0][6]_i_1_n_0 ;
  wire \recv_counter[0][6]_i_2_n_0 ;
  wire \recv_counter[0][6]_i_3_n_0 ;
  wire \recv_counter[0][6]_i_4_n_0 ;
  wire \recv_counter[1][0]_i_1_n_0 ;
  wire \recv_counter[1][1]_i_1_n_0 ;
  wire \recv_counter[1][2]_i_1_n_0 ;
  wire \recv_counter[1][3]_i_1_n_0 ;
  wire \recv_counter[1][4]_i_1_n_0 ;
  wire \recv_counter[1][5]_i_1_n_0 ;
  wire \recv_counter[1][6]_i_1_n_0 ;
  wire \recv_counter[1][6]_i_2_n_0 ;
  wire \recv_counter[1][6]_i_4_n_0 ;
  wire \recv_counter[1][6]_i_5_n_0 ;
  wire \recv_counter[2][0]_i_1_n_0 ;
  wire \recv_counter[2][1]_i_1_n_0 ;
  wire \recv_counter[2][2]_i_1_n_0 ;
  wire \recv_counter[2][3]_i_1_n_0 ;
  wire \recv_counter[2][4]_i_1_n_0 ;
  wire \recv_counter[2][5]_i_1_n_0 ;
  wire \recv_counter[2][6]_i_2_n_0 ;
  wire \recv_counter[2][6]_i_4_n_0 ;
  wire \recv_counter[2][6]_i_5_n_0 ;
  wire \recv_counter[3][0]_i_1_n_0 ;
  wire \recv_counter[3][1]_i_1_n_0 ;
  wire \recv_counter[3][2]_i_1_n_0 ;
  wire \recv_counter[3][3]_i_1_n_0 ;
  wire \recv_counter[3][4]_i_1_n_0 ;
  wire \recv_counter[3][5]_i_1_n_0 ;
  wire \recv_counter[3][5]_i_2_n_0 ;
  wire \recv_counter[3][6]_i_1_n_0 ;
  wire \recv_counter[3][6]_i_2_n_0 ;
  wire \recv_counter[3][6]_i_4_n_0 ;
  wire \recv_counter[3][6]_i_5_n_0 ;
  wire [6:0]\recv_counter_reg[0]__0 ;
  wire [6:0]\recv_counter_reg[1]__0 ;
  wire [6:0]\recv_counter_reg[2]__0 ;
  wire [6:0]\recv_counter_reg[3]__0 ;
  wire \recv_state_reg[0]_0 ;
  wire reset;
  wire rni_chipselect6_out;
  wire \rni_readdata_delayed[0]_i_10_n_0 ;
  wire \rni_readdata_delayed[0]_i_11_n_0 ;
  wire \rni_readdata_delayed[0]_i_12_n_0 ;
  wire \rni_readdata_delayed[0]_i_13_n_0 ;
  wire \rni_readdata_delayed[0]_i_14_n_0 ;
  wire \rni_readdata_delayed[0]_i_15_n_0 ;
  wire \rni_readdata_delayed[0]_i_4_n_0 ;
  wire \rni_readdata_delayed[0]_i_5_n_0 ;
  wire \rni_readdata_delayed[0]_i_6_n_0 ;
  wire \rni_readdata_delayed[0]_i_7__1_n_0 ;
  wire \rni_readdata_delayed[10]_i_2_n_0 ;
  wire \rni_readdata_delayed[11]_i_2_n_0 ;
  wire \rni_readdata_delayed[12]_i_2_n_0 ;
  wire \rni_readdata_delayed[13]_i_2_n_0 ;
  wire \rni_readdata_delayed[14]_i_2_n_0 ;
  wire \rni_readdata_delayed[15]_i_2_n_0 ;
  wire \rni_readdata_delayed[16]_i_2_n_0 ;
  wire \rni_readdata_delayed[17]_i_2_n_0 ;
  wire \rni_readdata_delayed[18]_i_2_n_0 ;
  wire \rni_readdata_delayed[19]_i_2_n_0 ;
  wire \rni_readdata_delayed[1]_i_2_n_0 ;
  wire \rni_readdata_delayed[1]_i_3_n_0 ;
  wire \rni_readdata_delayed[1]_i_4_n_0 ;
  wire \rni_readdata_delayed[1]_i_5_n_0 ;
  wire \rni_readdata_delayed[20]_i_2_n_0 ;
  wire \rni_readdata_delayed[21]_i_2_n_0 ;
  wire \rni_readdata_delayed[22]_i_2_n_0 ;
  wire \rni_readdata_delayed[23]_i_2_n_0 ;
  wire \rni_readdata_delayed[24]_i_2_n_0 ;
  wire \rni_readdata_delayed[25]_i_2_n_0 ;
  wire \rni_readdata_delayed[26]_i_2_n_0 ;
  wire \rni_readdata_delayed[27]_i_2_n_0 ;
  wire \rni_readdata_delayed[28]_i_2_n_0 ;
  wire \rni_readdata_delayed[29]_i_2_n_0 ;
  wire \rni_readdata_delayed[2]_i_2_n_0 ;
  wire \rni_readdata_delayed[2]_i_3_n_0 ;
  wire \rni_readdata_delayed[2]_i_4_n_0 ;
  wire \rni_readdata_delayed[2]_i_5_n_0 ;
  wire \rni_readdata_delayed[30]_i_2_n_0 ;
  wire \rni_readdata_delayed[31]_i_2_n_0 ;
  wire \rni_readdata_delayed[3]_i_2_n_0 ;
  wire \rni_readdata_delayed[3]_i_3_n_0 ;
  wire \rni_readdata_delayed[3]_i_4_n_0 ;
  wire \rni_readdata_delayed[3]_i_5_n_0 ;
  wire \rni_readdata_delayed[4]_i_2_n_0 ;
  wire \rni_readdata_delayed[4]_i_3_n_0 ;
  wire \rni_readdata_delayed[4]_i_4_n_0 ;
  wire \rni_readdata_delayed[5]_i_2_n_0 ;
  wire \rni_readdata_delayed[5]_i_3_n_0 ;
  wire \rni_readdata_delayed[5]_i_4_n_0 ;
  wire \rni_readdata_delayed[6]_i_2_n_0 ;
  wire \rni_readdata_delayed[6]_i_4_n_0 ;
  wire \rni_readdata_delayed[6]_i_5_n_0 ;
  wire \rni_readdata_delayed[6]_i_6_n_0 ;
  wire \rni_readdata_delayed[6]_i_7_n_0 ;
  wire \rni_readdata_delayed[7]_i_2_n_0 ;
  wire \rni_readdata_delayed[8]_i_2_n_0 ;
  wire \rni_readdata_delayed[9]_i_2_n_0 ;
  wire \rni_readdata_delayed_reg[0] ;
  wire \rni_readdata_delayed_reg[0]_i_2_n_0 ;
  wire \rni_readdata_delayed_reg[0]_i_8_n_0 ;
  wire \rni_readdata_delayed_reg[0]_i_9_n_0 ;
  wire [31:0]\rni_readdata_delayed_reg[31] ;
  wire [8:0]send_buffer_address;
  wire \send_channel_info[2][Enable] ;
  wire send_clock10_out;
  wire \send_counter[0]_i_1_n_0 ;
  wire \send_counter[1]_i_1_n_0 ;
  wire \send_counter[2]_i_1_n_0 ;
  wire \send_counter[2]_i_2_n_0 ;
  wire \send_counter[3]_i_1_n_0 ;
  wire \send_counter[3]_i_2_n_0 ;
  wire \send_counter[3]_i_3_n_0 ;
  wire \send_counter[3]_i_4_n_0 ;
  wire \send_counter[4]_i_1_n_0 ;
  wire \send_counter[4]_i_2_n_0 ;
  wire \send_counter[4]_i_3_n_0 ;
  wire \send_counter[5]_i_1_n_0 ;
  wire \send_counter[5]_i_2_n_0 ;
  wire \send_counter[6]_i_1_n_0 ;
  wire \send_counter[6]_i_2_n_0 ;
  wire \send_counter[6]_i_3_n_0 ;
  wire \send_counter[6]_i_4_n_0 ;
  wire \send_counter_reg[0]_0 ;
  wire \send_counter_reg[0]_1 ;
  wire setup;
  wire [2:0]slave_address;
  wire slave_irq0;
  wire slave_irq0_0;
  wire slave_irq0_1;
  wire slave_irq0_2;
  wire \src_buffer[0]_i_2_n_0 ;
  wire \src_buffer[1]_i_1_n_0 ;
  wire \src_pid[0]_i_1_n_0 ;
  wire \src_pid[0]_i_2_n_0 ;
  wire \src_pid[1]_i_1_n_0 ;
  wire \src_pid[1]_i_2_n_0 ;
  wire \src_pid[2]_i_1_n_0 ;
  wire \src_pid[2]_i_2_n_0 ;
  wire \src_pid[3]_i_1_n_0 ;
  wire \src_pid[3]_i_2_n_0 ;
  wire \src_pid[4]_i_1_n_0 ;
  wire \src_pid[4]_i_2_n_0 ;
  wire \src_pid[5]_i_1_n_0 ;
  wire \src_pid[5]_i_2_n_0 ;
  wire \src_pid[6]_i_1_n_0 ;
  wire \src_pid[6]_i_2_n_0 ;
  wire \src_pid[7]_i_1_n_0 ;
  wire \src_pid[7]_i_2_n_0 ;
  wire \src_pid_reg_n_0_[0] ;
  wire \src_pid_reg_n_0_[1] ;
  wire \src_pid_reg_n_0_[2] ;
  wire \src_pid_reg_n_0_[3] ;
  wire \src_pid_reg_n_0_[4] ;
  wire \src_pid_reg_n_0_[5] ;
  wire \src_pid_reg_n_0_[6] ;
  wire \src_pid_reg_n_0_[7] ;
  wire synchronize_flag;
  wire synchronize_flag_i_10_n_0;
  wire synchronize_flag_i_11_n_0;
  wire synchronize_flag_i_12_n_0;
  wire synchronize_flag_i_14_n_0;
  wire synchronize_flag_i_15_n_0;
  wire synchronize_flag_i_16_n_0;
  wire synchronize_flag_i_17_n_0;
  wire synchronize_flag_i_19_n_0;
  wire synchronize_flag_i_20_n_0;
  wire synchronize_flag_i_21_n_0;
  wire synchronize_flag_i_22_n_0;
  wire synchronize_flag_i_24_n_0;
  wire synchronize_flag_i_25_n_0;
  wire synchronize_flag_i_26_n_0;
  wire synchronize_flag_i_27_n_0;
  wire synchronize_flag_i_29_n_0;
  wire synchronize_flag_i_30_n_0;
  wire synchronize_flag_i_31_n_0;
  wire synchronize_flag_i_32_n_0;
  wire synchronize_flag_i_34_n_0;
  wire synchronize_flag_i_35_n_0;
  wire synchronize_flag_i_36_n_0;
  wire synchronize_flag_i_37_n_0;
  wire synchronize_flag_i_39_n_0;
  wire synchronize_flag_i_40_n_0;
  wire synchronize_flag_i_41_n_0;
  wire synchronize_flag_i_42_n_0;
  wire synchronize_flag_i_44_n_0;
  wire synchronize_flag_i_45_n_0;
  wire synchronize_flag_i_46_n_0;
  wire synchronize_flag_i_47_n_0;
  wire synchronize_flag_i_49_n_0;
  wire synchronize_flag_i_50_n_0;
  wire synchronize_flag_i_51_n_0;
  wire synchronize_flag_i_52_n_0;
  wire synchronize_flag_i_53_n_0;
  wire synchronize_flag_i_54_n_0;
  wire synchronize_flag_i_55_n_0;
  wire synchronize_flag_i_56_n_0;
  wire synchronize_flag_i_5_n_0;
  wire synchronize_flag_i_6_n_0;
  wire synchronize_flag_i_7_n_0;
  wire synchronize_flag_i_9_n_0;
  wire synchronize_flag_reg_0;
  wire synchronize_flag_reg_i_13_n_0;
  wire synchronize_flag_reg_i_13_n_1;
  wire synchronize_flag_reg_i_13_n_2;
  wire synchronize_flag_reg_i_13_n_3;
  wire synchronize_flag_reg_i_18_n_0;
  wire synchronize_flag_reg_i_18_n_1;
  wire synchronize_flag_reg_i_18_n_2;
  wire synchronize_flag_reg_i_18_n_3;
  wire synchronize_flag_reg_i_23_n_0;
  wire synchronize_flag_reg_i_23_n_1;
  wire synchronize_flag_reg_i_23_n_2;
  wire synchronize_flag_reg_i_23_n_3;
  wire synchronize_flag_reg_i_28_n_0;
  wire synchronize_flag_reg_i_28_n_1;
  wire synchronize_flag_reg_i_28_n_2;
  wire synchronize_flag_reg_i_28_n_3;
  wire synchronize_flag_reg_i_33_n_0;
  wire synchronize_flag_reg_i_33_n_1;
  wire synchronize_flag_reg_i_33_n_2;
  wire synchronize_flag_reg_i_33_n_3;
  wire synchronize_flag_reg_i_38_n_0;
  wire synchronize_flag_reg_i_38_n_1;
  wire synchronize_flag_reg_i_38_n_2;
  wire synchronize_flag_reg_i_38_n_3;
  wire synchronize_flag_reg_i_3_n_2;
  wire synchronize_flag_reg_i_3_n_3;
  wire synchronize_flag_reg_i_43_n_0;
  wire synchronize_flag_reg_i_43_n_1;
  wire synchronize_flag_reg_i_43_n_2;
  wire synchronize_flag_reg_i_43_n_3;
  wire synchronize_flag_reg_i_48_n_0;
  wire synchronize_flag_reg_i_48_n_1;
  wire synchronize_flag_reg_i_48_n_2;
  wire synchronize_flag_reg_i_48_n_3;
  wire synchronize_flag_reg_i_4_n_0;
  wire synchronize_flag_reg_i_4_n_1;
  wire synchronize_flag_reg_i_4_n_2;
  wire synchronize_flag_reg_i_4_n_3;
  wire synchronize_flag_reg_i_8_n_0;
  wire synchronize_flag_reg_i_8_n_1;
  wire synchronize_flag_reg_i_8_n_2;
  wire synchronize_flag_reg_i_8_n_3;
  wire [30:0]timer;
  wire [0:3]toggle_address_cpu_side;
  wire [2:0]toggle_address_noc_side;
  wire \toggle_bits_cpu_side[0]_i_1_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_2_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_3_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_4_n_0 ;
  wire \toggle_bits_cpu_side[1]_i_1_n_0 ;
  wire \toggle_bits_cpu_side[1]_i_2_n_0 ;
  wire \toggle_bits_cpu_side[2]_i_1_n_0 ;
  wire \toggle_bits_cpu_side[2]_i_2_n_0 ;
  wire \toggle_bits_cpu_side[3]_i_1_n_0 ;
  wire \toggle_bits_cpu_side[3]_i_2_n_0 ;
  wire \toggle_bits_cpu_side_reg[0]_0 ;
  wire \toggle_bits_noc_side[0]_i_1_n_0 ;
  wire \toggle_bits_noc_side[0]_i_2_n_0 ;
  wire \toggle_bits_noc_side[0]_i_3_n_0 ;
  wire \toggle_bits_noc_side[1]_i_1_n_0 ;
  wire \toggle_bits_noc_side[1]_i_2_n_0 ;
  wire \toggle_bits_noc_side[1]_i_3_n_0 ;
  wire \toggle_bits_noc_side[2]_i_1_n_0 ;
  wire \toggle_bits_noc_side[2]_i_2_n_0 ;
  wire \toggle_bits_noc_side[3]_i_1_n_0 ;
  wire \toggle_bits_noc_side[3]_i_2_n_0 ;
  wire \toggle_bits_noc_side_reg[2]_0 ;
  wire [0:0]\toggle_bits_noc_side_reg[2]_1 ;
  wire [0:0]write_R;
  wire write_R_reg;
  wire write_R_reg_0;
  wire write_R_reg_1;
  wire write_R_reg_2;
  wire [3:3]\NLW_clock_tick_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_global_clock_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_heartbeat_generator.timer_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_heartbeat_generator.timer_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_70_O_UNCONNECTED ;
  wire [3:0]\NLW_heartbeat_generator.timer_reg[30]_i_8_O_UNCONNECTED ;
  wire [3:0]NLW_synchronize_flag_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_18_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_23_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_28_O_UNCONNECTED;
  wire [3:3]NLW_synchronize_flag_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_33_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_38_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_43_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_48_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_8_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h1154FFFF11540000)) 
    \FSM_sequential_xmit_state[0]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I3(out[1]),
        .I4(\FSM_sequential_xmit_state[2]_i_2_n_0 ),
        .I5(out[0]),
        .O(\FSM_sequential_xmit_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \FSM_sequential_xmit_state[0]_i_2 
       (.I0(p_5_in),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][32] ),
        .I4(\command_queue_mem_reg_n_0_[1][32] ),
        .I5(\command_queue_mem_reg_n_0_[2][32] ),
        .O(\FSM_sequential_xmit_state[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_xmit_state[1]_i_1 
       (.I0(\FSM_sequential_xmit_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_xmit_state[2]_i_2_n_0 ),
        .I2(out[1]),
        .O(\FSM_sequential_xmit_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00DD00FFDDDDFF0F)) 
    \FSM_sequential_xmit_state[1]_i_2 
       (.I0(\FSM_sequential_xmit_state[1]_i_3_n_0 ),
        .I1(\FSM_sequential_xmit_state[1]_i_4_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I3(out[1]),
        .I4(out[2]),
        .I5(out[0]),
        .O(\FSM_sequential_xmit_state[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_xmit_state[1]_i_3 
       (.I0(send_buffer_address[5]),
        .I1(send_buffer_address[6]),
        .I2(send_buffer_address[4]),
        .O(\FSM_sequential_xmit_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_xmit_state[1]_i_4 
       (.I0(send_buffer_address[1]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[3]),
        .I3(send_buffer_address[2]),
        .O(\FSM_sequential_xmit_state[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \FSM_sequential_xmit_state[2]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\FSM_sequential_xmit_state[2]_i_2_n_0 ),
        .I3(out[2]),
        .O(\FSM_sequential_xmit_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3333373403033734)) 
    \FSM_sequential_xmit_state[2]_i_2 
       (.I0(\delay[8]_i_4_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(MSG_type14_out),
        .I4(out[1]),
        .I5(read_R),
        .O(\FSM_sequential_xmit_state[2]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[1]_i_1_n_0 ),
        .Q(out[1]),
        .R(reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[2]_i_1_n_0 ),
        .Q(out[2]),
        .R(reset));
  LUT3 #(
    .INIT(8'h47)) 
    \Flit_id[0]_i_1 
       (.I0(\Flit_id_reg_n_0_[0] ),
        .I1(out[1]),
        .I2(\Flit_id[2]_i_4_n_0 ),
        .O(\Flit_id[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h909F9F909F90909F)) 
    \Flit_id[1]_i_1 
       (.I0(\Flit_id_reg_n_0_[0] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I4(\Flit_id[2]_i_4_n_0 ),
        .I5(\Flit_id[2]_i_3_n_0 ),
        .O(\Flit_id[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BBBBBB8B888888B)) 
    \Flit_id[2]_i_1 
       (.I0(\Flit_id[2]_i_2_n_0 ),
        .I1(out[1]),
        .I2(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I3(\Flit_id[2]_i_3_n_0 ),
        .I4(\Flit_id[2]_i_4_n_0 ),
        .I5(\Flit_id[2]_i_5_n_0 ),
        .O(\Flit_id[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \Flit_id[2]_i_2 
       (.I0(\Flit_id_reg_n_0_[1] ),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(\Flit_id_reg_n_0_[2] ),
        .O(\Flit_id[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_3 
       (.I0(\command_queue_mem_reg_n_0_[3][1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][1] ),
        .I4(\command_queue_mem_reg_n_0_[1][1] ),
        .I5(\command_queue_mem_reg_n_0_[2][1] ),
        .O(\Flit_id[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_4 
       (.I0(\command_queue_mem_reg_n_0_[3][0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][0] ),
        .I4(\command_queue_mem_reg_n_0_[1][0] ),
        .I5(\command_queue_mem_reg_n_0_[2][0] ),
        .O(\Flit_id[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_5 
       (.I0(\command_queue_mem_reg_n_0_[3][2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][2] ),
        .I4(\command_queue_mem_reg_n_0_[1][2] ),
        .I5(\command_queue_mem_reg_n_0_[2][2] ),
        .O(\Flit_id[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \Flit_id[3]_i_1 
       (.I0(\Flit_id_reg_n_0_[2] ),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(\Flit_id_reg_n_0_[1] ),
        .I3(\Flit_id_reg_n_0_[3] ),
        .I4(out[1]),
        .I5(\Flit_id[3]_i_2_n_0 ),
        .O(\Flit_id[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \Flit_id[3]_i_2 
       (.I0(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I1(\send_counter[3]_i_3_n_0 ),
        .I2(\Flit_id[2]_i_3_n_0 ),
        .I3(\Flit_id[2]_i_4_n_0 ),
        .I4(\Flit_id[2]_i_5_n_0 ),
        .O(\Flit_id[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \Flit_id[4]_i_2 
       (.I0(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I1(\outport[12]_i_3_n_0 ),
        .I2(\Flit_id[2]_i_5_n_0 ),
        .I3(\Flit_id[2]_i_4_n_0 ),
        .I4(\Flit_id[2]_i_3_n_0 ),
        .I5(\send_counter[3]_i_3_n_0 ),
        .O(\Flit_id[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \Flit_id[4]_i_3 
       (.I0(\Flit_id_reg_n_0_[3] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[2] ),
        .I4(\Flit_id_reg_n_0_[4] ),
        .O(\Flit_id[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF40F00FBF40FF00)) 
    \Flit_id[5]_i_2 
       (.I0(\outport[12]_i_2_n_0 ),
        .I1(\Flit_id[2]_i_4_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I3(\outport[13]_i_2_n_0 ),
        .I4(\outport[12]_i_3_n_0 ),
        .I5(\Flit_id[5]_i_4_n_0 ),
        .O(\Flit_id[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \Flit_id[5]_i_3 
       (.I0(\Flit_id_reg_n_0_[4] ),
        .I1(\Flit_id_reg_n_0_[2] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[1] ),
        .I4(\Flit_id_reg_n_0_[3] ),
        .I5(\Flit_id_reg_n_0_[5] ),
        .O(\Flit_id[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Flit_id[5]_i_4 
       (.I0(\send_counter[3]_i_3_n_0 ),
        .I1(\Flit_id[2]_i_3_n_0 ),
        .I2(\Flit_id[2]_i_4_n_0 ),
        .I3(\Flit_id[2]_i_5_n_0 ),
        .O(\Flit_id[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4410001000000000)) 
    \Flit_id[6]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(MSG_type14_out),
        .I3(out[0]),
        .I4(read_R),
        .I5(S_AXI_0_ARESETN),
        .O(\Flit_id[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \Flit_id[6]_i_2 
       (.I0(\Flit_id_reg_n_0_[5] ),
        .I1(\minusOp_inferred__1/i_/i__n_0 ),
        .I2(\Flit_id_reg_n_0_[6] ),
        .I3(out[1]),
        .I4(\Flit_id[6]_i_4_n_0 ),
        .O(\Flit_id[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \Flit_id[6]_i_3 
       (.I0(command_queue_read_i_1_n_0),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\dest_pid[7]_i_5_n_0 ),
        .I3(\dest_pid[7]_i_9_n_0 ),
        .I4(\src_buffer[0]_i_2_n_0 ),
        .O(MSG_type14_out));
  LUT6 #(
    .INIT(64'h7F80F00F7F80FF00)) 
    \Flit_id[6]_i_4 
       (.I0(\Flit_id[2]_i_4_n_0 ),
        .I1(\outport[13]_i_3_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I3(\Flit_id[6]_i_5_n_0 ),
        .I4(\outport[13]_i_2_n_0 ),
        .I5(\Flit_id[6]_i_6_n_0 ),
        .O(\Flit_id[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[6]_i_5 
       (.I0(\command_queue_mem_reg_n_0_[3][6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][6] ),
        .I4(\command_queue_mem_reg_n_0_[1][6] ),
        .I5(\command_queue_mem_reg_n_0_[2][6] ),
        .O(\Flit_id[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \Flit_id[6]_i_6 
       (.I0(\Flit_id[2]_i_5_n_0 ),
        .I1(\Flit_id[2]_i_4_n_0 ),
        .I2(\Flit_id[2]_i_3_n_0 ),
        .I3(\send_counter[3]_i_3_n_0 ),
        .I4(\outport[12]_i_3_n_0 ),
        .O(\Flit_id[6]_i_6_n_0 ));
  FDRE \Flit_id_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\Flit_id[6]_i_1_n_0 ),
        .D(\Flit_id[0]_i_1_n_0 ),
        .Q(\Flit_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \Flit_id_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\Flit_id[6]_i_1_n_0 ),
        .D(\Flit_id[1]_i_1_n_0 ),
        .Q(\Flit_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \Flit_id_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\Flit_id[6]_i_1_n_0 ),
        .D(\Flit_id[2]_i_1_n_0 ),
        .Q(\Flit_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \Flit_id_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\Flit_id[6]_i_1_n_0 ),
        .D(\Flit_id[3]_i_1_n_0 ),
        .Q(\Flit_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \Flit_id_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\Flit_id[6]_i_1_n_0 ),
        .D(\Flit_id_reg[4]_i_1_n_0 ),
        .Q(\Flit_id_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \Flit_id_reg[4]_i_1 
       (.I0(\Flit_id[4]_i_2_n_0 ),
        .I1(\Flit_id[4]_i_3_n_0 ),
        .O(\Flit_id_reg[4]_i_1_n_0 ),
        .S(out[1]));
  FDRE \Flit_id_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\Flit_id[6]_i_1_n_0 ),
        .D(\Flit_id_reg[5]_i_1_n_0 ),
        .Q(\Flit_id_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \Flit_id_reg[5]_i_1 
       (.I0(\Flit_id[5]_i_2_n_0 ),
        .I1(\Flit_id[5]_i_3_n_0 ),
        .O(\Flit_id_reg[5]_i_1_n_0 ),
        .S(out[1]));
  FDRE \Flit_id_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\Flit_id[6]_i_1_n_0 ),
        .D(\Flit_id[6]_i_2_n_0 ),
        .Q(\Flit_id_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000220A000A22)) 
    \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1 
       (.I0(p_31_out),
        .I1(S_AXI_0_AWADDR[0]),
        .I2(S_AXI_0_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[1]),
        .I5(S_AXI_0_ARADDR[1]),
        .O(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_recv_channels_1.recv_channel_info[1][Enable]_i_1 
       (.I0(p_31_out),
        .I1(S_AXI_0_AWADDR[1]),
        .I2(S_AXI_0_ARADDR[1]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[0]),
        .I5(S_AXI_0_ARADDR[0]),
        .O(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \G_recv_channels_1.recv_channel_info[1][Enable]_i_2 
       (.I0(S_AXI_0_AWADDR[7]),
        .I1(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I2(rni_chipselect6_out),
        .I3(slave_address[2]),
        .I4(slave_address[1]),
        .O(p_31_out));
  LUT6 #(
    .INIT(64'h00000088A000A088)) 
    \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1 
       (.I0(p_31_out),
        .I1(S_AXI_0_AWADDR[1]),
        .I2(S_AXI_0_ARADDR[1]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[0]),
        .I5(S_AXI_0_ARADDR[0]),
        .O(\recv_channel_info[2][Source] ));
  LUT6 #(
    .INIT(64'hA088A00000880000)) 
    \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1 
       (.I0(p_31_out),
        .I1(S_AXI_0_AWADDR[0]),
        .I2(S_AXI_0_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[1]),
        .I5(S_AXI_0_ARADDR[1]),
        .O(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Channel_type] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Enable] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\recv_address_reg[7]_1 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\recv_address_reg[7]_1 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(\recv_address_reg[7]_1 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[7]),
        .Q(\recv_address_reg[7]_1 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[8]),
        .Q(\recv_address_reg[7]_2 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[10]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\recv_address_reg[7]_2 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\recv_address_reg[7]_2 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[15]),
        .Q(\recv_address_reg[7]_2 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Channel_type] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Enable] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(Q[0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(Q[1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[8]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[10]),
        .Q(\recv_address_reg[8]_1 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\recv_address_reg[8]_1 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[14]),
        .Q(\recv_address_reg[8]_1 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Channel_type] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Enable] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\recv_address_reg[8]_3 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\recv_address_reg[8]_3 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(\recv_address_reg[8]_3 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\recv_address_reg[8]_3 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[8]),
        .Q(\recv_address_reg[8]_4 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[9]),
        .Q(\recv_address_reg[8]_4 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[10]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[11]),
        .Q(\recv_address_reg[8]_4 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Channel_type] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Enable] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\recv_address_reg[7]_4 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\recv_address_reg[7]_4 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(\recv_address_reg[7]_4 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\recv_address_reg[7]_4 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\recv_address_reg[7]_4 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[7]),
        .Q(\recv_address_reg[7]_4 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[8]),
        .Q(\recv_address_reg[7]_5 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[10]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\recv_address_reg[7]_5 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[14]),
        .Q(\recv_address_reg[7]_5 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [7]));
  LUT6 #(
    .INIT(64'h000000220A000A22)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_1__1 
       (.I0(p_33_out),
        .I1(S_AXI_0_AWADDR[0]),
        .I2(S_AXI_0_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[1]),
        .I5(S_AXI_0_ARADDR[1]),
        .O(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_2 
       (.I0(S_AXI_0_AWADDR[7]),
        .I1(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I2(rni_chipselect6_out),
        .I3(slave_address[1]),
        .I4(slave_address[2]),
        .O(p_33_out));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_3 
       (.I0(S_AXI_0_WVALID),
        .I1(S_AXI_0_AWVALID),
        .I2(axi_awready_reg_2),
        .I3(axi_wready_reg),
        .O(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_send_channels_1.send_channel_info[1][Enable]_i_1 
       (.I0(p_33_out),
        .I1(S_AXI_0_AWADDR[1]),
        .I2(S_AXI_0_ARADDR[1]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[0]),
        .I5(S_AXI_0_ARADDR[0]),
        .O(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000088A000A088)) 
    \G_send_channels_1.send_channel_info[2][Enable]_i_1 
       (.I0(p_33_out),
        .I1(S_AXI_0_AWADDR[1]),
        .I2(S_AXI_0_ARADDR[1]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[0]),
        .I5(S_AXI_0_ARADDR[0]),
        .O(\send_channel_info[2][Enable] ));
  LUT6 #(
    .INIT(64'hA088A00000880000)) 
    \G_send_channels_1.send_channel_info[3][Enable]_i_1 
       (.I0(p_33_out),
        .I1(S_AXI_0_AWADDR[0]),
        .I2(S_AXI_0_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[1]),
        .I5(S_AXI_0_ARADDR[1]),
        .O(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][EW][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][EW] ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Enable] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Enable]__0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][NS][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][NS] ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][EW][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Enable] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Enable]__0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][NS][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][EW][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Enable] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][NS][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][EW][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Enable] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][NS][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][7] 
       (.C(S_AXI_0_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0 ),
        .CLR(reset),
        .D(S_AXI_0_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    MSG_type_i_1
       (.I0(\src_buffer[1]_i_1_n_0 ),
        .I1(S_AXI_0_ARESETN),
        .I2(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I3(\send_counter_reg[0]_1 ),
        .O(MSG_type_i_1_n_0));
  FDRE MSG_type_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(MSG_type_i_1_n_0),
        .Q(\send_counter_reg[0]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_i_1
       (.I0(toggle_address_cpu_side[3]),
        .I1(toggle_address_cpu_side[2]),
        .I2(axi_awready_reg_3),
        .I3(toggle_address_cpu_side[1]),
        .I4(ADDRBWRADDR[2]),
        .I5(toggle_address_cpu_side[0]),
        .O(RAM_reg));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_3__0
       (.I0(S_AXI_0_AWADDR[6]),
        .I1(S_AXI_0_ARADDR[6]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg_2),
        .I5(axi_wready_reg),
        .O(slave_address[2]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_4__0
       (.I0(S_AXI_0_AWADDR[5]),
        .I1(S_AXI_0_ARADDR[5]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg_2),
        .I5(axi_wready_reg),
        .O(slave_address[1]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_9
       (.I0(S_AXI_0_AWADDR[0]),
        .I1(S_AXI_0_ARADDR[0]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg_2),
        .I5(axi_wready_reg),
        .O(slave_address[0]));
  FDRE \channel_nr_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(write_R_reg),
        .Q(\channel_nr_reg[2]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \channel_status[0][0]_i_1 
       (.I0(\channel_status[0][1]_i_2_n_0 ),
        .I1(\channel_status[0][1]_i_3_n_0 ),
        .I2(\channel_status[0][1]_i_4_n_0 ),
        .I3(\channel_status[0][1]_i_5_n_0 ),
        .I4(\channel_status_reg[0]__0 [0]),
        .O(\channel_status[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \channel_status[0][1]_i_1 
       (.I0(\channel_status[0][1]_i_2_n_0 ),
        .I1(\channel_status[0][1]_i_3_n_0 ),
        .I2(\channel_status[0][1]_i_4_n_0 ),
        .I3(\channel_status[0][1]_i_5_n_0 ),
        .I4(\channel_status_reg[0]__0 [1]),
        .O(\channel_status[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \channel_status[0][1]_i_2 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[0]),
        .I4(\channel_status_reg[1][1]_0 ),
        .O(\channel_status[0][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \channel_status[0][1]_i_3 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\channel_status[0][1]_i_6_n_0 ),
        .I2(toggle_address_cpu_side[0]),
        .I3(S_AXI_0_WDATA[0]),
        .I4(S_AXI_0_WDATA[1]),
        .O(\channel_status[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \channel_status[0][1]_i_4 
       (.I0(write_R_reg_2),
        .I1(mem_address[0]),
        .I2(\channel_status_reg[1][1]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[1]),
        .I5(\channel_nr_reg[2]_0 ),
        .O(\channel_status[0][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F88F8F88888)) 
    \channel_status[0][1]_i_5 
       (.I0(\recv_state_reg[0]_0 ),
        .I1(\channel_status[0][1]_i_8_n_0 ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(slave_irq0_2),
        .I4(\channel_status[0][1]_i_9_n_0 ),
        .I5(toggle_address_cpu_side[0]),
        .O(\channel_status[0][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \channel_status[0][1]_i_6 
       (.I0(synchronize_flag_reg_0),
        .I1(S_AXI_0_WVALID),
        .I2(S_AXI_0_AWVALID),
        .I3(axi_awready_reg_2),
        .I4(axi_wready_reg),
        .I5(rni_chipselect6_out),
        .O(\channel_status[0][1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[0][1]_i_8 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .O(\channel_status[0][1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \channel_status[0][1]_i_9 
       (.I0(S_AXI_0_WDATA[1]),
        .I1(S_AXI_0_WDATA[0]),
        .I2(toggle_address_cpu_side[0]),
        .I3(\channel_status[0][1]_i_6_n_0 ),
        .O(\channel_status[0][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \channel_status[1][0]_i_1 
       (.I0(\channel_status[1][1]_i_2_n_0 ),
        .I1(\channel_status[1][0]_i_2_n_0 ),
        .I2(\channel_status[1][0]_i_3_n_0 ),
        .I3(\channel_status_reg[1][0]_0 ),
        .I4(\channel_status[1][1]_i_5_n_0 ),
        .I5(\channel_status_reg[1]__0 [0]),
        .O(\channel_status[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \channel_status[1][0]_i_2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(mem_address[1]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[0]),
        .O(\channel_status[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \channel_status[1][0]_i_3 
       (.I0(\channel_nr_reg[2]_0 ),
        .I1(mem_address[0]),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(\channel_status_reg[1][1]_0 ),
        .I5(write_R),
        .O(\channel_status[1][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h101F101F303F3030)) 
    \channel_status[1][0]_i_4 
       (.I0(\interrupt[1]_i_2_n_0 ),
        .I1(\channel_status[1][0]_i_5_n_0 ),
        .I2(mem_address[1]),
        .I3(\toggle_bits_noc_side[1]_i_3_n_0 ),
        .I4(\toggle_bits_noc_side[0]_i_3_n_0 ),
        .I5(mem_address[0]),
        .O(\channel_status_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \channel_status[1][0]_i_5 
       (.I0(mem_address[0]),
        .I1(\recv_counter[2][6]_i_4_n_0 ),
        .I2(\recv_counter_reg[2]__0 [1]),
        .I3(\recv_counter_reg[2]__0 [2]),
        .I4(\recv_counter_reg[2]__0 [0]),
        .I5(\recv_counter_reg[2]__0 [6]),
        .O(\channel_status[1][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[1][1]_i_1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[1][1]_i_2_n_0 ),
        .I2(\channel_status[1][1]_i_3_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[1][1]_i_5_n_0 ),
        .I5(\channel_status_reg[1]__0 [1]),
        .O(\channel_status[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB000000FF00)) 
    \channel_status[1][1]_i_2 
       (.I0(S_AXI_0_WDATA[1]),
        .I1(S_AXI_0_WDATA[0]),
        .I2(\channel_status[0][1]_i_6_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[1]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\channel_status[1][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \channel_status[1][1]_i_3 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .O(\channel_status[1][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5D55FFFFFFFF)) 
    \channel_status[1][1]_i_5 
       (.I0(\channel_status[1][1]_i_6_n_0 ),
        .I1(toggle_address_cpu_side[1]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I3(slave_irq0_2),
        .I4(\channel_status[1][0]_i_2_n_0 ),
        .I5(\channel_status[1][1]_i_7_n_0 ),
        .O(\channel_status[1][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \channel_status[1][1]_i_6 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[0]),
        .I4(write_R_reg_2),
        .O(\channel_status[1][1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \channel_status[1][1]_i_7 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\channel_status[0][1]_i_6_n_0 ),
        .I2(S_AXI_0_WDATA[0]),
        .I3(S_AXI_0_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\channel_status[1][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \channel_status[2][0]_i_1 
       (.I0(\channel_status[2][0]_i_2_n_0 ),
        .I1(\channel_status_reg[2][0]_0 ),
        .I2(\channel_status[2][1]_i_2_n_0 ),
        .I3(\channel_status[2][0]_i_3_n_0 ),
        .I4(\channel_status[2][1]_i_4_n_0 ),
        .I5(\channel_status_reg[2]__0 [0]),
        .O(\channel_status[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \channel_status[2][0]_i_2 
       (.I0(\channel_nr_reg[2]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_status_reg[1][0]_0 ),
        .O(\channel_status[2][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \channel_status[2][0]_i_3 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(mem_address[0]),
        .I3(\channel_nr_reg[2]_0 ),
        .I4(mem_address[1]),
        .O(\channel_status[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[2][1]_i_1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[2][1]_i_2_n_0 ),
        .I2(\channel_status[2][1]_i_3_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[2][1]_i_4_n_0 ),
        .I5(\channel_status_reg[2]__0 [1]),
        .O(\channel_status[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB000000FF00)) 
    \channel_status[2][1]_i_2 
       (.I0(S_AXI_0_WDATA[0]),
        .I1(S_AXI_0_WDATA[1]),
        .I2(\channel_status[0][1]_i_6_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[2]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[2][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \channel_status[2][1]_i_3 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[0]),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[2][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5D55FFFFFFFF)) 
    \channel_status[2][1]_i_4 
       (.I0(\channel_status[2][1]_i_5_n_0 ),
        .I1(toggle_address_cpu_side[2]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I3(slave_irq0_2),
        .I4(\channel_status[2][0]_i_3_n_0 ),
        .I5(\channel_status[2][1]_i_6_n_0 ),
        .O(\channel_status[2][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \channel_status[2][1]_i_5 
       (.I0(recv_buffer_write_reg_0),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .I4(write_R_reg_2),
        .O(\channel_status[2][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \channel_status[2][1]_i_6 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\channel_status[0][1]_i_6_n_0 ),
        .I2(S_AXI_0_WDATA[1]),
        .I3(S_AXI_0_WDATA[0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[2][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \channel_status[3][0]_i_1 
       (.I0(\channel_status[3][0]_i_2_n_0 ),
        .I1(\channel_status[3][1]_i_2_n_0 ),
        .I2(\channel_status[3][1]_i_3_n_0 ),
        .I3(\channel_status[3][1]_i_5_n_0 ),
        .I4(\channel_status_reg[3]__0 [0]),
        .O(\channel_status[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \channel_status[3][0]_i_2 
       (.I0(\channel_status[2][0]_i_2_n_0 ),
        .I1(write_R),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(mem_address[1]),
        .O(\channel_status[3][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF1FFF100)) 
    \channel_status[3][1]_i_1 
       (.I0(\channel_status[3][1]_i_2_n_0 ),
        .I1(\channel_status[3][1]_i_3_n_0 ),
        .I2(\channel_status[3][1]_i_4_n_0 ),
        .I3(\channel_status[3][1]_i_5_n_0 ),
        .I4(\channel_status_reg[3]__0 [1]),
        .O(\channel_status[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \channel_status[3][1]_i_2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[0]),
        .O(\channel_status[3][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF08FFFFFF00FF)) 
    \channel_status[3][1]_i_3 
       (.I0(S_AXI_0_WDATA[1]),
        .I1(S_AXI_0_WDATA[0]),
        .I2(\channel_status[0][1]_i_6_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[3]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[3][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \channel_status[3][1]_i_4 
       (.I0(write_R_reg_2),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .I5(\channel_nr_reg[2]_0 ),
        .O(\channel_status[3][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    \channel_status[3][1]_i_5 
       (.I0(\channel_status[3][1]_i_6_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[3][1]_i_7_n_0 ),
        .I3(slave_irq0_2),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\channel_status[3][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \channel_status[3][1]_i_6 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(mem_address[1]),
        .I3(\channel_nr_reg[2]_0 ),
        .O(\channel_status[3][1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \channel_status[3][1]_i_7 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\channel_status[0][1]_i_6_n_0 ),
        .I2(S_AXI_0_WDATA[0]),
        .I3(S_AXI_0_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[3][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[4][0]_i_1 
       (.I0(\channel_status[4][0]_i_2_n_0 ),
        .I1(\channel_status[4][0]_i_3_n_0 ),
        .I2(\channel_status[4][1]_i_4_n_0 ),
        .I3(\channel_status[4][0]_i_4_n_0 ),
        .I4(\channel_status_reg[4]__0 [0]),
        .O(\channel_status[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \channel_status[4][0]_i_2 
       (.I0(\channel_status[4][0]_i_5_n_0 ),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[0]),
        .I4(write_R),
        .O(\channel_status[4][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \channel_status[4][0]_i_3 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(S_AXI_0_WDATA[0]),
        .I2(S_AXI_0_WDATA[1]),
        .I3(toggle_address_cpu_side[0]),
        .I4(\channel_status[0][1]_i_6_n_0 ),
        .O(\channel_status[4][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F5FFFF5755)) 
    \channel_status[4][0]_i_4 
       (.I0(\channel_status[4][1]_i_2_n_0 ),
        .I1(toggle_address_cpu_side[0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(slave_irq0_2),
        .I4(\channel_status[4][1]_i_4_n_0 ),
        .I5(\channel_status[4][1]_i_5_n_0 ),
        .O(\channel_status[4][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \channel_status[4][0]_i_5 
       (.I0(mem_address[1]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_status_reg[1][0]_0 ),
        .O(\channel_status[4][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h050F0707050D0505)) 
    \channel_status[4][1]_i_1 
       (.I0(\channel_status[4][1]_i_2_n_0 ),
        .I1(\channel_status[4][1]_i_3_n_0 ),
        .I2(\channel_status[4][1]_i_4_n_0 ),
        .I3(\channel_status[4][1]_i_5_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I5(\channel_status_reg[4]__0 [1]),
        .O(\channel_status[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \channel_status[4][1]_i_2 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[0]),
        .I3(mem_address[1]),
        .I4(write_R_reg_2),
        .O(\channel_status[4][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[4][1]_i_3 
       (.I0(old_heartbeat_0),
        .I1(old_GlobalSync_reg_0),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(toggle_address_cpu_side[0]),
        .O(\channel_status[4][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \channel_status[4][1]_i_4 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[0]),
        .I4(mem_address[1]),
        .O(\channel_status[4][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[4][1]_i_5 
       (.I0(\channel_status[0][1]_i_6_n_0 ),
        .I1(toggle_address_cpu_side[0]),
        .I2(S_AXI_0_WDATA[1]),
        .I3(S_AXI_0_WDATA[0]),
        .O(\channel_status[4][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[5][0]_i_1 
       (.I0(\channel_status[5][0]_i_2_n_0 ),
        .I1(\channel_status[5][1]_i_2_n_0 ),
        .I2(\channel_status[5][0]_i_3_n_0 ),
        .I3(\channel_status[5][1]_i_4_n_0 ),
        .I4(\channel_status_reg[5]__0 [0]),
        .O(\channel_status[5][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \channel_status[5][0]_i_2 
       (.I0(\channel_status[4][0]_i_5_n_0 ),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(write_R),
        .I4(mem_address[0]),
        .O(\channel_status[5][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \channel_status[5][0]_i_3 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .O(\channel_status[5][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[5][1]_i_1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[5][1]_i_2_n_0 ),
        .I2(\channel_status[5][1]_i_3_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[5][1]_i_4_n_0 ),
        .I5(\channel_status_reg[5]__0 [1]),
        .O(\channel_status[5][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FF00FF000000)) 
    \channel_status[5][1]_i_2 
       (.I0(S_AXI_0_WDATA[1]),
        .I1(S_AXI_0_WDATA[0]),
        .I2(\channel_status[0][1]_i_6_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[1]),
        .O(\channel_status[5][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \channel_status[5][1]_i_3 
       (.I0(mem_address[0]),
        .I1(mem_address[1]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[5][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5755FFFFFFFF)) 
    \channel_status[5][1]_i_4 
       (.I0(\channel_status[5][1]_i_5_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(toggle_address_cpu_side[1]),
        .I3(slave_irq0_2),
        .I4(\channel_status[5][0]_i_3_n_0 ),
        .I5(\channel_status[5][1]_i_6__0_n_0 ),
        .O(\channel_status[5][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \channel_status[5][1]_i_5 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(write_R_reg_2),
        .O(\channel_status[5][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \channel_status[5][1]_i_6__0 
       (.I0(\channel_status[0][1]_i_6_n_0 ),
        .I1(S_AXI_0_WDATA[0]),
        .I2(S_AXI_0_WDATA[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[1]),
        .O(\channel_status[5][1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA80000)) 
    \channel_status[6][0]_i_1 
       (.I0(\channel_status[6][0]_i_2_n_0 ),
        .I1(\channel_status_reg[1][0]_0 ),
        .I2(\channel_status_reg[2][0]_0 ),
        .I3(\channel_status[6][0]_i_3_n_0 ),
        .I4(\channel_status[6][1]_i_3_n_0 ),
        .I5(\channel_status_reg[6]__0 [0]),
        .O(\channel_status[6][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \channel_status[6][0]_i_2 
       (.I0(\channel_status[6][1]_i_4_n_0 ),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_nr_reg[2]_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\channel_status_reg[1][1]_0 ),
        .O(\channel_status[6][0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_status[6][0]_i_3 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .O(\channel_status[6][0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_status[6][1]_i_1 
       (.I0(\channel_status[6][1]_i_2_n_0 ),
        .I1(\channel_status[6][1]_i_3_n_0 ),
        .I2(\channel_status_reg[6]__0 [1]),
        .O(\channel_status[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEA2AAAAAAA2)) 
    \channel_status[6][1]_i_2 
       (.I0(\channel_status[6][1]_i_4_n_0 ),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[6][0]_i_3_n_0 ),
        .I5(write_R_reg_2),
        .O(\channel_status[6][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4FFF4F)) 
    \channel_status[6][1]_i_3 
       (.I0(\channel_status[6][1]_i_5_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[6][1]_i_6__0_n_0 ),
        .I3(slave_irq0_2),
        .I4(toggle_address_cpu_side[2]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[6][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FF00FF000000)) 
    \channel_status[6][1]_i_4 
       (.I0(S_AXI_0_WDATA[0]),
        .I1(S_AXI_0_WDATA[1]),
        .I2(\channel_status[0][1]_i_6_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[2]),
        .O(\channel_status[6][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \channel_status[6][1]_i_5 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[6][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \channel_status[6][1]_i_6__0 
       (.I0(\channel_status[0][1]_i_6_n_0 ),
        .I1(S_AXI_0_WDATA[1]),
        .I2(S_AXI_0_WDATA[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[2]),
        .O(\channel_status[6][1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h4CFCFFFF4CFC0000)) 
    \channel_status[7][0]_i_1 
       (.I0(write_R_reg_2),
        .I1(\channel_status[7][0]_i_2_n_0 ),
        .I2(\channel_status[7][0]_i_3_n_0 ),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[7][1]_i_3_n_0 ),
        .I5(\channel_status_reg[7]__0 [0]),
        .O(\channel_status[7][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF700FF00FF000000)) 
    \channel_status[7][0]_i_2 
       (.I0(S_AXI_0_WDATA[1]),
        .I1(S_AXI_0_WDATA[0]),
        .I2(\channel_status[0][1]_i_6_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\channel_status[7][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \channel_status[7][0]_i_3 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[7][0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_status[7][1]_i_1 
       (.I0(\channel_status[7][1]_i_2_n_0 ),
        .I1(\channel_status[7][1]_i_3_n_0 ),
        .I2(\channel_status_reg[7]__0 [1]),
        .O(\channel_status[7][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF3F00008000)) 
    \channel_status[7][1]_i_2 
       (.I0(write_R_reg_2),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[6][0]_i_3_n_0 ),
        .I5(\channel_status[7][0]_i_2_n_0 ),
        .O(\channel_status[7][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8FFF8)) 
    \channel_status[7][1]_i_3 
       (.I0(\channel_status[7][0]_i_3_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[7][1]_i_4_n_0 ),
        .I3(slave_irq0_2),
        .I4(toggle_address_cpu_side[3]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[7][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \channel_status[7][1]_i_4 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\channel_status[0][1]_i_6_n_0 ),
        .I2(S_AXI_0_WDATA[0]),
        .I3(S_AXI_0_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[7][1]_i_4_n_0 ));
  FDCE \channel_status_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[0][0]_i_1_n_0 ),
        .Q(\channel_status_reg[0]__0 [0]));
  FDCE \channel_status_reg[0][1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[0][1]_i_1_n_0 ),
        .Q(\channel_status_reg[0]__0 [1]));
  FDCE \channel_status_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[1][0]_i_1_n_0 ),
        .Q(\channel_status_reg[1]__0 [0]));
  FDCE \channel_status_reg[1][1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[1][1]_i_1_n_0 ),
        .Q(\channel_status_reg[1]__0 [1]));
  FDCE \channel_status_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[2][0]_i_1_n_0 ),
        .Q(\channel_status_reg[2]__0 [0]));
  FDCE \channel_status_reg[2][1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[2][1]_i_1_n_0 ),
        .Q(\channel_status_reg[2]__0 [1]));
  FDCE \channel_status_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[3][0]_i_1_n_0 ),
        .Q(\channel_status_reg[3]__0 [0]));
  FDCE \channel_status_reg[3][1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[3][1]_i_1_n_0 ),
        .Q(\channel_status_reg[3]__0 [1]));
  FDCE \channel_status_reg[4][0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[4][0]_i_1_n_0 ),
        .Q(\channel_status_reg[4]__0 [0]));
  FDCE \channel_status_reg[4][1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[4][1]_i_1_n_0 ),
        .Q(\channel_status_reg[4]__0 [1]));
  FDCE \channel_status_reg[5][0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[5][0]_i_1_n_0 ),
        .Q(\channel_status_reg[5]__0 [0]));
  FDCE \channel_status_reg[5][1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[5][1]_i_1_n_0 ),
        .Q(\channel_status_reg[5]__0 [1]));
  FDCE \channel_status_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[6][0]_i_1_n_0 ),
        .Q(\channel_status_reg[6]__0 [0]));
  FDCE \channel_status_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[6][1]_i_1_n_0 ),
        .Q(\channel_status_reg[6]__0 [1]));
  FDCE \channel_status_reg[7][0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[7][0]_i_1_n_0 ),
        .Q(\channel_status_reg[7]__0 [0]));
  FDCE \channel_status_reg[7][1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\channel_status[7][1]_i_1_n_0 ),
        .Q(\channel_status_reg[7]__0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_2 
       (.I0(clock_tick_reg[3]),
        .O(\clock_tick[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_3 
       (.I0(clock_tick_reg[2]),
        .O(\clock_tick[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_4 
       (.I0(clock_tick_reg[1]),
        .O(\clock_tick[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clock_tick[0]_i_5 
       (.I0(clock_tick_reg[0]),
        .O(\clock_tick[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_2 
       (.I0(clock_tick_reg[15]),
        .O(\clock_tick[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_3 
       (.I0(clock_tick_reg[14]),
        .O(\clock_tick[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_4 
       (.I0(clock_tick_reg[13]),
        .O(\clock_tick[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_5 
       (.I0(clock_tick_reg[12]),
        .O(\clock_tick[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_2 
       (.I0(clock_tick_reg[19]),
        .O(\clock_tick[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_3 
       (.I0(clock_tick_reg[18]),
        .O(\clock_tick[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_4 
       (.I0(clock_tick_reg[17]),
        .O(\clock_tick[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_5 
       (.I0(clock_tick_reg[16]),
        .O(\clock_tick[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_2 
       (.I0(clock_tick_reg[23]),
        .O(\clock_tick[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_3 
       (.I0(clock_tick_reg[22]),
        .O(\clock_tick[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_4 
       (.I0(clock_tick_reg[21]),
        .O(\clock_tick[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_5 
       (.I0(clock_tick_reg[20]),
        .O(\clock_tick[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_2 
       (.I0(clock_tick_reg[27]),
        .O(\clock_tick[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_3 
       (.I0(clock_tick_reg[26]),
        .O(\clock_tick[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_4 
       (.I0(clock_tick_reg[25]),
        .O(\clock_tick[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_5 
       (.I0(clock_tick_reg[24]),
        .O(\clock_tick[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_2 
       (.I0(clock_tick_reg[31]),
        .O(\clock_tick[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_3 
       (.I0(clock_tick_reg[30]),
        .O(\clock_tick[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_4 
       (.I0(clock_tick_reg[29]),
        .O(\clock_tick[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_5 
       (.I0(clock_tick_reg[28]),
        .O(\clock_tick[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_2 
       (.I0(clock_tick_reg[7]),
        .O(\clock_tick[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_3 
       (.I0(clock_tick_reg[6]),
        .O(\clock_tick[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_4 
       (.I0(clock_tick_reg[5]),
        .O(\clock_tick[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_5 
       (.I0(clock_tick_reg[4]),
        .O(\clock_tick[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_2 
       (.I0(clock_tick_reg[11]),
        .O(\clock_tick[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_3 
       (.I0(clock_tick_reg[10]),
        .O(\clock_tick[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_4 
       (.I0(clock_tick_reg[9]),
        .O(\clock_tick[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_5 
       (.I0(clock_tick_reg[8]),
        .O(\clock_tick[8]_i_5_n_0 ));
  FDCE \clock_tick_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[0]_i_1_n_7 ),
        .Q(clock_tick_reg[0]));
  CARRY4 \clock_tick_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\clock_tick_reg[0]_i_1_n_0 ,\clock_tick_reg[0]_i_1_n_1 ,\clock_tick_reg[0]_i_1_n_2 ,\clock_tick_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\clock_tick_reg[0]_i_1_n_4 ,\clock_tick_reg[0]_i_1_n_5 ,\clock_tick_reg[0]_i_1_n_6 ,\clock_tick_reg[0]_i_1_n_7 }),
        .S({\clock_tick[0]_i_2_n_0 ,\clock_tick[0]_i_3_n_0 ,\clock_tick[0]_i_4_n_0 ,\clock_tick[0]_i_5_n_0 }));
  FDCE \clock_tick_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[8]_i_1_n_5 ),
        .Q(clock_tick_reg[10]));
  FDCE \clock_tick_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[8]_i_1_n_4 ),
        .Q(clock_tick_reg[11]));
  FDCE \clock_tick_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[12]_i_1_n_7 ),
        .Q(clock_tick_reg[12]));
  CARRY4 \clock_tick_reg[12]_i_1 
       (.CI(\clock_tick_reg[8]_i_1_n_0 ),
        .CO({\clock_tick_reg[12]_i_1_n_0 ,\clock_tick_reg[12]_i_1_n_1 ,\clock_tick_reg[12]_i_1_n_2 ,\clock_tick_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[12]_i_1_n_4 ,\clock_tick_reg[12]_i_1_n_5 ,\clock_tick_reg[12]_i_1_n_6 ,\clock_tick_reg[12]_i_1_n_7 }),
        .S({\clock_tick[12]_i_2_n_0 ,\clock_tick[12]_i_3_n_0 ,\clock_tick[12]_i_4_n_0 ,\clock_tick[12]_i_5_n_0 }));
  FDCE \clock_tick_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[12]_i_1_n_6 ),
        .Q(clock_tick_reg[13]));
  FDCE \clock_tick_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[12]_i_1_n_5 ),
        .Q(clock_tick_reg[14]));
  FDCE \clock_tick_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[12]_i_1_n_4 ),
        .Q(clock_tick_reg[15]));
  FDCE \clock_tick_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[16]_i_1_n_7 ),
        .Q(clock_tick_reg[16]));
  CARRY4 \clock_tick_reg[16]_i_1 
       (.CI(\clock_tick_reg[12]_i_1_n_0 ),
        .CO({\clock_tick_reg[16]_i_1_n_0 ,\clock_tick_reg[16]_i_1_n_1 ,\clock_tick_reg[16]_i_1_n_2 ,\clock_tick_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[16]_i_1_n_4 ,\clock_tick_reg[16]_i_1_n_5 ,\clock_tick_reg[16]_i_1_n_6 ,\clock_tick_reg[16]_i_1_n_7 }),
        .S({\clock_tick[16]_i_2_n_0 ,\clock_tick[16]_i_3_n_0 ,\clock_tick[16]_i_4_n_0 ,\clock_tick[16]_i_5_n_0 }));
  FDCE \clock_tick_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[16]_i_1_n_6 ),
        .Q(clock_tick_reg[17]));
  FDCE \clock_tick_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[16]_i_1_n_5 ),
        .Q(clock_tick_reg[18]));
  FDCE \clock_tick_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[16]_i_1_n_4 ),
        .Q(clock_tick_reg[19]));
  FDCE \clock_tick_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[0]_i_1_n_6 ),
        .Q(clock_tick_reg[1]));
  FDCE \clock_tick_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[20]_i_1_n_7 ),
        .Q(clock_tick_reg[20]));
  CARRY4 \clock_tick_reg[20]_i_1 
       (.CI(\clock_tick_reg[16]_i_1_n_0 ),
        .CO({\clock_tick_reg[20]_i_1_n_0 ,\clock_tick_reg[20]_i_1_n_1 ,\clock_tick_reg[20]_i_1_n_2 ,\clock_tick_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[20]_i_1_n_4 ,\clock_tick_reg[20]_i_1_n_5 ,\clock_tick_reg[20]_i_1_n_6 ,\clock_tick_reg[20]_i_1_n_7 }),
        .S({\clock_tick[20]_i_2_n_0 ,\clock_tick[20]_i_3_n_0 ,\clock_tick[20]_i_4_n_0 ,\clock_tick[20]_i_5_n_0 }));
  FDCE \clock_tick_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[20]_i_1_n_6 ),
        .Q(clock_tick_reg[21]));
  FDCE \clock_tick_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[20]_i_1_n_5 ),
        .Q(clock_tick_reg[22]));
  FDCE \clock_tick_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[20]_i_1_n_4 ),
        .Q(clock_tick_reg[23]));
  FDCE \clock_tick_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[24]_i_1_n_7 ),
        .Q(clock_tick_reg[24]));
  CARRY4 \clock_tick_reg[24]_i_1 
       (.CI(\clock_tick_reg[20]_i_1_n_0 ),
        .CO({\clock_tick_reg[24]_i_1_n_0 ,\clock_tick_reg[24]_i_1_n_1 ,\clock_tick_reg[24]_i_1_n_2 ,\clock_tick_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[24]_i_1_n_4 ,\clock_tick_reg[24]_i_1_n_5 ,\clock_tick_reg[24]_i_1_n_6 ,\clock_tick_reg[24]_i_1_n_7 }),
        .S({\clock_tick[24]_i_2_n_0 ,\clock_tick[24]_i_3_n_0 ,\clock_tick[24]_i_4_n_0 ,\clock_tick[24]_i_5_n_0 }));
  FDCE \clock_tick_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[24]_i_1_n_6 ),
        .Q(clock_tick_reg[25]));
  FDCE \clock_tick_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[24]_i_1_n_5 ),
        .Q(clock_tick_reg[26]));
  FDCE \clock_tick_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[24]_i_1_n_4 ),
        .Q(clock_tick_reg[27]));
  FDCE \clock_tick_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[28]_i_1_n_7 ),
        .Q(clock_tick_reg[28]));
  CARRY4 \clock_tick_reg[28]_i_1 
       (.CI(\clock_tick_reg[24]_i_1_n_0 ),
        .CO({\NLW_clock_tick_reg[28]_i_1_CO_UNCONNECTED [3],\clock_tick_reg[28]_i_1_n_1 ,\clock_tick_reg[28]_i_1_n_2 ,\clock_tick_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[28]_i_1_n_4 ,\clock_tick_reg[28]_i_1_n_5 ,\clock_tick_reg[28]_i_1_n_6 ,\clock_tick_reg[28]_i_1_n_7 }),
        .S({\clock_tick[28]_i_2_n_0 ,\clock_tick[28]_i_3_n_0 ,\clock_tick[28]_i_4_n_0 ,\clock_tick[28]_i_5_n_0 }));
  FDCE \clock_tick_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[28]_i_1_n_6 ),
        .Q(clock_tick_reg[29]));
  FDCE \clock_tick_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[0]_i_1_n_5 ),
        .Q(clock_tick_reg[2]));
  FDCE \clock_tick_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[28]_i_1_n_5 ),
        .Q(clock_tick_reg[30]));
  FDCE \clock_tick_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[28]_i_1_n_4 ),
        .Q(clock_tick_reg[31]));
  FDCE \clock_tick_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[0]_i_1_n_4 ),
        .Q(clock_tick_reg[3]));
  FDCE \clock_tick_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[4]_i_1_n_7 ),
        .Q(clock_tick_reg[4]));
  CARRY4 \clock_tick_reg[4]_i_1 
       (.CI(\clock_tick_reg[0]_i_1_n_0 ),
        .CO({\clock_tick_reg[4]_i_1_n_0 ,\clock_tick_reg[4]_i_1_n_1 ,\clock_tick_reg[4]_i_1_n_2 ,\clock_tick_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[4]_i_1_n_4 ,\clock_tick_reg[4]_i_1_n_5 ,\clock_tick_reg[4]_i_1_n_6 ,\clock_tick_reg[4]_i_1_n_7 }),
        .S({\clock_tick[4]_i_2_n_0 ,\clock_tick[4]_i_3_n_0 ,\clock_tick[4]_i_4_n_0 ,\clock_tick[4]_i_5_n_0 }));
  FDCE \clock_tick_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[4]_i_1_n_6 ),
        .Q(clock_tick_reg[5]));
  FDCE \clock_tick_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[4]_i_1_n_5 ),
        .Q(clock_tick_reg[6]));
  FDCE \clock_tick_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[4]_i_1_n_4 ),
        .Q(clock_tick_reg[7]));
  FDCE \clock_tick_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[8]_i_1_n_7 ),
        .Q(clock_tick_reg[8]));
  CARRY4 \clock_tick_reg[8]_i_1 
       (.CI(\clock_tick_reg[4]_i_1_n_0 ),
        .CO({\clock_tick_reg[8]_i_1_n_0 ,\clock_tick_reg[8]_i_1_n_1 ,\clock_tick_reg[8]_i_1_n_2 ,\clock_tick_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[8]_i_1_n_4 ,\clock_tick_reg[8]_i_1_n_5 ,\clock_tick_reg[8]_i_1_n_6 ,\clock_tick_reg[8]_i_1_n_7 }),
        .S({\clock_tick[8]_i_2_n_0 ,\clock_tick[8]_i_3_n_0 ,\clock_tick[8]_i_4_n_0 ,\clock_tick[8]_i_5_n_0 }));
  FDCE \clock_tick_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\clock_tick_reg[8]_i_1_n_6 ),
        .Q(clock_tick_reg[9]));
  LUT6 #(
    .INIT(64'h00007FFF8000FFFF)) 
    \command_queue_in[32]_i_1 
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg_2),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_ARADDR[1]),
        .I5(S_AXI_0_AWADDR[1]),
        .O(\command_queue_in[32]_i_1_n_0 ));
  FDCE \command_queue_in_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[0]),
        .Q(\command_queue_in_reg_n_0_[0] ));
  FDCE \command_queue_in_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[12]),
        .Q(\command_queue_in_reg_n_0_[12] ));
  FDCE \command_queue_in_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[13]),
        .Q(\command_queue_in_reg_n_0_[13] ));
  FDCE \command_queue_in_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[1]),
        .Q(\command_queue_in_reg_n_0_[1] ));
  FDCE \command_queue_in_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[24]),
        .Q(\command_queue_in_reg_n_0_[24] ));
  FDCE \command_queue_in_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[28]),
        .Q(\command_queue_in_reg_n_0_[28] ));
  FDCE \command_queue_in_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[2]),
        .Q(\command_queue_in_reg_n_0_[2] ));
  FDCE \command_queue_in_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(\command_queue_in[32]_i_1_n_0 ),
        .Q(\command_queue_in_reg_n_0_[32] ));
  FDCE \command_queue_in_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[3]),
        .Q(\command_queue_in_reg_n_0_[3] ));
  FDCE \command_queue_in_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[4]),
        .Q(\command_queue_in_reg_n_0_[4] ));
  FDCE \command_queue_in_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[5]),
        .Q(\command_queue_in_reg_n_0_[5] ));
  FDCE \command_queue_in_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(command_queue_write),
        .CLR(reset),
        .D(S_AXI_0_WDATA[6]),
        .Q(\command_queue_in_reg_n_0_[6] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][0]_i_1 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][12]_i_1 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][13]_i_1 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][1]_i_1 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][24]_i_1 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][28]_i_1 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][2]_i_1 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \command_queue_mem[0][32]_i_1 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[0][32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][32]_i_2 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][3]_i_1 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][4]_i_1 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][5]_i_1 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][6]_i_1 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][0]_i_1 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][12]_i_1 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][13]_i_1 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][1]_i_1 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][24]_i_1 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][28]_i_1 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][2]_i_1 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \command_queue_mem[1][32]_i_1 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[1][32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][32]_i_2 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][3]_i_1 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][4]_i_1 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][5]_i_1 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][6]_i_1 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][0]_i_1 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][12]_i_1 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][13]_i_1 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][1]_i_1 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][24]_i_1 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][28]_i_1 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][2]_i_1 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \command_queue_mem[2][32]_i_1 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_address[1]),
        .I5(command_queue_write_reg_n_0),
        .O(\command_queue_mem[2][32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][32]_i_2 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][3]_i_1 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][4]_i_1 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][5]_i_1 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][6]_i_1 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][0]_i_1 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][12]_i_1 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][13]_i_1 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][1]_i_1 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][24]_i_1 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][28]_i_1 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][2]_i_1 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \command_queue_mem[3][32]_i_1 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[3][32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][32]_i_2 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][3]_i_1 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][4]_i_1 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][5]_i_1 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][6]_i_1 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][6]_i_1_n_0 ));
  FDCE \command_queue_mem_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][0]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][0] ));
  FDCE \command_queue_mem_reg[0][12] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][12]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][12] ));
  FDCE \command_queue_mem_reg[0][13] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][13]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][13] ));
  FDCE \command_queue_mem_reg[0][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][1]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][1] ));
  FDCE \command_queue_mem_reg[0][24] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][24]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][24] ));
  FDCE \command_queue_mem_reg[0][28] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][28]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][28] ));
  FDCE \command_queue_mem_reg[0][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][2]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][2] ));
  FDCE \command_queue_mem_reg[0][32] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][32]_i_2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][32] ));
  FDCE \command_queue_mem_reg[0][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][3]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][3] ));
  FDCE \command_queue_mem_reg[0][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][4]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][4] ));
  FDCE \command_queue_mem_reg[0][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][5]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][5] ));
  FDCE \command_queue_mem_reg[0][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[0][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[0][6]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][6] ));
  FDCE \command_queue_mem_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][0]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][0] ));
  FDCE \command_queue_mem_reg[1][12] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][12]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][12] ));
  FDCE \command_queue_mem_reg[1][13] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][13]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][13] ));
  FDCE \command_queue_mem_reg[1][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][1]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][1] ));
  FDCE \command_queue_mem_reg[1][24] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][24]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][24] ));
  FDCE \command_queue_mem_reg[1][28] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][28]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][28] ));
  FDCE \command_queue_mem_reg[1][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][2]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][2] ));
  FDCE \command_queue_mem_reg[1][32] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][32]_i_2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][32] ));
  FDCE \command_queue_mem_reg[1][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][3]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][3] ));
  FDCE \command_queue_mem_reg[1][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][4]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][4] ));
  FDCE \command_queue_mem_reg[1][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][5]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][5] ));
  FDCE \command_queue_mem_reg[1][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[1][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[1][6]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][6] ));
  FDCE \command_queue_mem_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][0]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][0] ));
  FDCE \command_queue_mem_reg[2][12] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][12]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][12] ));
  FDCE \command_queue_mem_reg[2][13] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][13]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][13] ));
  FDCE \command_queue_mem_reg[2][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][1]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][1] ));
  FDCE \command_queue_mem_reg[2][24] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][24]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][24] ));
  FDCE \command_queue_mem_reg[2][28] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][28]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][28] ));
  FDCE \command_queue_mem_reg[2][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][2]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][2] ));
  FDCE \command_queue_mem_reg[2][32] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][32]_i_2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][32] ));
  FDCE \command_queue_mem_reg[2][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][3]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][3] ));
  FDCE \command_queue_mem_reg[2][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][4]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][4] ));
  FDCE \command_queue_mem_reg[2][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][5]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][5] ));
  FDCE \command_queue_mem_reg[2][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[2][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[2][6]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][6] ));
  FDCE \command_queue_mem_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][0]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][0] ));
  FDCE \command_queue_mem_reg[3][12] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][12]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][12] ));
  FDCE \command_queue_mem_reg[3][13] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][13]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][13] ));
  FDCE \command_queue_mem_reg[3][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][1]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][1] ));
  FDCE \command_queue_mem_reg[3][24] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][24]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][24] ));
  FDCE \command_queue_mem_reg[3][28] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][28]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][28] ));
  FDCE \command_queue_mem_reg[3][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][2]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][2] ));
  FDCE \command_queue_mem_reg[3][32] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][32]_i_2_n_0 ),
        .Q(p_5_in));
  FDCE \command_queue_mem_reg[3][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][3]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][3] ));
  FDCE \command_queue_mem_reg[3][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][4]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][4] ));
  FDCE \command_queue_mem_reg[3][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][5]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][5] ));
  FDCE \command_queue_mem_reg[3][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\command_queue_mem[3][32]_i_1_n_0 ),
        .CLR(reset),
        .D(\command_queue_mem[3][6]_i_1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][6] ));
  LUT2 #(
    .INIT(4'h6)) 
    \command_queue_read_address[0]_i_1 
       (.I0(command_queue_read_reg_n_0),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .O(\command_queue_read_address[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \command_queue_read_address[1]_i_1 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(command_queue_read_reg_n_0),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .O(\command_queue_read_address[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \command_queue_read_address[2]_i_1 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(command_queue_read_reg_n_0),
        .I3(\command_queue_read_address_reg_n_0_[2] ),
        .O(\command_queue_read_address[2]_i_1_n_0 ));
  FDCE \command_queue_read_address_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\command_queue_read_address[0]_i_1_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[0] ));
  FDCE \command_queue_read_address_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\command_queue_read_address[1]_i_1_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[1] ));
  FDCE \command_queue_read_address_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\command_queue_read_address[2]_i_1_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    command_queue_read_i_1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(command_queue_read_i_2_n_0),
        .O(command_queue_read_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    command_queue_read_i_2
       (.I0(command_queue_write_address[0]),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_write_address[1]),
        .I4(command_queue_write_address__0),
        .I5(\command_queue_read_address_reg_n_0_[2] ),
        .O(command_queue_read_i_2_n_0));
  FDRE command_queue_read_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(command_queue_read_i_1_n_0),
        .Q(command_queue_read_reg_n_0),
        .R(reset));
  LUT2 #(
    .INIT(4'h6)) 
    \command_queue_write_address[0]_i_1 
       (.I0(command_queue_write_reg_n_0),
        .I1(command_queue_write_address[0]),
        .O(\command_queue_write_address[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \command_queue_write_address[1]_i_1 
       (.I0(command_queue_write_address[0]),
        .I1(command_queue_write_reg_n_0),
        .I2(command_queue_write_address[1]),
        .O(\command_queue_write_address[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \command_queue_write_address[2]_i_1 
       (.I0(command_queue_write_address[1]),
        .I1(command_queue_write_address[0]),
        .I2(command_queue_write_reg_n_0),
        .I3(command_queue_write_address__0),
        .O(\command_queue_write_address[2]_i_1_n_0 ));
  FDCE \command_queue_write_address_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\command_queue_write_address[0]_i_1_n_0 ),
        .Q(command_queue_write_address[0]));
  FDCE \command_queue_write_address_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\command_queue_write_address[1]_i_1_n_0 ),
        .Q(command_queue_write_address[1]));
  FDCE \command_queue_write_address_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\command_queue_write_address[2]_i_1_n_0 ),
        .Q(command_queue_write_address__0));
  LUT3 #(
    .INIT(8'h04)) 
    command_queue_write_i_1
       (.I0(slave_address[0]),
        .I1(\toggle_bits_cpu_side_reg[0]_0 ),
        .I2(command_queue_write_i_3_n_0),
        .O(command_queue_write));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    command_queue_write_i_2
       (.I0(S_AXI_0_WVALID),
        .I1(S_AXI_0_AWVALID),
        .I2(axi_awready_reg_2),
        .I3(axi_wready_reg),
        .I4(rni_chipselect6_out),
        .O(\toggle_bits_cpu_side_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFACFCA)) 
    command_queue_write_i_3
       (.I0(S_AXI_0_AWADDR[3]),
        .I1(S_AXI_0_ARADDR[3]),
        .I2(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I3(S_AXI_0_AWADDR[4]),
        .I4(S_AXI_0_ARADDR[4]),
        .I5(command_queue_write_i_4_n_0),
        .O(command_queue_write_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFD8)) 
    command_queue_write_i_4
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I1(S_AXI_0_ARADDR[2]),
        .I2(S_AXI_0_AWADDR[2]),
        .I3(\rni_readdata_delayed_reg[0] ),
        .O(command_queue_write_i_4_n_0));
  FDCE command_queue_write_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(command_queue_write),
        .Q(command_queue_write_reg_n_0));
  LUT6 #(
    .INIT(64'h000000330A000A33)) 
    dap_rni_select_i_1
       (.I0(dap_rni_select_reg),
        .I1(S_AXI_0_AWADDR[9]),
        .I2(S_AXI_0_ARADDR[9]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[8]),
        .I5(S_AXI_0_ARADDR[8]),
        .O(rni_chipselect6_out));
  LUT3 #(
    .INIT(8'h08)) 
    dap_send_buffer_select_i_2
       (.I0(S_AXI_0_ARVALID),
        .I1(axi_arready_reg),
        .I2(axi_rvalid_reg),
        .O(dap_rni_select_reg));
  FDCE \data_reg_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\Outport[6] [0]),
        .Q(RAM_reg_1[0]));
  FDCE \data_reg_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [2]),
        .Q(RAM_reg_1[10]));
  FDCE \data_reg_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [3]),
        .Q(RAM_reg_1[11]));
  FDCE \data_reg_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [4]),
        .Q(RAM_reg_1[12]));
  FDCE \data_reg_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [5]),
        .Q(RAM_reg_1[13]));
  FDCE \data_reg_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [6]),
        .Q(RAM_reg_1[14]));
  FDCE \data_reg_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [7]),
        .Q(RAM_reg_1[15]));
  FDCE \data_reg_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [8]),
        .Q(RAM_reg_1[16]));
  FDCE \data_reg_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [9]),
        .Q(RAM_reg_1[17]));
  FDCE \data_reg_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [10]),
        .Q(RAM_reg_1[18]));
  FDCE \data_reg_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [11]),
        .Q(RAM_reg_1[19]));
  FDCE \data_reg_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\Outport[6] [1]),
        .Q(RAM_reg_1[1]));
  FDCE \data_reg_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [12]),
        .Q(RAM_reg_1[20]));
  FDCE \data_reg_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [13]),
        .Q(RAM_reg_1[21]));
  FDCE \data_reg_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [14]),
        .Q(RAM_reg_1[22]));
  FDCE \data_reg_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [15]),
        .Q(RAM_reg_1[23]));
  FDCE \data_reg_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [16]),
        .Q(RAM_reg_1[24]));
  FDCE \data_reg_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [17]),
        .Q(RAM_reg_1[25]));
  FDCE \data_reg_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [18]),
        .Q(RAM_reg_1[26]));
  FDCE \data_reg_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [19]),
        .Q(RAM_reg_1[27]));
  FDCE \data_reg_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [20]),
        .Q(RAM_reg_1[28]));
  FDCE \data_reg_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [21]),
        .Q(RAM_reg_1[29]));
  FDCE \data_reg_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\Outport[6] [2]),
        .Q(RAM_reg_1[2]));
  FDCE \data_reg_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [22]),
        .Q(RAM_reg_1[30]));
  FDCE \data_reg_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [23]),
        .Q(RAM_reg_1[31]));
  FDCE \data_reg_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\Outport[6] [3]),
        .Q(RAM_reg_1[3]));
  FDCE \data_reg_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\Outport[6] [4]),
        .Q(RAM_reg_1[4]));
  FDCE \data_reg_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\Outport[6] [5]),
        .Q(RAM_reg_1[5]));
  FDCE \data_reg_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\Outport[6] [6]),
        .Q(RAM_reg_1[6]));
  FDCE \data_reg_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\Outport[6] [7]),
        .Q(RAM_reg_1[7]));
  FDCE \data_reg_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [0]),
        .Q(RAM_reg_1[8]));
  FDCE \data_reg_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(\mem_reg[31] [1]),
        .Q(RAM_reg_1[9]));
  LUT3 #(
    .INIT(8'h01)) 
    \delay[0]_i_1 
       (.I0(out[0]),
        .I1(delay__0[0]),
        .I2(out[1]),
        .O(\delay[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[1]_i_1 
       (.I0(out[0]),
        .I1(delay__0[1]),
        .I2(delay__0[0]),
        .I3(out[1]),
        .O(\delay[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E1)) 
    \delay[2]_i_1 
       (.I0(delay__0[1]),
        .I1(delay__0[0]),
        .I2(delay__0[2]),
        .I3(out[0]),
        .O(\delay[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444441)) 
    \delay[3]_i_1 
       (.I0(out[0]),
        .I1(delay__0[3]),
        .I2(delay__0[1]),
        .I3(delay__0[0]),
        .I4(delay__0[2]),
        .I5(out[1]),
        .O(\delay[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[4]_i_1 
       (.I0(out[0]),
        .I1(delay__0[4]),
        .I2(\delay[4]_i_2_n_0 ),
        .I3(out[1]),
        .O(\delay[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay[4]_i_2 
       (.I0(delay__0[2]),
        .I1(delay__0[0]),
        .I2(delay__0[1]),
        .I3(delay__0[3]),
        .O(\delay[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \delay[5]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .I4(S_AXI_0_ARESETN),
        .O(\delay[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[5]_i_2 
       (.I0(out[0]),
        .I1(delay__0[5]),
        .I2(\delay[5]_i_3_n_0 ),
        .I3(out[1]),
        .O(\delay[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delay[5]_i_3 
       (.I0(delay__0[3]),
        .I1(delay__0[1]),
        .I2(delay__0[0]),
        .I3(delay__0[2]),
        .I4(delay__0[4]),
        .O(\delay[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \delay[6]_i_1 
       (.I0(\delay[8]_i_5_n_0 ),
        .I1(delay__0[6]),
        .I2(out[0]),
        .O(\delay[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E1)) 
    \delay[7]_i_1 
       (.I0(delay__0[6]),
        .I1(\delay[8]_i_5_n_0 ),
        .I2(delay__0[7]),
        .I3(out[0]),
        .O(\delay[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \delay[8]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .I4(S_AXI_0_ARESETN),
        .O(\delay[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5008000800000000)) 
    \delay[8]_i_2 
       (.I0(out[2]),
        .I1(\delay[8]_i_4_n_0 ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(read_R),
        .I5(S_AXI_0_ARESETN),
        .O(\delay[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \delay[8]_i_3 
       (.I0(delay__0[7]),
        .I1(\delay[8]_i_5_n_0 ),
        .I2(delay__0[6]),
        .I3(delay__0[8]),
        .I4(out[0]),
        .O(\delay[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay[8]_i_4 
       (.I0(delay__0[7]),
        .I1(\delay[8]_i_5_n_0 ),
        .I2(delay__0[6]),
        .I3(delay__0[8]),
        .O(\delay[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay[8]_i_5 
       (.I0(delay__0[4]),
        .I1(delay__0[2]),
        .I2(delay__0[0]),
        .I3(delay__0[1]),
        .I4(delay__0[3]),
        .I5(delay__0[5]),
        .O(\delay[8]_i_5_n_0 ));
  FDSE \delay_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[0]_i_1_n_0 ),
        .Q(delay__0[0]),
        .S(\delay[5]_i_1_n_0 ));
  FDSE \delay_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[1]_i_1_n_0 ),
        .Q(delay__0[1]),
        .S(\delay[5]_i_1_n_0 ));
  FDRE \delay_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[2]_i_1_n_0 ),
        .Q(delay__0[2]),
        .R(\delay[8]_i_1_n_0 ));
  FDSE \delay_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[3]_i_1_n_0 ),
        .Q(delay__0[3]),
        .S(\delay[5]_i_1_n_0 ));
  FDSE \delay_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[4]_i_1_n_0 ),
        .Q(delay__0[4]),
        .S(\delay[5]_i_1_n_0 ));
  FDSE \delay_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[5]_i_2_n_0 ),
        .Q(delay__0[5]),
        .S(\delay[5]_i_1_n_0 ));
  FDRE \delay_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[6]_i_1_n_0 ),
        .Q(delay__0[6]),
        .R(\delay[8]_i_1_n_0 ));
  FDRE \delay_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[7]_i_1_n_0 ),
        .Q(delay__0[7]),
        .R(\delay[8]_i_1_n_0 ));
  FDRE \delay_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(\delay[8]_i_2_n_0 ),
        .D(\delay[8]_i_3_n_0 ),
        .Q(delay__0[8]),
        .R(\delay[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF78880)) 
    \dest_col[0]_i_1 
       (.I0(\src_buffer[1]_i_1_n_0 ),
        .I1(S_AXI_0_ARESETN),
        .I2(\dest_col[0]_i_2_n_0 ),
        .I3(\dest_col[0]_i_3_n_0 ),
        .I4(dest_col),
        .O(\dest_col[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000444440004000)) 
    \dest_col[0]_i_2 
       (.I0(active_send_channel[1]),
        .I1(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ),
        .I3(\src_buffer[0]_i_2_n_0 ),
        .I4(\dest_pid[7]_i_9_n_0 ),
        .I5(\G_send_channels_1.send_channel_info_reg[0][EW] ),
        .O(\dest_col[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \dest_col[0]_i_3 
       (.I0(\dest_pid[7]_i_4_n_0 ),
        .I1(\G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ),
        .I2(\dest_pid[7]_i_5_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ),
        .I4(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I5(\dest_col[0]_i_4_n_0 ),
        .O(\dest_col[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_col[0]_i_4 
       (.I0(\command_queue_mem_reg_n_0_[3][28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][28] ),
        .I4(\command_queue_mem_reg_n_0_[1][28] ),
        .I5(\command_queue_mem_reg_n_0_[2][28] ),
        .O(\dest_col[0]_i_4_n_0 ));
  FDRE \dest_col_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\dest_col[0]_i_1_n_0 ),
        .Q(dest_col),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[0]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [0]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [0]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\dest_pid[0]_i_2_n_0 ),
        .O(\dest_pid[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[0]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [0]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [0]),
        .O(\dest_pid[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[1]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [1]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [1]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\dest_pid[1]_i_2_n_0 ),
        .O(\dest_pid[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[1]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [1]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [1]),
        .O(\dest_pid[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[2]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [2]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [2]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\dest_pid[2]_i_2_n_0 ),
        .O(\dest_pid[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[2]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [2]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [2]),
        .O(\dest_pid[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[3]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [3]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [3]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\dest_pid[3]_i_2_n_0 ),
        .O(\dest_pid[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[3]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [3]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [3]),
        .O(\dest_pid[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[4]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [4]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [4]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\dest_pid[4]_i_2_n_0 ),
        .O(\dest_pid[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[4]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [4]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [4]),
        .O(\dest_pid[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[5]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [5]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [5]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\dest_pid[5]_i_2_n_0 ),
        .O(\dest_pid[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[5]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [5]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [5]),
        .O(\dest_pid[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[6]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [6]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [6]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\dest_pid[6]_i_2_n_0 ),
        .O(\dest_pid[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[6]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [6]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [6]),
        .O(\dest_pid[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \dest_pid[7]_i_1 
       (.I0(\src_buffer[1]_i_1_n_0 ),
        .I1(S_AXI_0_ARESETN),
        .I2(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .O(\dest_pid[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dest_pid[7]_i_2 
       (.I0(\src_buffer[1]_i_1_n_0 ),
        .I1(S_AXI_0_ARESETN),
        .O(\dest_pid[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[7]_i_3 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [7]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [7]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\dest_pid[7]_i_6_n_0 ),
        .O(\dest_pid[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dest_pid[7]_i_4 
       (.I0(\dest_pid[7]_i_7_n_0 ),
        .I1(\dest_pid[7]_i_8_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ),
        .O(\dest_pid[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \dest_pid[7]_i_5 
       (.I0(\dest_pid[7]_i_8_n_0 ),
        .I1(\dest_pid[7]_i_7_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ),
        .O(\dest_pid[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[7]_i_6 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [7]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [7]),
        .O(\dest_pid[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_pid[7]_i_7 
       (.I0(\command_queue_mem_reg_n_0_[3][12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][12] ),
        .I4(\command_queue_mem_reg_n_0_[1][12] ),
        .I5(\command_queue_mem_reg_n_0_[2][12] ),
        .O(\dest_pid[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_pid[7]_i_8 
       (.I0(\command_queue_mem_reg_n_0_[3][13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][13] ),
        .I4(\command_queue_mem_reg_n_0_[1][13] ),
        .I5(\command_queue_mem_reg_n_0_[2][13] ),
        .O(\dest_pid[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dest_pid[7]_i_9 
       (.I0(\dest_pid[7]_i_7_n_0 ),
        .I1(\dest_pid[7]_i_8_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[0][Enable]__0 ),
        .O(\dest_pid[7]_i_9_n_0 ));
  FDRE \dest_pid_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\dest_pid[0]_i_1_n_0 ),
        .Q(dest_pid[0]),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \dest_pid_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\dest_pid[1]_i_1_n_0 ),
        .Q(dest_pid[1]),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \dest_pid_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\dest_pid[2]_i_1_n_0 ),
        .Q(dest_pid[2]),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \dest_pid_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\dest_pid[3]_i_1_n_0 ),
        .Q(dest_pid[3]),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \dest_pid_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\dest_pid[4]_i_1_n_0 ),
        .Q(dest_pid[4]),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \dest_pid_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\dest_pid[5]_i_1_n_0 ),
        .Q(dest_pid[5]),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \dest_pid_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\dest_pid[6]_i_1_n_0 ),
        .Q(dest_pid[6]),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \dest_pid_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\dest_pid[7]_i_3_n_0 ),
        .Q(dest_pid[7]),
        .R(\dest_pid[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF78880)) 
    \dest_row[0]_i_1 
       (.I0(\src_buffer[1]_i_1_n_0 ),
        .I1(S_AXI_0_ARESETN),
        .I2(\dest_row[0]_i_2_n_0 ),
        .I3(\dest_row[0]_i_3_n_0 ),
        .I4(dest_row),
        .O(\dest_row[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000444440004000)) 
    \dest_row[0]_i_2 
       (.I0(active_send_channel[1]),
        .I1(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ),
        .I3(\src_buffer[0]_i_2_n_0 ),
        .I4(\dest_pid[7]_i_9_n_0 ),
        .I5(\G_send_channels_1.send_channel_info_reg[0][NS] ),
        .O(\dest_row[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \dest_row[0]_i_3 
       (.I0(\dest_pid[7]_i_4_n_0 ),
        .I1(\G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ),
        .I2(\dest_pid[7]_i_5_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ),
        .I4(\FSM_sequential_xmit_state[0]_i_2_n_0 ),
        .I5(\dest_row[0]_i_4_n_0 ),
        .O(\dest_row[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_row[0]_i_4 
       (.I0(\command_queue_mem_reg_n_0_[3][24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][24] ),
        .I4(\command_queue_mem_reg_n_0_[1][24] ),
        .I5(\command_queue_mem_reg_n_0_[2][24] ),
        .O(\dest_row[0]_i_4_n_0 ));
  FDRE \dest_row_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\dest_row[0]_i_1_n_0 ),
        .Q(dest_row),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \global_clock[0]_i_1 
       (.I0(old_GlobalSync_reg_0),
        .I1(old_heartbeat_0),
        .O(slave_irq0_2));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \global_clock[0]_i_1__0 
       (.I0(old_GlobalSync_reg_0),
        .I1(old_heartbeat),
        .O(slave_irq0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \global_clock[0]_i_1__1 
       (.I0(old_GlobalSync_reg_0),
        .I1(old_heartbeat_2),
        .O(slave_irq0_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \global_clock[0]_i_1__2 
       (.I0(old_GlobalSync_reg_0),
        .I1(old_heartbeat_3),
        .O(slave_irq0_1));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_3 
       (.I0(global_clock_reg[3]),
        .O(\global_clock[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_4 
       (.I0(global_clock_reg[2]),
        .O(\global_clock[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_5 
       (.I0(global_clock_reg[1]),
        .O(\global_clock[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \global_clock[0]_i_6 
       (.I0(global_clock_reg[0]),
        .O(\global_clock[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_2 
       (.I0(global_clock_reg[15]),
        .O(\global_clock[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_3 
       (.I0(global_clock_reg[14]),
        .O(\global_clock[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_4 
       (.I0(global_clock_reg[13]),
        .O(\global_clock[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_5 
       (.I0(global_clock_reg[12]),
        .O(\global_clock[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_2 
       (.I0(global_clock_reg[19]),
        .O(\global_clock[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_3 
       (.I0(global_clock_reg[18]),
        .O(\global_clock[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_4 
       (.I0(global_clock_reg[17]),
        .O(\global_clock[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_5 
       (.I0(global_clock_reg[16]),
        .O(\global_clock[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_2 
       (.I0(global_clock_reg[23]),
        .O(\global_clock[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_3 
       (.I0(global_clock_reg[22]),
        .O(\global_clock[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_4 
       (.I0(global_clock_reg[21]),
        .O(\global_clock[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_5 
       (.I0(global_clock_reg[20]),
        .O(\global_clock[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_2 
       (.I0(global_clock_reg[27]),
        .O(\global_clock[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_3 
       (.I0(global_clock_reg[26]),
        .O(\global_clock[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_4 
       (.I0(global_clock_reg[25]),
        .O(\global_clock[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_5 
       (.I0(global_clock_reg[24]),
        .O(\global_clock[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_2 
       (.I0(global_clock_reg[31]),
        .O(\global_clock[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_3 
       (.I0(global_clock_reg[30]),
        .O(\global_clock[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_4 
       (.I0(global_clock_reg[29]),
        .O(\global_clock[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_5 
       (.I0(global_clock_reg[28]),
        .O(\global_clock[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_2 
       (.I0(global_clock_reg__0[35]),
        .O(\global_clock[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_3 
       (.I0(global_clock_reg__0[34]),
        .O(\global_clock[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_4 
       (.I0(global_clock_reg__0[33]),
        .O(\global_clock[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_5 
       (.I0(global_clock_reg__0[32]),
        .O(\global_clock[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_2 
       (.I0(global_clock_reg__0[39]),
        .O(\global_clock[36]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_3 
       (.I0(global_clock_reg__0[38]),
        .O(\global_clock[36]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_4 
       (.I0(global_clock_reg__0[37]),
        .O(\global_clock[36]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_5 
       (.I0(global_clock_reg__0[36]),
        .O(\global_clock[36]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_2 
       (.I0(global_clock_reg[7]),
        .O(\global_clock[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_3 
       (.I0(global_clock_reg[6]),
        .O(\global_clock[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_4 
       (.I0(global_clock_reg[5]),
        .O(\global_clock[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_5 
       (.I0(global_clock_reg[4]),
        .O(\global_clock[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_2 
       (.I0(global_clock_reg[11]),
        .O(\global_clock[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_3 
       (.I0(global_clock_reg[10]),
        .O(\global_clock[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_4 
       (.I0(global_clock_reg[9]),
        .O(\global_clock[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_5 
       (.I0(global_clock_reg[8]),
        .O(\global_clock[8]_i_5_n_0 ));
  FDCE \global_clock_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[0]_i_2_n_7 ),
        .Q(global_clock_reg[0]));
  CARRY4 \global_clock_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\global_clock_reg[0]_i_2_n_0 ,\global_clock_reg[0]_i_2_n_1 ,\global_clock_reg[0]_i_2_n_2 ,\global_clock_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\global_clock_reg[0]_i_2_n_4 ,\global_clock_reg[0]_i_2_n_5 ,\global_clock_reg[0]_i_2_n_6 ,\global_clock_reg[0]_i_2_n_7 }),
        .S({\global_clock[0]_i_3_n_0 ,\global_clock[0]_i_4_n_0 ,\global_clock[0]_i_5_n_0 ,\global_clock[0]_i_6_n_0 }));
  FDCE \global_clock_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[8]_i_1_n_5 ),
        .Q(global_clock_reg[10]));
  FDCE \global_clock_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[8]_i_1_n_4 ),
        .Q(global_clock_reg[11]));
  FDCE \global_clock_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[12]_i_1_n_7 ),
        .Q(global_clock_reg[12]));
  CARRY4 \global_clock_reg[12]_i_1 
       (.CI(\global_clock_reg[8]_i_1_n_0 ),
        .CO({\global_clock_reg[12]_i_1_n_0 ,\global_clock_reg[12]_i_1_n_1 ,\global_clock_reg[12]_i_1_n_2 ,\global_clock_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[12]_i_1_n_4 ,\global_clock_reg[12]_i_1_n_5 ,\global_clock_reg[12]_i_1_n_6 ,\global_clock_reg[12]_i_1_n_7 }),
        .S({\global_clock[12]_i_2_n_0 ,\global_clock[12]_i_3_n_0 ,\global_clock[12]_i_4_n_0 ,\global_clock[12]_i_5_n_0 }));
  FDCE \global_clock_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[12]_i_1_n_6 ),
        .Q(global_clock_reg[13]));
  FDCE \global_clock_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[12]_i_1_n_5 ),
        .Q(global_clock_reg[14]));
  FDCE \global_clock_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[12]_i_1_n_4 ),
        .Q(global_clock_reg[15]));
  FDCE \global_clock_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[16]_i_1_n_7 ),
        .Q(global_clock_reg[16]));
  CARRY4 \global_clock_reg[16]_i_1 
       (.CI(\global_clock_reg[12]_i_1_n_0 ),
        .CO({\global_clock_reg[16]_i_1_n_0 ,\global_clock_reg[16]_i_1_n_1 ,\global_clock_reg[16]_i_1_n_2 ,\global_clock_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[16]_i_1_n_4 ,\global_clock_reg[16]_i_1_n_5 ,\global_clock_reg[16]_i_1_n_6 ,\global_clock_reg[16]_i_1_n_7 }),
        .S({\global_clock[16]_i_2_n_0 ,\global_clock[16]_i_3_n_0 ,\global_clock[16]_i_4_n_0 ,\global_clock[16]_i_5_n_0 }));
  FDCE \global_clock_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[16]_i_1_n_6 ),
        .Q(global_clock_reg[17]));
  FDCE \global_clock_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[16]_i_1_n_5 ),
        .Q(global_clock_reg[18]));
  FDCE \global_clock_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[16]_i_1_n_4 ),
        .Q(global_clock_reg[19]));
  FDCE \global_clock_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[0]_i_2_n_6 ),
        .Q(global_clock_reg[1]));
  FDCE \global_clock_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[20]_i_1_n_7 ),
        .Q(global_clock_reg[20]));
  CARRY4 \global_clock_reg[20]_i_1 
       (.CI(\global_clock_reg[16]_i_1_n_0 ),
        .CO({\global_clock_reg[20]_i_1_n_0 ,\global_clock_reg[20]_i_1_n_1 ,\global_clock_reg[20]_i_1_n_2 ,\global_clock_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[20]_i_1_n_4 ,\global_clock_reg[20]_i_1_n_5 ,\global_clock_reg[20]_i_1_n_6 ,\global_clock_reg[20]_i_1_n_7 }),
        .S({\global_clock[20]_i_2_n_0 ,\global_clock[20]_i_3_n_0 ,\global_clock[20]_i_4_n_0 ,\global_clock[20]_i_5_n_0 }));
  FDCE \global_clock_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[20]_i_1_n_6 ),
        .Q(global_clock_reg[21]));
  FDCE \global_clock_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[20]_i_1_n_5 ),
        .Q(global_clock_reg[22]));
  FDCE \global_clock_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[20]_i_1_n_4 ),
        .Q(global_clock_reg[23]));
  FDCE \global_clock_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[24]_i_1_n_7 ),
        .Q(global_clock_reg[24]));
  CARRY4 \global_clock_reg[24]_i_1 
       (.CI(\global_clock_reg[20]_i_1_n_0 ),
        .CO({\global_clock_reg[24]_i_1_n_0 ,\global_clock_reg[24]_i_1_n_1 ,\global_clock_reg[24]_i_1_n_2 ,\global_clock_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[24]_i_1_n_4 ,\global_clock_reg[24]_i_1_n_5 ,\global_clock_reg[24]_i_1_n_6 ,\global_clock_reg[24]_i_1_n_7 }),
        .S({\global_clock[24]_i_2_n_0 ,\global_clock[24]_i_3_n_0 ,\global_clock[24]_i_4_n_0 ,\global_clock[24]_i_5_n_0 }));
  FDCE \global_clock_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[24]_i_1_n_6 ),
        .Q(global_clock_reg[25]));
  FDCE \global_clock_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[24]_i_1_n_5 ),
        .Q(global_clock_reg[26]));
  FDCE \global_clock_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[24]_i_1_n_4 ),
        .Q(global_clock_reg[27]));
  FDCE \global_clock_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[28]_i_1_n_7 ),
        .Q(global_clock_reg[28]));
  CARRY4 \global_clock_reg[28]_i_1 
       (.CI(\global_clock_reg[24]_i_1_n_0 ),
        .CO({\global_clock_reg[28]_i_1_n_0 ,\global_clock_reg[28]_i_1_n_1 ,\global_clock_reg[28]_i_1_n_2 ,\global_clock_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[28]_i_1_n_4 ,\global_clock_reg[28]_i_1_n_5 ,\global_clock_reg[28]_i_1_n_6 ,\global_clock_reg[28]_i_1_n_7 }),
        .S({\global_clock[28]_i_2_n_0 ,\global_clock[28]_i_3_n_0 ,\global_clock[28]_i_4_n_0 ,\global_clock[28]_i_5_n_0 }));
  FDCE \global_clock_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[28]_i_1_n_6 ),
        .Q(global_clock_reg[29]));
  FDCE \global_clock_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[0]_i_2_n_5 ),
        .Q(global_clock_reg[2]));
  FDCE \global_clock_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[28]_i_1_n_5 ),
        .Q(global_clock_reg[30]));
  FDCE \global_clock_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[28]_i_1_n_4 ),
        .Q(global_clock_reg[31]));
  FDCE \global_clock_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[32]_i_1_n_7 ),
        .Q(global_clock_reg__0[32]));
  CARRY4 \global_clock_reg[32]_i_1 
       (.CI(\global_clock_reg[28]_i_1_n_0 ),
        .CO({\global_clock_reg[32]_i_1_n_0 ,\global_clock_reg[32]_i_1_n_1 ,\global_clock_reg[32]_i_1_n_2 ,\global_clock_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[32]_i_1_n_4 ,\global_clock_reg[32]_i_1_n_5 ,\global_clock_reg[32]_i_1_n_6 ,\global_clock_reg[32]_i_1_n_7 }),
        .S({\global_clock[32]_i_2_n_0 ,\global_clock[32]_i_3_n_0 ,\global_clock[32]_i_4_n_0 ,\global_clock[32]_i_5_n_0 }));
  FDCE \global_clock_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[32]_i_1_n_6 ),
        .Q(global_clock_reg__0[33]));
  FDCE \global_clock_reg[34] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[32]_i_1_n_5 ),
        .Q(global_clock_reg__0[34]));
  FDCE \global_clock_reg[35] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[32]_i_1_n_4 ),
        .Q(global_clock_reg__0[35]));
  FDCE \global_clock_reg[36] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[36]_i_1_n_7 ),
        .Q(global_clock_reg__0[36]));
  CARRY4 \global_clock_reg[36]_i_1 
       (.CI(\global_clock_reg[32]_i_1_n_0 ),
        .CO({\NLW_global_clock_reg[36]_i_1_CO_UNCONNECTED [3],\global_clock_reg[36]_i_1_n_1 ,\global_clock_reg[36]_i_1_n_2 ,\global_clock_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[36]_i_1_n_4 ,\global_clock_reg[36]_i_1_n_5 ,\global_clock_reg[36]_i_1_n_6 ,\global_clock_reg[36]_i_1_n_7 }),
        .S({\global_clock[36]_i_2_n_0 ,\global_clock[36]_i_3_n_0 ,\global_clock[36]_i_4_n_0 ,\global_clock[36]_i_5_n_0 }));
  FDCE \global_clock_reg[37] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[36]_i_1_n_6 ),
        .Q(global_clock_reg__0[37]));
  FDCE \global_clock_reg[38] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[36]_i_1_n_5 ),
        .Q(global_clock_reg__0[38]));
  FDCE \global_clock_reg[39] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[36]_i_1_n_4 ),
        .Q(global_clock_reg__0[39]));
  FDCE \global_clock_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[0]_i_2_n_4 ),
        .Q(global_clock_reg[3]));
  FDCE \global_clock_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[4]_i_1_n_7 ),
        .Q(global_clock_reg[4]));
  CARRY4 \global_clock_reg[4]_i_1 
       (.CI(\global_clock_reg[0]_i_2_n_0 ),
        .CO({\global_clock_reg[4]_i_1_n_0 ,\global_clock_reg[4]_i_1_n_1 ,\global_clock_reg[4]_i_1_n_2 ,\global_clock_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[4]_i_1_n_4 ,\global_clock_reg[4]_i_1_n_5 ,\global_clock_reg[4]_i_1_n_6 ,\global_clock_reg[4]_i_1_n_7 }),
        .S({\global_clock[4]_i_2_n_0 ,\global_clock[4]_i_3_n_0 ,\global_clock[4]_i_4_n_0 ,\global_clock[4]_i_5_n_0 }));
  FDCE \global_clock_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[4]_i_1_n_6 ),
        .Q(global_clock_reg[5]));
  FDCE \global_clock_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[4]_i_1_n_5 ),
        .Q(global_clock_reg[6]));
  FDCE \global_clock_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[4]_i_1_n_4 ),
        .Q(global_clock_reg[7]));
  FDCE \global_clock_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[8]_i_1_n_7 ),
        .Q(global_clock_reg[8]));
  CARRY4 \global_clock_reg[8]_i_1 
       (.CI(\global_clock_reg[4]_i_1_n_0 ),
        .CO({\global_clock_reg[8]_i_1_n_0 ,\global_clock_reg[8]_i_1_n_1 ,\global_clock_reg[8]_i_1_n_2 ,\global_clock_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[8]_i_1_n_4 ,\global_clock_reg[8]_i_1_n_5 ,\global_clock_reg[8]_i_1_n_6 ,\global_clock_reg[8]_i_1_n_7 }),
        .S({\global_clock[8]_i_2_n_0 ,\global_clock[8]_i_3_n_0 ,\global_clock[8]_i_4_n_0 ,\global_clock[8]_i_5_n_0 }));
  FDCE \global_clock_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(slave_irq0_2),
        .CLR(reset),
        .D(\global_clock_reg[8]_i_1_n_6 ),
        .Q(global_clock_reg[9]));
  FDCE \heartbeat_generator.GlobalSync_retimed_reg 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.setup_reg_0 ),
        .Q(old_GlobalSync_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \heartbeat_generator.setup_reg 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.setup_reg_1 ),
        .Q(setup));
  LUT5 #(
    .INIT(32'h40445155)) 
    \heartbeat_generator.timer[0]_i_1 
       (.I0(timer[0]),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[10]_i_1 
       (.I0(\heartbeat_generator.timer_reg[12]_i_2_n_6 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[11]_i_1 
       (.I0(\heartbeat_generator.timer_reg[12]_i_2_n_5 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[12]_i_1 
       (.I0(\heartbeat_generator.timer_reg[12]_i_2_n_4 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[12]_i_3 
       (.I0(timer[12]),
        .O(\heartbeat_generator.timer[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[12]_i_4 
       (.I0(timer[11]),
        .O(\heartbeat_generator.timer[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[12]_i_5 
       (.I0(timer[10]),
        .O(\heartbeat_generator.timer[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[12]_i_6 
       (.I0(timer[9]),
        .O(\heartbeat_generator.timer[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[13]_i_1 
       (.I0(\heartbeat_generator.timer_reg[16]_i_2_n_7 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[14]_i_1 
       (.I0(\heartbeat_generator.timer_reg[16]_i_2_n_6 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[15]_i_1 
       (.I0(\heartbeat_generator.timer_reg[16]_i_2_n_5 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[16]_i_1 
       (.I0(\heartbeat_generator.timer_reg[16]_i_2_n_4 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[16]_i_3 
       (.I0(timer[16]),
        .O(\heartbeat_generator.timer[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[16]_i_4 
       (.I0(timer[15]),
        .O(\heartbeat_generator.timer[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[16]_i_5 
       (.I0(timer[14]),
        .O(\heartbeat_generator.timer[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[16]_i_6 
       (.I0(timer[13]),
        .O(\heartbeat_generator.timer[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[17]_i_1 
       (.I0(\heartbeat_generator.timer_reg[20]_i_2_n_7 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[18]_i_1 
       (.I0(\heartbeat_generator.timer_reg[20]_i_2_n_6 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[19]_i_1 
       (.I0(\heartbeat_generator.timer_reg[20]_i_2_n_5 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[1]_i_1 
       (.I0(\heartbeat_generator.timer_reg[4]_i_2_n_7 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[20]_i_1 
       (.I0(\heartbeat_generator.timer_reg[20]_i_2_n_4 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[20]_i_3 
       (.I0(timer[20]),
        .O(\heartbeat_generator.timer[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[20]_i_4 
       (.I0(timer[19]),
        .O(\heartbeat_generator.timer[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[20]_i_5 
       (.I0(timer[18]),
        .O(\heartbeat_generator.timer[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[20]_i_6 
       (.I0(timer[17]),
        .O(\heartbeat_generator.timer[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[21]_i_1 
       (.I0(\heartbeat_generator.timer_reg[24]_i_2_n_7 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[22]_i_1 
       (.I0(\heartbeat_generator.timer_reg[24]_i_2_n_6 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[23]_i_1 
       (.I0(\heartbeat_generator.timer_reg[24]_i_2_n_5 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[24]_i_1 
       (.I0(\heartbeat_generator.timer_reg[24]_i_2_n_4 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[24]_i_3 
       (.I0(timer[24]),
        .O(\heartbeat_generator.timer[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[24]_i_4 
       (.I0(timer[23]),
        .O(\heartbeat_generator.timer[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[24]_i_5 
       (.I0(timer[22]),
        .O(\heartbeat_generator.timer[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[24]_i_6 
       (.I0(timer[21]),
        .O(\heartbeat_generator.timer[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[25]_i_1 
       (.I0(\heartbeat_generator.timer_reg[28]_i_2_n_7 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[26]_i_1 
       (.I0(\heartbeat_generator.timer_reg[28]_i_2_n_6 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[27]_i_1 
       (.I0(\heartbeat_generator.timer_reg[28]_i_2_n_5 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[28]_i_1 
       (.I0(\heartbeat_generator.timer_reg[28]_i_2_n_4 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[28]_i_3 
       (.I0(timer[28]),
        .O(\heartbeat_generator.timer[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[28]_i_4 
       (.I0(timer[27]),
        .O(\heartbeat_generator.timer[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[28]_i_5 
       (.I0(timer[26]),
        .O(\heartbeat_generator.timer[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[28]_i_6 
       (.I0(timer[25]),
        .O(\heartbeat_generator.timer[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[29]_i_1 
       (.I0(\heartbeat_generator.timer_reg[30]_i_2_n_7 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[2]_i_1 
       (.I0(\heartbeat_generator.timer_reg[4]_i_2_n_6 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[30]_i_1 
       (.I0(\heartbeat_generator.timer_reg[30]_i_2_n_6 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[30]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \heartbeat_generator.timer[30]_i_10 
       (.I0(timer[30]),
        .O(\heartbeat_generator.timer[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_11 
       (.I0(timer[28]),
        .I1(timer[29]),
        .O(\heartbeat_generator.timer[30]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_12 
       (.I0(timer[26]),
        .I1(timer[27]),
        .O(\heartbeat_generator.timer[30]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_13 
       (.I0(timer[24]),
        .I1(timer[25]),
        .O(\heartbeat_generator.timer[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_15 
       (.I0(timer[28]),
        .I1(timer[29]),
        .O(\heartbeat_generator.timer[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_16 
       (.I0(timer[26]),
        .I1(timer[27]),
        .O(\heartbeat_generator.timer[30]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_17 
       (.I0(timer[24]),
        .I1(timer[25]),
        .O(\heartbeat_generator.timer[30]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \heartbeat_generator.timer[30]_i_18 
       (.I0(timer[30]),
        .O(\heartbeat_generator.timer[30]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_19 
       (.I0(timer[28]),
        .I1(timer[29]),
        .O(\heartbeat_generator.timer[30]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_20 
       (.I0(timer[26]),
        .I1(timer[27]),
        .O(\heartbeat_generator.timer[30]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_21 
       (.I0(timer[25]),
        .I1(timer[24]),
        .O(\heartbeat_generator.timer[30]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_23 
       (.I0(timer[28]),
        .I1(timer[29]),
        .O(\heartbeat_generator.timer[30]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_24 
       (.I0(timer[26]),
        .I1(timer[27]),
        .O(\heartbeat_generator.timer[30]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_25 
       (.I0(timer[24]),
        .I1(timer[25]),
        .O(\heartbeat_generator.timer[30]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \heartbeat_generator.timer[30]_i_26 
       (.I0(timer[30]),
        .O(\heartbeat_generator.timer[30]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_27 
       (.I0(timer[28]),
        .I1(timer[29]),
        .O(\heartbeat_generator.timer[30]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_28 
       (.I0(timer[26]),
        .I1(timer[27]),
        .O(\heartbeat_generator.timer[30]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_29 
       (.I0(timer[24]),
        .I1(timer[25]),
        .O(\heartbeat_generator.timer[30]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_31 
       (.I0(timer[22]),
        .I1(timer[23]),
        .O(\heartbeat_generator.timer[30]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \heartbeat_generator.timer[30]_i_32 
       (.I0(timer[20]),
        .I1(timer[21]),
        .O(\heartbeat_generator.timer[30]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \heartbeat_generator.timer[30]_i_33 
       (.I0(timer[18]),
        .I1(timer[19]),
        .O(\heartbeat_generator.timer[30]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_34 
       (.I0(timer[16]),
        .I1(timer[17]),
        .O(\heartbeat_generator.timer[30]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_35 
       (.I0(timer[22]),
        .I1(timer[23]),
        .O(\heartbeat_generator.timer[30]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_36 
       (.I0(timer[20]),
        .I1(timer[21]),
        .O(\heartbeat_generator.timer[30]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_37 
       (.I0(timer[18]),
        .I1(timer[19]),
        .O(\heartbeat_generator.timer[30]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_38 
       (.I0(timer[16]),
        .I1(timer[17]),
        .O(\heartbeat_generator.timer[30]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_40 
       (.I0(timer[18]),
        .I1(timer[19]),
        .O(\heartbeat_generator.timer[30]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_41 
       (.I0(timer[16]),
        .I1(timer[17]),
        .O(\heartbeat_generator.timer[30]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_42 
       (.I0(timer[22]),
        .I1(timer[23]),
        .O(\heartbeat_generator.timer[30]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_43 
       (.I0(timer[20]),
        .I1(timer[21]),
        .O(\heartbeat_generator.timer[30]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_44 
       (.I0(timer[19]),
        .I1(timer[18]),
        .O(\heartbeat_generator.timer[30]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_45 
       (.I0(timer[17]),
        .I1(timer[16]),
        .O(\heartbeat_generator.timer[30]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_47 
       (.I0(timer[22]),
        .I1(timer[23]),
        .O(\heartbeat_generator.timer[30]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_48 
       (.I0(timer[20]),
        .I1(timer[21]),
        .O(\heartbeat_generator.timer[30]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_49 
       (.I0(timer[18]),
        .I1(timer[19]),
        .O(\heartbeat_generator.timer[30]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_50 
       (.I0(timer[16]),
        .I1(timer[17]),
        .O(\heartbeat_generator.timer[30]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_51 
       (.I0(timer[22]),
        .I1(timer[23]),
        .O(\heartbeat_generator.timer[30]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_52 
       (.I0(timer[20]),
        .I1(timer[21]),
        .O(\heartbeat_generator.timer[30]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_53 
       (.I0(timer[18]),
        .I1(timer[19]),
        .O(\heartbeat_generator.timer[30]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_54 
       (.I0(timer[16]),
        .I1(timer[17]),
        .O(\heartbeat_generator.timer[30]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_56 
       (.I0(timer[14]),
        .I1(timer[15]),
        .O(\heartbeat_generator.timer[30]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \heartbeat_generator.timer[30]_i_57 
       (.I0(timer[12]),
        .I1(timer[13]),
        .O(\heartbeat_generator.timer[30]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \heartbeat_generator.timer[30]_i_58 
       (.I0(timer[11]),
        .O(\heartbeat_generator.timer[30]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_59 
       (.I0(timer[14]),
        .I1(timer[15]),
        .O(\heartbeat_generator.timer[30]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[30]_i_6 
       (.I0(timer[30]),
        .O(\heartbeat_generator.timer[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_60 
       (.I0(timer[12]),
        .I1(timer[13]),
        .O(\heartbeat_generator.timer[30]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_61 
       (.I0(timer[11]),
        .I1(timer[10]),
        .O(\heartbeat_generator.timer[30]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_62 
       (.I0(timer[8]),
        .I1(timer[9]),
        .O(\heartbeat_generator.timer[30]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_64 
       (.I0(timer[10]),
        .I1(timer[11]),
        .O(\heartbeat_generator.timer[30]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_65 
       (.I0(timer[8]),
        .I1(timer[9]),
        .O(\heartbeat_generator.timer[30]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_66 
       (.I0(timer[14]),
        .I1(timer[15]),
        .O(\heartbeat_generator.timer[30]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_67 
       (.I0(timer[12]),
        .I1(timer[13]),
        .O(\heartbeat_generator.timer[30]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_68 
       (.I0(timer[10]),
        .I1(timer[11]),
        .O(\heartbeat_generator.timer[30]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_69 
       (.I0(timer[8]),
        .I1(timer[9]),
        .O(\heartbeat_generator.timer[30]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[30]_i_7 
       (.I0(timer[29]),
        .O(\heartbeat_generator.timer[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_71 
       (.I0(timer[14]),
        .I1(timer[15]),
        .O(\heartbeat_generator.timer[30]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_72 
       (.I0(timer[10]),
        .I1(timer[11]),
        .O(\heartbeat_generator.timer[30]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_73 
       (.I0(timer[14]),
        .I1(timer[15]),
        .O(\heartbeat_generator.timer[30]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_74 
       (.I0(timer[12]),
        .I1(timer[13]),
        .O(\heartbeat_generator.timer[30]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_75 
       (.I0(timer[10]),
        .I1(timer[11]),
        .O(\heartbeat_generator.timer[30]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_76 
       (.I0(timer[8]),
        .I1(timer[9]),
        .O(\heartbeat_generator.timer[30]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \heartbeat_generator.timer[30]_i_77 
       (.I0(timer[4]),
        .I1(timer[5]),
        .O(\heartbeat_generator.timer[30]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \heartbeat_generator.timer[30]_i_78 
       (.I0(timer[2]),
        .I1(timer[3]),
        .O(\heartbeat_generator.timer[30]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \heartbeat_generator.timer[30]_i_79 
       (.I0(timer[0]),
        .I1(timer[1]),
        .O(\heartbeat_generator.timer[30]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_80 
       (.I0(timer[6]),
        .I1(timer[7]),
        .O(\heartbeat_generator.timer[30]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_81 
       (.I0(timer[4]),
        .I1(timer[5]),
        .O(\heartbeat_generator.timer[30]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_82 
       (.I0(timer[2]),
        .I1(timer[3]),
        .O(\heartbeat_generator.timer[30]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_83 
       (.I0(timer[0]),
        .I1(timer[1]),
        .O(\heartbeat_generator.timer[30]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_84 
       (.I0(timer[6]),
        .I1(timer[7]),
        .O(\heartbeat_generator.timer[30]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_85 
       (.I0(timer[4]),
        .I1(timer[5]),
        .O(\heartbeat_generator.timer[30]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_86 
       (.I0(timer[2]),
        .I1(timer[3]),
        .O(\heartbeat_generator.timer[30]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_87 
       (.I0(timer[0]),
        .I1(timer[1]),
        .O(\heartbeat_generator.timer[30]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_88 
       (.I0(timer[6]),
        .I1(timer[7]),
        .O(\heartbeat_generator.timer[30]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \heartbeat_generator.timer[30]_i_89 
       (.I0(timer[4]),
        .I1(timer[5]),
        .O(\heartbeat_generator.timer[30]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_9 
       (.I0(timer[24]),
        .I1(timer[25]),
        .O(\heartbeat_generator.timer[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_90 
       (.I0(timer[7]),
        .I1(timer[6]),
        .O(\heartbeat_generator.timer[30]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \heartbeat_generator.timer[30]_i_91 
       (.I0(timer[4]),
        .I1(timer[5]),
        .O(\heartbeat_generator.timer[30]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \heartbeat_generator.timer[30]_i_92 
       (.I0(timer[2]),
        .I1(timer[3]),
        .O(\heartbeat_generator.timer[30]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \heartbeat_generator.timer[30]_i_93 
       (.I0(timer[0]),
        .I1(timer[1]),
        .O(\heartbeat_generator.timer[30]_i_93_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[3]_i_1 
       (.I0(\heartbeat_generator.timer_reg[4]_i_2_n_5 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[4]_i_1 
       (.I0(\heartbeat_generator.timer_reg[4]_i_2_n_4 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[4]_i_3 
       (.I0(timer[4]),
        .O(\heartbeat_generator.timer[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[4]_i_4 
       (.I0(timer[3]),
        .O(\heartbeat_generator.timer[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[4]_i_5 
       (.I0(timer[2]),
        .O(\heartbeat_generator.timer[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[4]_i_6 
       (.I0(timer[1]),
        .O(\heartbeat_generator.timer[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[5]_i_1 
       (.I0(\heartbeat_generator.timer_reg[8]_i_2_n_7 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[6]_i_1 
       (.I0(\heartbeat_generator.timer_reg[8]_i_2_n_6 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[7]_i_1 
       (.I0(\heartbeat_generator.timer_reg[8]_i_2_n_5 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[8]_i_1 
       (.I0(\heartbeat_generator.timer_reg[8]_i_2_n_4 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[8]_i_3 
       (.I0(timer[8]),
        .O(\heartbeat_generator.timer[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[8]_i_4 
       (.I0(timer[7]),
        .O(\heartbeat_generator.timer[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[8]_i_5 
       (.I0(timer[6]),
        .O(\heartbeat_generator.timer[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \heartbeat_generator.timer[8]_i_6 
       (.I0(timer[5]),
        .O(\heartbeat_generator.timer[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8088A2AA)) 
    \heartbeat_generator.timer[9]_i_1 
       (.I0(\heartbeat_generator.timer_reg[12]_i_2_n_7 ),
        .I1(setup),
        .I2(O1146),
        .I3(\heartbeat_generator.timer_reg[30]_i_4_n_0 ),
        .I4(p_3_in),
        .O(\heartbeat_generator.timer[9]_i_1_n_0 ));
  FDCE \heartbeat_generator.timer_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[0]_i_1_n_0 ),
        .Q(timer[0]));
  FDCE \heartbeat_generator.timer_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[10]_i_1_n_0 ),
        .Q(timer[10]));
  FDCE \heartbeat_generator.timer_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[11]_i_1_n_0 ),
        .Q(timer[11]));
  FDCE \heartbeat_generator.timer_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[12]_i_1_n_0 ),
        .Q(timer[12]));
  CARRY4 \heartbeat_generator.timer_reg[12]_i_2 
       (.CI(\heartbeat_generator.timer_reg[8]_i_2_n_0 ),
        .CO({\heartbeat_generator.timer_reg[12]_i_2_n_0 ,\heartbeat_generator.timer_reg[12]_i_2_n_1 ,\heartbeat_generator.timer_reg[12]_i_2_n_2 ,\heartbeat_generator.timer_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\heartbeat_generator.timer_reg[12]_i_2_n_4 ,\heartbeat_generator.timer_reg[12]_i_2_n_5 ,\heartbeat_generator.timer_reg[12]_i_2_n_6 ,\heartbeat_generator.timer_reg[12]_i_2_n_7 }),
        .S({\heartbeat_generator.timer[12]_i_3_n_0 ,\heartbeat_generator.timer[12]_i_4_n_0 ,\heartbeat_generator.timer[12]_i_5_n_0 ,\heartbeat_generator.timer[12]_i_6_n_0 }));
  FDCE \heartbeat_generator.timer_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[13]_i_1_n_0 ),
        .Q(timer[13]));
  FDCE \heartbeat_generator.timer_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[14]_i_1_n_0 ),
        .Q(timer[14]));
  FDCE \heartbeat_generator.timer_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[15]_i_1_n_0 ),
        .Q(timer[15]));
  FDCE \heartbeat_generator.timer_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[16]_i_1_n_0 ),
        .Q(timer[16]));
  CARRY4 \heartbeat_generator.timer_reg[16]_i_2 
       (.CI(\heartbeat_generator.timer_reg[12]_i_2_n_0 ),
        .CO({\heartbeat_generator.timer_reg[16]_i_2_n_0 ,\heartbeat_generator.timer_reg[16]_i_2_n_1 ,\heartbeat_generator.timer_reg[16]_i_2_n_2 ,\heartbeat_generator.timer_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\heartbeat_generator.timer_reg[16]_i_2_n_4 ,\heartbeat_generator.timer_reg[16]_i_2_n_5 ,\heartbeat_generator.timer_reg[16]_i_2_n_6 ,\heartbeat_generator.timer_reg[16]_i_2_n_7 }),
        .S({\heartbeat_generator.timer[16]_i_3_n_0 ,\heartbeat_generator.timer[16]_i_4_n_0 ,\heartbeat_generator.timer[16]_i_5_n_0 ,\heartbeat_generator.timer[16]_i_6_n_0 }));
  FDCE \heartbeat_generator.timer_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[17]_i_1_n_0 ),
        .Q(timer[17]));
  FDCE \heartbeat_generator.timer_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[18]_i_1_n_0 ),
        .Q(timer[18]));
  FDCE \heartbeat_generator.timer_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[19]_i_1_n_0 ),
        .Q(timer[19]));
  FDCE \heartbeat_generator.timer_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[1]_i_1_n_0 ),
        .Q(timer[1]));
  FDCE \heartbeat_generator.timer_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[20]_i_1_n_0 ),
        .Q(timer[20]));
  CARRY4 \heartbeat_generator.timer_reg[20]_i_2 
       (.CI(\heartbeat_generator.timer_reg[16]_i_2_n_0 ),
        .CO({\heartbeat_generator.timer_reg[20]_i_2_n_0 ,\heartbeat_generator.timer_reg[20]_i_2_n_1 ,\heartbeat_generator.timer_reg[20]_i_2_n_2 ,\heartbeat_generator.timer_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\heartbeat_generator.timer_reg[20]_i_2_n_4 ,\heartbeat_generator.timer_reg[20]_i_2_n_5 ,\heartbeat_generator.timer_reg[20]_i_2_n_6 ,\heartbeat_generator.timer_reg[20]_i_2_n_7 }),
        .S({\heartbeat_generator.timer[20]_i_3_n_0 ,\heartbeat_generator.timer[20]_i_4_n_0 ,\heartbeat_generator.timer[20]_i_5_n_0 ,\heartbeat_generator.timer[20]_i_6_n_0 }));
  FDCE \heartbeat_generator.timer_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[21]_i_1_n_0 ),
        .Q(timer[21]));
  FDCE \heartbeat_generator.timer_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[22]_i_1_n_0 ),
        .Q(timer[22]));
  FDCE \heartbeat_generator.timer_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[23]_i_1_n_0 ),
        .Q(timer[23]));
  FDCE \heartbeat_generator.timer_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[24]_i_1_n_0 ),
        .Q(timer[24]));
  CARRY4 \heartbeat_generator.timer_reg[24]_i_2 
       (.CI(\heartbeat_generator.timer_reg[20]_i_2_n_0 ),
        .CO({\heartbeat_generator.timer_reg[24]_i_2_n_0 ,\heartbeat_generator.timer_reg[24]_i_2_n_1 ,\heartbeat_generator.timer_reg[24]_i_2_n_2 ,\heartbeat_generator.timer_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\heartbeat_generator.timer_reg[24]_i_2_n_4 ,\heartbeat_generator.timer_reg[24]_i_2_n_5 ,\heartbeat_generator.timer_reg[24]_i_2_n_6 ,\heartbeat_generator.timer_reg[24]_i_2_n_7 }),
        .S({\heartbeat_generator.timer[24]_i_3_n_0 ,\heartbeat_generator.timer[24]_i_4_n_0 ,\heartbeat_generator.timer[24]_i_5_n_0 ,\heartbeat_generator.timer[24]_i_6_n_0 }));
  FDCE \heartbeat_generator.timer_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[25]_i_1_n_0 ),
        .Q(timer[25]));
  FDCE \heartbeat_generator.timer_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[26]_i_1_n_0 ),
        .Q(timer[26]));
  FDCE \heartbeat_generator.timer_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[27]_i_1_n_0 ),
        .Q(timer[27]));
  FDCE \heartbeat_generator.timer_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[28]_i_1_n_0 ),
        .Q(timer[28]));
  CARRY4 \heartbeat_generator.timer_reg[28]_i_2 
       (.CI(\heartbeat_generator.timer_reg[24]_i_2_n_0 ),
        .CO({\heartbeat_generator.timer_reg[28]_i_2_n_0 ,\heartbeat_generator.timer_reg[28]_i_2_n_1 ,\heartbeat_generator.timer_reg[28]_i_2_n_2 ,\heartbeat_generator.timer_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\heartbeat_generator.timer_reg[28]_i_2_n_4 ,\heartbeat_generator.timer_reg[28]_i_2_n_5 ,\heartbeat_generator.timer_reg[28]_i_2_n_6 ,\heartbeat_generator.timer_reg[28]_i_2_n_7 }),
        .S({\heartbeat_generator.timer[28]_i_3_n_0 ,\heartbeat_generator.timer[28]_i_4_n_0 ,\heartbeat_generator.timer[28]_i_5_n_0 ,\heartbeat_generator.timer[28]_i_6_n_0 }));
  FDCE \heartbeat_generator.timer_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[29]_i_1_n_0 ),
        .Q(timer[29]));
  FDCE \heartbeat_generator.timer_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[2]_i_1_n_0 ),
        .Q(timer[2]));
  FDCE \heartbeat_generator.timer_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[30]_i_1_n_0 ),
        .Q(timer[30]));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_14 
       (.CI(\heartbeat_generator.timer_reg[30]_i_39_n_0 ),
        .CO({\heartbeat_generator.timer_reg[30]_i_14_n_0 ,\heartbeat_generator.timer_reg[30]_i_14_n_1 ,\heartbeat_generator.timer_reg[30]_i_14_n_2 ,\heartbeat_generator.timer_reg[30]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\heartbeat_generator.timer[30]_i_40_n_0 ,\heartbeat_generator.timer[30]_i_41_n_0 }),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_14_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_42_n_0 ,\heartbeat_generator.timer[30]_i_43_n_0 ,\heartbeat_generator.timer[30]_i_44_n_0 ,\heartbeat_generator.timer[30]_i_45_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_2 
       (.CI(\heartbeat_generator.timer_reg[28]_i_2_n_0 ),
        .CO({\NLW_heartbeat_generator.timer_reg[30]_i_2_CO_UNCONNECTED [3:1],\heartbeat_generator.timer_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_heartbeat_generator.timer_reg[30]_i_2_O_UNCONNECTED [3:2],\heartbeat_generator.timer_reg[30]_i_2_n_6 ,\heartbeat_generator.timer_reg[30]_i_2_n_7 }),
        .S({1'b0,1'b0,\heartbeat_generator.timer[30]_i_6_n_0 ,\heartbeat_generator.timer[30]_i_7_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_22 
       (.CI(\heartbeat_generator.timer_reg[30]_i_46_n_0 ),
        .CO({\heartbeat_generator.timer_reg[30]_i_22_n_0 ,\heartbeat_generator.timer_reg[30]_i_22_n_1 ,\heartbeat_generator.timer_reg[30]_i_22_n_2 ,\heartbeat_generator.timer_reg[30]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\heartbeat_generator.timer[30]_i_47_n_0 ,\heartbeat_generator.timer[30]_i_48_n_0 ,\heartbeat_generator.timer[30]_i_49_n_0 ,\heartbeat_generator.timer[30]_i_50_n_0 }),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_22_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_51_n_0 ,\heartbeat_generator.timer[30]_i_52_n_0 ,\heartbeat_generator.timer[30]_i_53_n_0 ,\heartbeat_generator.timer[30]_i_54_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_3 
       (.CI(\heartbeat_generator.timer_reg[30]_i_8_n_0 ),
        .CO({O1146,\heartbeat_generator.timer_reg[30]_i_3_n_1 ,\heartbeat_generator.timer_reg[30]_i_3_n_2 ,\heartbeat_generator.timer_reg[30]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\heartbeat_generator.timer[30]_i_9_n_0 }),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_3_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_10_n_0 ,\heartbeat_generator.timer[30]_i_11_n_0 ,\heartbeat_generator.timer[30]_i_12_n_0 ,\heartbeat_generator.timer[30]_i_13_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_30 
       (.CI(\heartbeat_generator.timer_reg[30]_i_55_n_0 ),
        .CO({\heartbeat_generator.timer_reg[30]_i_30_n_0 ,\heartbeat_generator.timer_reg[30]_i_30_n_1 ,\heartbeat_generator.timer_reg[30]_i_30_n_2 ,\heartbeat_generator.timer_reg[30]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\heartbeat_generator.timer[30]_i_56_n_0 ,\heartbeat_generator.timer[30]_i_57_n_0 ,\heartbeat_generator.timer[30]_i_58_n_0 ,1'b0}),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_30_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_59_n_0 ,\heartbeat_generator.timer[30]_i_60_n_0 ,\heartbeat_generator.timer[30]_i_61_n_0 ,\heartbeat_generator.timer[30]_i_62_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_39 
       (.CI(\heartbeat_generator.timer_reg[30]_i_63_n_0 ),
        .CO({\heartbeat_generator.timer_reg[30]_i_39_n_0 ,\heartbeat_generator.timer_reg[30]_i_39_n_1 ,\heartbeat_generator.timer_reg[30]_i_39_n_2 ,\heartbeat_generator.timer_reg[30]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\heartbeat_generator.timer[30]_i_64_n_0 ,\heartbeat_generator.timer[30]_i_65_n_0 }),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_39_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_66_n_0 ,\heartbeat_generator.timer[30]_i_67_n_0 ,\heartbeat_generator.timer[30]_i_68_n_0 ,\heartbeat_generator.timer[30]_i_69_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_4 
       (.CI(\heartbeat_generator.timer_reg[30]_i_14_n_0 ),
        .CO({\heartbeat_generator.timer_reg[30]_i_4_n_0 ,\heartbeat_generator.timer_reg[30]_i_4_n_1 ,\heartbeat_generator.timer_reg[30]_i_4_n_2 ,\heartbeat_generator.timer_reg[30]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({timer[30],\heartbeat_generator.timer[30]_i_15_n_0 ,\heartbeat_generator.timer[30]_i_16_n_0 ,\heartbeat_generator.timer[30]_i_17_n_0 }),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_4_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_18_n_0 ,\heartbeat_generator.timer[30]_i_19_n_0 ,\heartbeat_generator.timer[30]_i_20_n_0 ,\heartbeat_generator.timer[30]_i_21_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_46 
       (.CI(\heartbeat_generator.timer_reg[30]_i_70_n_0 ),
        .CO({\heartbeat_generator.timer_reg[30]_i_46_n_0 ,\heartbeat_generator.timer_reg[30]_i_46_n_1 ,\heartbeat_generator.timer_reg[30]_i_46_n_2 ,\heartbeat_generator.timer_reg[30]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\heartbeat_generator.timer[30]_i_71_n_0 ,timer[13],\heartbeat_generator.timer[30]_i_72_n_0 ,1'b0}),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_46_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_73_n_0 ,\heartbeat_generator.timer[30]_i_74_n_0 ,\heartbeat_generator.timer[30]_i_75_n_0 ,\heartbeat_generator.timer[30]_i_76_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_5 
       (.CI(\heartbeat_generator.timer_reg[30]_i_22_n_0 ),
        .CO({p_3_in,\heartbeat_generator.timer_reg[30]_i_5_n_1 ,\heartbeat_generator.timer_reg[30]_i_5_n_2 ,\heartbeat_generator.timer_reg[30]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({timer[30],\heartbeat_generator.timer[30]_i_23_n_0 ,\heartbeat_generator.timer[30]_i_24_n_0 ,\heartbeat_generator.timer[30]_i_25_n_0 }),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_5_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_26_n_0 ,\heartbeat_generator.timer[30]_i_27_n_0 ,\heartbeat_generator.timer[30]_i_28_n_0 ,\heartbeat_generator.timer[30]_i_29_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_55 
       (.CI(1'b0),
        .CO({\heartbeat_generator.timer_reg[30]_i_55_n_0 ,\heartbeat_generator.timer_reg[30]_i_55_n_1 ,\heartbeat_generator.timer_reg[30]_i_55_n_2 ,\heartbeat_generator.timer_reg[30]_i_55_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,\heartbeat_generator.timer[30]_i_77_n_0 ,\heartbeat_generator.timer[30]_i_78_n_0 ,\heartbeat_generator.timer[30]_i_79_n_0 }),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_55_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_80_n_0 ,\heartbeat_generator.timer[30]_i_81_n_0 ,\heartbeat_generator.timer[30]_i_82_n_0 ,\heartbeat_generator.timer[30]_i_83_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_63 
       (.CI(1'b0),
        .CO({\heartbeat_generator.timer_reg[30]_i_63_n_0 ,\heartbeat_generator.timer_reg[30]_i_63_n_1 ,\heartbeat_generator.timer_reg[30]_i_63_n_2 ,\heartbeat_generator.timer_reg[30]_i_63_n_3 }),
        .CYINIT(1'b1),
        .DI({timer[7],1'b0,1'b0,1'b0}),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_63_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_84_n_0 ,\heartbeat_generator.timer[30]_i_85_n_0 ,\heartbeat_generator.timer[30]_i_86_n_0 ,\heartbeat_generator.timer[30]_i_87_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_70 
       (.CI(1'b0),
        .CO({\heartbeat_generator.timer_reg[30]_i_70_n_0 ,\heartbeat_generator.timer_reg[30]_i_70_n_1 ,\heartbeat_generator.timer_reg[30]_i_70_n_2 ,\heartbeat_generator.timer_reg[30]_i_70_n_3 }),
        .CYINIT(1'b1),
        .DI({\heartbeat_generator.timer[30]_i_88_n_0 ,\heartbeat_generator.timer[30]_i_89_n_0 ,timer[3],1'b0}),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_70_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_90_n_0 ,\heartbeat_generator.timer[30]_i_91_n_0 ,\heartbeat_generator.timer[30]_i_92_n_0 ,\heartbeat_generator.timer[30]_i_93_n_0 }));
  CARRY4 \heartbeat_generator.timer_reg[30]_i_8 
       (.CI(\heartbeat_generator.timer_reg[30]_i_30_n_0 ),
        .CO({\heartbeat_generator.timer_reg[30]_i_8_n_0 ,\heartbeat_generator.timer_reg[30]_i_8_n_1 ,\heartbeat_generator.timer_reg[30]_i_8_n_2 ,\heartbeat_generator.timer_reg[30]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\heartbeat_generator.timer[30]_i_31_n_0 ,\heartbeat_generator.timer[30]_i_32_n_0 ,\heartbeat_generator.timer[30]_i_33_n_0 ,\heartbeat_generator.timer[30]_i_34_n_0 }),
        .O(\NLW_heartbeat_generator.timer_reg[30]_i_8_O_UNCONNECTED [3:0]),
        .S({\heartbeat_generator.timer[30]_i_35_n_0 ,\heartbeat_generator.timer[30]_i_36_n_0 ,\heartbeat_generator.timer[30]_i_37_n_0 ,\heartbeat_generator.timer[30]_i_38_n_0 }));
  FDCE \heartbeat_generator.timer_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[3]_i_1_n_0 ),
        .Q(timer[3]));
  FDCE \heartbeat_generator.timer_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[4]_i_1_n_0 ),
        .Q(timer[4]));
  CARRY4 \heartbeat_generator.timer_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\heartbeat_generator.timer_reg[4]_i_2_n_0 ,\heartbeat_generator.timer_reg[4]_i_2_n_1 ,\heartbeat_generator.timer_reg[4]_i_2_n_2 ,\heartbeat_generator.timer_reg[4]_i_2_n_3 }),
        .CYINIT(timer[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\heartbeat_generator.timer_reg[4]_i_2_n_4 ,\heartbeat_generator.timer_reg[4]_i_2_n_5 ,\heartbeat_generator.timer_reg[4]_i_2_n_6 ,\heartbeat_generator.timer_reg[4]_i_2_n_7 }),
        .S({\heartbeat_generator.timer[4]_i_3_n_0 ,\heartbeat_generator.timer[4]_i_4_n_0 ,\heartbeat_generator.timer[4]_i_5_n_0 ,\heartbeat_generator.timer[4]_i_6_n_0 }));
  FDCE \heartbeat_generator.timer_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[5]_i_1_n_0 ),
        .Q(timer[5]));
  FDCE \heartbeat_generator.timer_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[6]_i_1_n_0 ),
        .Q(timer[6]));
  FDCE \heartbeat_generator.timer_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[7]_i_1_n_0 ),
        .Q(timer[7]));
  FDCE \heartbeat_generator.timer_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[8]_i_1_n_0 ),
        .Q(timer[8]));
  CARRY4 \heartbeat_generator.timer_reg[8]_i_2 
       (.CI(\heartbeat_generator.timer_reg[4]_i_2_n_0 ),
        .CO({\heartbeat_generator.timer_reg[8]_i_2_n_0 ,\heartbeat_generator.timer_reg[8]_i_2_n_1 ,\heartbeat_generator.timer_reg[8]_i_2_n_2 ,\heartbeat_generator.timer_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\heartbeat_generator.timer_reg[8]_i_2_n_4 ,\heartbeat_generator.timer_reg[8]_i_2_n_5 ,\heartbeat_generator.timer_reg[8]_i_2_n_6 ,\heartbeat_generator.timer_reg[8]_i_2_n_7 }),
        .S({\heartbeat_generator.timer[8]_i_3_n_0 ,\heartbeat_generator.timer[8]_i_4_n_0 ,\heartbeat_generator.timer[8]_i_5_n_0 ,\heartbeat_generator.timer[8]_i_6_n_0 }));
  FDCE \heartbeat_generator.timer_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\heartbeat_generator.timer[9]_i_1_n_0 ),
        .Q(timer[9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \interrupt[0]_i_1 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(write_R),
        .I3(mem_address[0]),
        .I4(\channel_status_reg[1][0]_0 ),
        .O(\interrupt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \interrupt[1]_i_1 
       (.I0(\recv_counter[3][6]_i_4_n_0 ),
        .I1(\interrupt[1]_i_2_n_0 ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(\interrupt[1]_i_3_n_0 ),
        .O(\interrupt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \interrupt[1]_i_2 
       (.I0(\recv_counter_reg[3]__0 [5]),
        .I1(\recv_counter_reg[3]__0 [6]),
        .I2(\recv_counter_reg[3]__0 [2]),
        .I3(\recv_counter_reg[3]__0 [1]),
        .I4(\recv_counter_reg[3]__0 [0]),
        .I5(\interrupt[1]_i_4_n_0 ),
        .O(\interrupt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \interrupt[1]_i_3 
       (.I0(\recv_counter_reg[2]__0 [2]),
        .I1(\recv_counter_reg[2]__0 [4]),
        .I2(\recv_counter_reg[2]__0 [5]),
        .I3(\interrupt[1]_i_5_n_0 ),
        .O(\interrupt[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \interrupt[1]_i_4 
       (.I0(\recv_counter_reg[3]__0 [3]),
        .I1(\recv_counter_reg[3]__0 [4]),
        .O(\interrupt[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \interrupt[1]_i_5 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\recv_counter_reg[2]__0 [3]),
        .I3(\recv_counter_reg[2]__0 [6]),
        .I4(\recv_counter_reg[2]__0 [1]),
        .I5(\recv_counter_reg[2]__0 [0]),
        .O(\interrupt[1]_i_5_n_0 ));
  FDCE \interrupt_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\interrupt[0]_i_1_n_0 ),
        .Q(\interrupt_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFF04FFFF04040404)) 
    \interrupt_reg[0]_i_1 
       (.I0(\interrupt_reg_n_0_[1] ),
        .I1(interrupt_request_reg_n_0),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2_n_0 ),
        .I4(\interrupt_reg[0]_i_2_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[0] ),
        .O(\interrupt_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \interrupt_reg[0]_i_2 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_0_WDATA[0]),
        .I2(S_AXI_0_WDATA[1]),
        .O(\interrupt_reg[0]_i_2_n_0 ));
  FDCE \interrupt_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\interrupt[1]_i_1_n_0 ),
        .Q(\interrupt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFF40FFFF40404040)) 
    \interrupt_reg[1]_i_1 
       (.I0(\interrupt_reg_n_0_[1] ),
        .I1(interrupt_request_reg_n_0),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2_n_0 ),
        .I4(\toggle_bits_cpu_side[1]_i_2_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[1] ),
        .O(\interrupt_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFF08080808)) 
    \interrupt_reg[2]_i_1 
       (.I0(interrupt_request_reg_n_0),
        .I1(\interrupt_reg_n_0_[1] ),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2_n_0 ),
        .I4(\toggle_bits_cpu_side[2]_i_2_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[2] ),
        .O(\interrupt_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFF80808080)) 
    \interrupt_reg[3]_i_1 
       (.I0(interrupt_request_reg_n_0),
        .I1(\interrupt_reg_n_0_[1] ),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2_n_0 ),
        .I4(\interrupt_reg[3]_i_3_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[3] ),
        .O(\interrupt_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAEEFAFFFFEEFFFF)) 
    \interrupt_reg[3]_i_2 
       (.I0(command_queue_write_i_3_n_0),
        .I1(S_AXI_0_AWADDR[1]),
        .I2(S_AXI_0_ARADDR[1]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[0]),
        .I5(S_AXI_0_ARADDR[0]),
        .O(\interrupt_reg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \interrupt_reg[3]_i_3 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_0_WDATA[0]),
        .I2(S_AXI_0_WDATA[1]),
        .O(\interrupt_reg[3]_i_3_n_0 ));
  FDCE \interrupt_reg_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\interrupt_reg[0]_i_1_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[0] ));
  FDCE \interrupt_reg_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\interrupt_reg[1]_i_1_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[1] ));
  FDCE \interrupt_reg_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\interrupt_reg[2]_i_1_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[2] ));
  FDCE \interrupt_reg_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\interrupt_reg[3]_i_1_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    interrupt_request_i_1
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(write_R),
        .I3(\channel_status_reg[1][0]_0 ),
        .O(interrupt_request_i_1_n_0));
  FDCE interrupt_request_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(interrupt_request_i_1_n_0),
        .Q(interrupt_request_reg_n_0));
  FDRE \mem_address_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(write_R_reg_1),
        .Q(mem_address[0]),
        .R(1'b0));
  FDRE \mem_address_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(write_R_reg_0),
        .Q(mem_address[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \minusOp_inferred__1/i_/i_ 
       (.I0(\Flit_id_reg_n_0_[3] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[2] ),
        .I4(\Flit_id_reg_n_0_[4] ),
        .O(\minusOp_inferred__1/i_/i__n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \msg_length_reg[7][6]_i_2 
       (.I0(\toggle_bits_noc_side_reg[2]_0 ),
        .I1(toggle_address_noc_side[0]),
        .I2(D[8]),
        .I3(D[7]),
        .I4(toggle_address_noc_side[2]),
        .I5(toggle_address_noc_side[1]),
        .O(\channel_nr_reg[2]_1 ));
  FDCE \msg_length_reg_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_9 ),
        .CLR(reset),
        .D(\Outport[6] [8]),
        .Q(\msg_length_reg_reg[0]__0 [0]));
  FDCE \msg_length_reg_reg[0][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_9 ),
        .CLR(reset),
        .D(\Outport[6] [9]),
        .Q(\msg_length_reg_reg[0]__0 [1]));
  FDCE \msg_length_reg_reg[0][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_9 ),
        .CLR(reset),
        .D(\Outport[6] [10]),
        .Q(\msg_length_reg_reg[0]__0 [2]));
  FDCE \msg_length_reg_reg[0][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_9 ),
        .CLR(reset),
        .D(\Outport[6] [11]),
        .Q(\msg_length_reg_reg[0]__0 [3]));
  FDCE \msg_length_reg_reg[0][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_9 ),
        .CLR(reset),
        .D(\Outport[6] [12]),
        .Q(\msg_length_reg_reg[0]__0 [4]));
  FDCE \msg_length_reg_reg[0][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_9 ),
        .CLR(reset),
        .D(\Outport[6] [13]),
        .Q(\msg_length_reg_reg[0]__0 [5]));
  FDCE \msg_length_reg_reg[0][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_9 ),
        .CLR(reset),
        .D(\Outport[6] [14]),
        .Q(\msg_length_reg_reg[0]__0 [6]));
  FDCE \msg_length_reg_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_8 ),
        .CLR(reset),
        .D(\Outport[6] [8]),
        .Q(\msg_length_reg_reg[1]__0 [0]));
  FDCE \msg_length_reg_reg[1][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_8 ),
        .CLR(reset),
        .D(\Outport[6] [9]),
        .Q(\msg_length_reg_reg[1]__0 [1]));
  FDCE \msg_length_reg_reg[1][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_8 ),
        .CLR(reset),
        .D(\Outport[6] [10]),
        .Q(\msg_length_reg_reg[1]__0 [2]));
  FDCE \msg_length_reg_reg[1][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_8 ),
        .CLR(reset),
        .D(\Outport[6] [11]),
        .Q(\msg_length_reg_reg[1]__0 [3]));
  FDCE \msg_length_reg_reg[1][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_8 ),
        .CLR(reset),
        .D(\Outport[6] [12]),
        .Q(\msg_length_reg_reg[1]__0 [4]));
  FDCE \msg_length_reg_reg[1][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_8 ),
        .CLR(reset),
        .D(\Outport[6] [13]),
        .Q(\msg_length_reg_reg[1]__0 [5]));
  FDCE \msg_length_reg_reg[1][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_8 ),
        .CLR(reset),
        .D(\Outport[6] [14]),
        .Q(\msg_length_reg_reg[1]__0 [6]));
  FDCE \msg_length_reg_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_7 ),
        .CLR(reset),
        .D(\Outport[6] [8]),
        .Q(\msg_length_reg_reg[2]__0 [0]));
  FDCE \msg_length_reg_reg[2][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_7 ),
        .CLR(reset),
        .D(\Outport[6] [9]),
        .Q(\msg_length_reg_reg[2]__0 [1]));
  FDCE \msg_length_reg_reg[2][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_7 ),
        .CLR(reset),
        .D(\Outport[6] [10]),
        .Q(\msg_length_reg_reg[2]__0 [2]));
  FDCE \msg_length_reg_reg[2][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_7 ),
        .CLR(reset),
        .D(\Outport[6] [11]),
        .Q(\msg_length_reg_reg[2]__0 [3]));
  FDCE \msg_length_reg_reg[2][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_7 ),
        .CLR(reset),
        .D(\Outport[6] [12]),
        .Q(\msg_length_reg_reg[2]__0 [4]));
  FDCE \msg_length_reg_reg[2][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_7 ),
        .CLR(reset),
        .D(\Outport[6] [13]),
        .Q(\msg_length_reg_reg[2]__0 [5]));
  FDCE \msg_length_reg_reg[2][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_7 ),
        .CLR(reset),
        .D(\Outport[6] [14]),
        .Q(\msg_length_reg_reg[2]__0 [6]));
  FDCE \msg_length_reg_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_6 ),
        .CLR(reset),
        .D(\Outport[6] [8]),
        .Q(\msg_length_reg_reg[3]__0 [0]));
  FDCE \msg_length_reg_reg[3][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_6 ),
        .CLR(reset),
        .D(\Outport[6] [9]),
        .Q(\msg_length_reg_reg[3]__0 [1]));
  FDCE \msg_length_reg_reg[3][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_6 ),
        .CLR(reset),
        .D(\Outport[6] [10]),
        .Q(\msg_length_reg_reg[3]__0 [2]));
  FDCE \msg_length_reg_reg[3][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_6 ),
        .CLR(reset),
        .D(\Outport[6] [11]),
        .Q(\msg_length_reg_reg[3]__0 [3]));
  FDCE \msg_length_reg_reg[3][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_6 ),
        .CLR(reset),
        .D(\Outport[6] [12]),
        .Q(\msg_length_reg_reg[3]__0 [4]));
  FDCE \msg_length_reg_reg[3][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_6 ),
        .CLR(reset),
        .D(\Outport[6] [13]),
        .Q(\msg_length_reg_reg[3]__0 [5]));
  FDCE \msg_length_reg_reg[3][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_6 ),
        .CLR(reset),
        .D(\Outport[6] [14]),
        .Q(\msg_length_reg_reg[3]__0 [6]));
  FDCE \msg_length_reg_reg[4][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_5 ),
        .CLR(reset),
        .D(\Outport[6] [8]),
        .Q(\msg_length_reg_reg[4]__0 [0]));
  FDCE \msg_length_reg_reg[4][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_5 ),
        .CLR(reset),
        .D(\Outport[6] [9]),
        .Q(\msg_length_reg_reg[4]__0 [1]));
  FDCE \msg_length_reg_reg[4][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_5 ),
        .CLR(reset),
        .D(\Outport[6] [10]),
        .Q(\msg_length_reg_reg[4]__0 [2]));
  FDCE \msg_length_reg_reg[4][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_5 ),
        .CLR(reset),
        .D(\Outport[6] [11]),
        .Q(\msg_length_reg_reg[4]__0 [3]));
  FDCE \msg_length_reg_reg[4][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_5 ),
        .CLR(reset),
        .D(\Outport[6] [12]),
        .Q(\msg_length_reg_reg[4]__0 [4]));
  FDCE \msg_length_reg_reg[4][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_5 ),
        .CLR(reset),
        .D(\Outport[6] [13]),
        .Q(\msg_length_reg_reg[4]__0 [5]));
  FDCE \msg_length_reg_reg[4][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_5 ),
        .CLR(reset),
        .D(\Outport[6] [14]),
        .Q(\msg_length_reg_reg[4]__0 [6]));
  FDCE \msg_length_reg_reg[5][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_4 ),
        .CLR(reset),
        .D(\Outport[6] [8]),
        .Q(\msg_length_reg_reg[5]__0 [0]));
  FDCE \msg_length_reg_reg[5][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_4 ),
        .CLR(reset),
        .D(\Outport[6] [9]),
        .Q(\msg_length_reg_reg[5]__0 [1]));
  FDCE \msg_length_reg_reg[5][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_4 ),
        .CLR(reset),
        .D(\Outport[6] [10]),
        .Q(\msg_length_reg_reg[5]__0 [2]));
  FDCE \msg_length_reg_reg[5][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_4 ),
        .CLR(reset),
        .D(\Outport[6] [11]),
        .Q(\msg_length_reg_reg[5]__0 [3]));
  FDCE \msg_length_reg_reg[5][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_4 ),
        .CLR(reset),
        .D(\Outport[6] [12]),
        .Q(\msg_length_reg_reg[5]__0 [4]));
  FDCE \msg_length_reg_reg[5][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_4 ),
        .CLR(reset),
        .D(\Outport[6] [13]),
        .Q(\msg_length_reg_reg[5]__0 [5]));
  FDCE \msg_length_reg_reg[5][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_4 ),
        .CLR(reset),
        .D(\Outport[6] [14]),
        .Q(\msg_length_reg_reg[5]__0 [6]));
  FDCE \msg_length_reg_reg[6][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\toggle_bits_noc_side_reg[2]_1 ),
        .CLR(reset),
        .D(\Outport[6] [8]),
        .Q(\msg_length_reg_reg[6]__0 [0]));
  FDCE \msg_length_reg_reg[6][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\toggle_bits_noc_side_reg[2]_1 ),
        .CLR(reset),
        .D(\Outport[6] [9]),
        .Q(\msg_length_reg_reg[6]__0 [1]));
  FDCE \msg_length_reg_reg[6][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\toggle_bits_noc_side_reg[2]_1 ),
        .CLR(reset),
        .D(\Outport[6] [10]),
        .Q(\msg_length_reg_reg[6]__0 [2]));
  FDCE \msg_length_reg_reg[6][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\toggle_bits_noc_side_reg[2]_1 ),
        .CLR(reset),
        .D(\Outport[6] [11]),
        .Q(\msg_length_reg_reg[6]__0 [3]));
  FDCE \msg_length_reg_reg[6][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\toggle_bits_noc_side_reg[2]_1 ),
        .CLR(reset),
        .D(\Outport[6] [12]),
        .Q(\msg_length_reg_reg[6]__0 [4]));
  FDCE \msg_length_reg_reg[6][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\toggle_bits_noc_side_reg[2]_1 ),
        .CLR(reset),
        .D(\Outport[6] [13]),
        .Q(\msg_length_reg_reg[6]__0 [5]));
  FDCE \msg_length_reg_reg[6][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\toggle_bits_noc_side_reg[2]_1 ),
        .CLR(reset),
        .D(\Outport[6] [14]),
        .Q(\msg_length_reg_reg[6]__0 [6]));
  FDCE \msg_length_reg_reg[7][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_3 ),
        .CLR(reset),
        .D(\Outport[6] [8]),
        .Q(\msg_length_reg_reg[7]__0 [0]));
  FDCE \msg_length_reg_reg[7][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_3 ),
        .CLR(reset),
        .D(\Outport[6] [9]),
        .Q(\msg_length_reg_reg[7]__0 [1]));
  FDCE \msg_length_reg_reg[7][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_3 ),
        .CLR(reset),
        .D(\Outport[6] [10]),
        .Q(\msg_length_reg_reg[7]__0 [2]));
  FDCE \msg_length_reg_reg[7][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_3 ),
        .CLR(reset),
        .D(\Outport[6] [11]),
        .Q(\msg_length_reg_reg[7]__0 [3]));
  FDCE \msg_length_reg_reg[7][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_3 ),
        .CLR(reset),
        .D(\Outport[6] [12]),
        .Q(\msg_length_reg_reg[7]__0 [4]));
  FDCE \msg_length_reg_reg[7][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_3 ),
        .CLR(reset),
        .D(\Outport[6] [13]),
        .Q(\msg_length_reg_reg[7]__0 [5]));
  FDCE \msg_length_reg_reg[7][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\mem_reg[64]_3 ),
        .CLR(reset),
        .D(\Outport[6] [14]),
        .Q(\msg_length_reg_reg[7]__0 [6]));
  FDCE old_GlobalSync_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(old_GlobalSync_reg_0),
        .Q(old_heartbeat_0));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[0]_i_1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[32]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[0]_i_2_n_0 ),
        .O(\outport[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[0]_i_2 
       (.I0(global_clock_reg[0]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0014FFFF00140000)) 
    \outport[10]_i_1 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_3_n_0 ),
        .I2(\Flit_id[2]_i_5_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[10]_i_2_n_0 ),
        .O(\outport[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[10]_i_2 
       (.I0(global_clock_reg[10]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[10]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[11]_i_2 
       (.I0(global_clock_reg[11]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[11]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \outport[11]_i_3 
       (.I0(out[1]),
        .I1(\send_counter[3]_i_3_n_0 ),
        .I2(\Flit_id[2]_i_5_n_0 ),
        .I3(\Flit_id[2]_i_3_n_0 ),
        .I4(out[2]),
        .O(\outport[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0041FFFF00410000)) 
    \outport[12]_i_1 
       (.I0(out[1]),
        .I1(\outport[12]_i_2_n_0 ),
        .I2(\outport[12]_i_3_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[12]_i_4_n_0 ),
        .O(\outport[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \outport[12]_i_2 
       (.I0(\Flit_id[2]_i_5_n_0 ),
        .I1(\Flit_id[2]_i_3_n_0 ),
        .I2(\send_counter[3]_i_3_n_0 ),
        .O(\outport[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \outport[12]_i_3 
       (.I0(\command_queue_mem_reg_n_0_[3][4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][4] ),
        .I4(\command_queue_mem_reg_n_0_[1][4] ),
        .I5(\command_queue_mem_reg_n_0_[2][4] ),
        .O(\outport[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[12]_i_4 
       (.I0(global_clock_reg[12]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[12]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0014FFFF00140000)) 
    \outport[13]_i_1 
       (.I0(out[1]),
        .I1(\outport[13]_i_2_n_0 ),
        .I2(\outport[13]_i_3_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[13]_i_4_n_0 ),
        .O(\outport[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \outport[13]_i_2 
       (.I0(\command_queue_mem_reg_n_0_[3][5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][5] ),
        .I4(\command_queue_mem_reg_n_0_[1][5] ),
        .I5(\command_queue_mem_reg_n_0_[2][5] ),
        .O(\outport[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outport[13]_i_3 
       (.I0(\outport[12]_i_3_n_0 ),
        .I1(\outport[12]_i_2_n_0 ),
        .O(\outport[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[13]_i_4 
       (.I0(global_clock_reg[13]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[13]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[14]_i_2 
       (.I0(global_clock_reg[14]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[14]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \outport[14]_i_3 
       (.I0(out[1]),
        .I1(\Flit_id[6]_i_5_n_0 ),
        .I2(\outport[13]_i_3_n_0 ),
        .I3(\outport[13]_i_2_n_0 ),
        .I4(out[2]),
        .O(\outport[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[15]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[15]),
        .I3(send_clock10_out),
        .I4(DOADO[15]),
        .I5(out[1]),
        .O(\outport[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[16]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[16]),
        .I3(send_clock10_out),
        .I4(DOADO[16]),
        .I5(out[1]),
        .O(\outport[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[17]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[17]),
        .I3(send_clock10_out),
        .I4(DOADO[17]),
        .I5(out[1]),
        .O(\outport[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[18]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[18]),
        .I3(send_clock10_out),
        .I4(DOADO[18]),
        .I5(out[1]),
        .O(\outport[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[19]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[19]),
        .I3(send_clock10_out),
        .I4(DOADO[19]),
        .I5(out[1]),
        .O(\outport[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[1]_i_1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[33]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[1]_i_2_n_0 ),
        .O(\outport[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[1]_i_2 
       (.I0(global_clock_reg[1]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[1]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[20]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[20]),
        .I3(send_clock10_out),
        .I4(DOADO[20]),
        .I5(out[1]),
        .O(\outport[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[21]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[21]),
        .I3(send_clock10_out),
        .I4(DOADO[21]),
        .I5(out[1]),
        .O(\outport[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[22]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[22]),
        .I3(send_clock10_out),
        .I4(DOADO[22]),
        .I5(out[1]),
        .O(\outport[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[23]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[23]),
        .I3(send_clock10_out),
        .I4(DOADO[23]),
        .I5(out[1]),
        .O(\outport[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[24]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[24]),
        .I3(send_clock10_out),
        .I4(DOADO[24]),
        .I5(out[1]),
        .O(\outport[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[25]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[25]),
        .I3(send_clock10_out),
        .I4(DOADO[25]),
        .I5(out[1]),
        .O(\outport[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[26]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[26]),
        .I3(send_clock10_out),
        .I4(DOADO[26]),
        .I5(out[1]),
        .O(\outport[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[27]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[27]),
        .I3(send_clock10_out),
        .I4(DOADO[27]),
        .I5(out[1]),
        .O(\outport[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[28]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[28]),
        .I3(send_clock10_out),
        .I4(DOADO[28]),
        .I5(out[1]),
        .O(\outport[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[29]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[29]),
        .I3(send_clock10_out),
        .I4(DOADO[29]),
        .I5(out[1]),
        .O(\outport[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[2]_i_1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[34]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[2]_i_2_n_0 ),
        .O(\outport[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[2]_i_2 
       (.I0(global_clock_reg[2]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[2]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[30]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[30]),
        .I3(send_clock10_out),
        .I4(DOADO[30]),
        .I5(out[1]),
        .O(\outport[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[31]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[31]),
        .I3(send_clock10_out),
        .I4(DOADO[31]),
        .I5(out[1]),
        .O(\outport[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outport[31]_i_2 
       (.I0(\send_counter_reg[0]_0 ),
        .I1(\send_counter_reg[0]_1 ),
        .O(send_clock10_out));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[32]_i_1 
       (.I0(out[0]),
        .I1(dest_col),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[33]_i_1 
       (.I0(out[0]),
        .I1(dest_row),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[33]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[3]_i_1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[35]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[3]_i_2_n_0 ),
        .O(\outport[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[3]_i_2 
       (.I0(global_clock_reg[3]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[3]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[40]_i_1 
       (.I0(out[0]),
        .I1(dest_pid[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[41]_i_1 
       (.I0(out[0]),
        .I1(dest_pid[1]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[42]_i_1 
       (.I0(out[0]),
        .I1(dest_pid[2]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[43]_i_1 
       (.I0(out[0]),
        .I1(dest_pid[3]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[44]_i_1 
       (.I0(out[0]),
        .I1(dest_pid[4]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[45]_i_1 
       (.I0(out[0]),
        .I1(dest_pid[5]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[46]_i_1 
       (.I0(out[0]),
        .I1(dest_pid[6]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[47]_i_1 
       (.I0(out[0]),
        .I1(dest_pid[7]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[48]_i_1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[49]_i_1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[49]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[4]_i_1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[36]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[4]_i_2_n_0 ),
        .O(\outport[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[4]_i_2 
       (.I0(global_clock_reg[4]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[4]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[50]_i_1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[51]_i_1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[52]_i_1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[53]_i_1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[54]_i_1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[55]_i_1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[7] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[56]_i_1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[57]_i_1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[58]_i_1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[59]_i_1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[59]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[5]_i_1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[37]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[5]_i_2_n_0 ),
        .O(\outport[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[5]_i_2 
       (.I0(global_clock_reg[5]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[5]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[60]_i_1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[61]_i_1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[62]_i_1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1104)) 
    \outport[63]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\send_counter_reg[0]_1 ),
        .I3(out[0]),
        .O(\outport[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5515)) 
    \outport[64]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .O(\outport[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1140)) 
    \outport[64]_i_2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\send_counter_reg[0]_1 ),
        .I3(out[0]),
        .O(\outport[64]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[6]_i_1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[38]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[6]_i_2_n_0 ),
        .O(\outport[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[6]_i_2 
       (.I0(global_clock_reg[6]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[6]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[7]_i_1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[39]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[7]_i_2_n_0 ),
        .O(\outport[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[7]_i_2 
       (.I0(global_clock_reg[7]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[7]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[8]_i_1 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_4_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[8]_i_2_n_0 ),
        .O(\outport[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[8]_i_2 
       (.I0(global_clock_reg[8]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[8]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \outport[9]_i_1 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_3_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[9]_i_2_n_0 ),
        .O(\outport[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[9]_i_2 
       (.I0(global_clock_reg[9]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[9]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[9]_i_2_n_0 ));
  FDRE \outport_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[0]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [0]),
        .R(reset));
  FDRE \outport_reg[10] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[10]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [10]),
        .R(reset));
  FDRE \outport_reg[11] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport_reg[11]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [11]),
        .R(reset));
  MUXF7 \outport_reg[11]_i_1 
       (.I0(\outport[11]_i_2_n_0 ),
        .I1(\outport[11]_i_3_n_0 ),
        .O(\outport_reg[11]_i_1_n_0 ),
        .S(out[0]));
  FDRE \outport_reg[12] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[12]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [12]),
        .R(reset));
  FDRE \outport_reg[13] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[13]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [13]),
        .R(reset));
  FDRE \outport_reg[14] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport_reg[14]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [14]),
        .R(reset));
  MUXF7 \outport_reg[14]_i_1 
       (.I0(\outport[14]_i_2_n_0 ),
        .I1(\outport[14]_i_3_n_0 ),
        .O(\outport_reg[14]_i_1_n_0 ),
        .S(out[0]));
  FDRE \outport_reg[15] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[15]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [15]),
        .R(reset));
  FDRE \outport_reg[16] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[16]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [16]),
        .R(reset));
  FDRE \outport_reg[17] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[17]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [17]),
        .R(reset));
  FDRE \outport_reg[18] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[18]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [18]),
        .R(reset));
  FDRE \outport_reg[19] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[19]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [19]),
        .R(reset));
  FDRE \outport_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[1]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [1]),
        .R(reset));
  FDRE \outport_reg[20] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[20]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [20]),
        .R(reset));
  FDRE \outport_reg[21] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[21]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [21]),
        .R(reset));
  FDRE \outport_reg[22] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[22]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [22]),
        .R(reset));
  FDRE \outport_reg[23] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[23]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [23]),
        .R(reset));
  FDRE \outport_reg[24] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[24]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [24]),
        .R(reset));
  FDRE \outport_reg[25] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[25]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [25]),
        .R(reset));
  FDRE \outport_reg[26] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[26]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [26]),
        .R(reset));
  FDRE \outport_reg[27] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[27]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [27]),
        .R(reset));
  FDRE \outport_reg[28] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[28]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [28]),
        .R(reset));
  FDRE \outport_reg[29] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[29]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [29]),
        .R(reset));
  FDRE \outport_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[2]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [2]),
        .R(reset));
  FDRE \outport_reg[30] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[30]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [30]),
        .R(reset));
  FDRE \outport_reg[31] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[31]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [31]),
        .R(reset));
  FDRE \outport_reg[32] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[32]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [32]),
        .R(reset));
  FDRE \outport_reg[33] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[33]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [33]),
        .R(reset));
  FDRE \outport_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[3]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [3]),
        .R(reset));
  FDRE \outport_reg[40] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[40]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [34]),
        .R(reset));
  FDRE \outport_reg[41] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[41]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [35]),
        .R(reset));
  FDRE \outport_reg[42] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[42]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [36]),
        .R(reset));
  FDRE \outport_reg[43] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[43]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [37]),
        .R(reset));
  FDRE \outport_reg[44] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[44]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [38]),
        .R(reset));
  FDRE \outport_reg[45] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[45]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [39]),
        .R(reset));
  FDRE \outport_reg[46] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[46]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [40]),
        .R(reset));
  FDRE \outport_reg[47] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[47]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [41]),
        .R(reset));
  FDRE \outport_reg[48] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[48]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [42]),
        .R(reset));
  FDRE \outport_reg[49] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[49]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [43]),
        .R(reset));
  FDRE \outport_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[4]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [4]),
        .R(reset));
  FDRE \outport_reg[50] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[50]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [44]),
        .R(reset));
  FDRE \outport_reg[51] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[51]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [45]),
        .R(reset));
  FDRE \outport_reg[52] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[52]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [46]),
        .R(reset));
  FDRE \outport_reg[53] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[53]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [47]),
        .R(reset));
  FDRE \outport_reg[54] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[54]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [48]),
        .R(reset));
  FDRE \outport_reg[55] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[55]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [49]),
        .R(reset));
  FDRE \outport_reg[56] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[56]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [50]),
        .R(reset));
  FDRE \outport_reg[57] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[57]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [51]),
        .R(reset));
  FDRE \outport_reg[58] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[58]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [52]),
        .R(reset));
  FDRE \outport_reg[59] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[59]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [53]),
        .R(reset));
  FDRE \outport_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[5]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [5]),
        .R(reset));
  FDRE \outport_reg[60] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[60]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [54]),
        .R(reset));
  FDRE \outport_reg[61] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[61]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [55]),
        .R(reset));
  FDRE \outport_reg[62] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[62]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [56]),
        .R(reset));
  FDRE \outport_reg[63] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[63]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [57]),
        .R(reset));
  FDRE \outport_reg[64] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[64]_i_2_n_0 ),
        .Q(\G0.mem_reg[64] [58]),
        .R(reset));
  FDRE \outport_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[6]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [6]),
        .R(reset));
  FDRE \outport_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[7]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [7]),
        .R(reset));
  FDRE \outport_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[8]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [8]),
        .R(reset));
  FDRE \outport_reg[9] 
       (.C(S_AXI_0_ACLK),
        .CE(\outport[64]_i_1_n_0 ),
        .D(\outport[9]_i_1_n_0 ),
        .Q(\G0.mem_reg[64] [9]),
        .R(reset));
  LUT3 #(
    .INIT(8'h10)) 
    \recv_address[8]_i_1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(write_R),
        .O(\recv_address[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_10 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [2]),
        .I1(\Outport[6] [25]),
        .I2(\recv_address_reg[7]_4 [3]),
        .I3(\Outport[6] [27]),
        .I4(\recv_address[8]_i_26_n_0 ),
        .O(\recv_address_reg[7]_6 ));
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \recv_address[8]_i_11 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [7]),
        .I1(\Outport[6] [22]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [3]),
        .I3(\Outport[6] [18]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ),
        .O(\recv_address[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_13 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [5]),
        .I1(\Outport[6] [28]),
        .I2(\Outport[6] [15]),
        .I3(\recv_address_reg[7]_5 [0]),
        .I4(\Outport[6] [23]),
        .I5(\recv_address_reg[7]_4 [0]),
        .O(\recv_address[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \recv_address[8]_i_14 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [3]),
        .I1(\Outport[6] [18]),
        .I2(\Outport[6] [25]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [2]),
        .I4(\Outport[6] [16]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [1]),
        .O(\recv_address[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4FF4)) 
    \recv_address[8]_i_15 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [2]),
        .I1(\Outport[6] [17]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [5]),
        .I3(\Outport[6] [20]),
        .I4(\mem_reg[49] ),
        .I5(\recv_address[8]_i_30_n_0 ),
        .O(\recv_address[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_16 
       (.I0(\recv_address[8]_i_31_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ),
        .I2(\Outport[6] [26]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [3]),
        .I4(\Outport[6] [19]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [4]),
        .O(\recv_address[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_17 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [7]),
        .I1(\Outport[6] [22]),
        .I2(\recv_address_reg[8]_3 [3]),
        .I3(\Outport[6] [27]),
        .I4(\recv_address_reg[8]_3 [2]),
        .I5(\Outport[6] [25]),
        .O(\recv_address[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_19 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [6]),
        .I1(\Outport[6] [21]),
        .I2(\Outport[6] [30]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [7]),
        .I4(\Outport[6] [28]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [5]),
        .O(\recv_address[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B00B)) 
    \recv_address[8]_i_20 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [7]),
        .I1(\Outport[6] [30]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [0]),
        .I3(\Outport[6] [23]),
        .I4(\recv_address[8]_i_32_n_0 ),
        .I5(\mem_reg[42] ),
        .O(\recv_address[8]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \recv_address[8]_i_21 
       (.I0(\recv_address[8]_i_34_n_0 ),
        .I1(\Outport[6] [16]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [1]),
        .I3(\Outport[6] [27]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [4]),
        .O(\recv_address[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \recv_address[8]_i_22 
       (.I0(\recv_address[8]_i_35_n_0 ),
        .I1(\mem_reg[46] ),
        .I2(Q[1]),
        .I3(\Outport[6] [26]),
        .I4(\Outport[6] [22]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [7]),
        .O(\recv_address[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_23 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [5]),
        .I1(\Outport[6] [28]),
        .I2(\Outport[6] [19]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [4]),
        .I4(\Outport[6] [29]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [6]),
        .O(\recv_address[8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \recv_address[8]_i_25 
       (.I0(\recv_address[8]_i_39_n_0 ),
        .I1(\recv_address[8]_i_40_n_0 ),
        .I2(\recv_address[8]_i_41_n_0 ),
        .I3(\mem_reg[47] ),
        .I4(\recv_address[8]_i_43_n_0 ),
        .O(\recv_address_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_26 
       (.I0(\recv_address_reg[7]_5 [2]),
        .I1(\Outport[6] [21]),
        .I2(\recv_address_reg[7]_5 [1]),
        .I3(\Outport[6] [19]),
        .O(\recv_address[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_28 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [2]),
        .I1(\Outport[6] [17]),
        .I2(\Outport[6] [24]),
        .I3(\recv_address_reg[7]_4 [1]),
        .I4(\Outport[6] [26]),
        .I5(\recv_address_reg[7]_4 [2]),
        .O(\recv_address_reg[8]_6 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_30 
       (.I0(\recv_address_reg[8]_3 [1]),
        .I1(\Outport[6] [24]),
        .I2(\Outport[6] [23]),
        .I3(\recv_address_reg[8]_3 [0]),
        .I4(\recv_address[8]_i_45_n_0 ),
        .O(\recv_address[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_31 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [6]),
        .I1(\Outport[6] [29]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [3]),
        .I3(\Outport[6] [26]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [2]),
        .I5(\Outport[6] [17]),
        .O(\recv_address[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_32 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [0]),
        .I1(\Outport[6] [15]),
        .I2(\Outport[6] [25]),
        .I3(Q[0]),
        .I4(\recv_address_reg[8]_1 [0]),
        .I5(\Outport[6] [17]),
        .O(\recv_address[8]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \recv_address[8]_i_34 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [3]),
        .I1(\Outport[6] [18]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [7]),
        .I3(\Outport[6] [22]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .O(\recv_address[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_35 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [1]),
        .I1(\Outport[6] [24]),
        .I2(\Outport[6] [21]),
        .I3(\recv_address_reg[8]_1 [2]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [7]),
        .I5(\Outport[6] [30]),
        .O(\recv_address[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_38 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [1]),
        .I1(\Outport[6] [16]),
        .I2(\recv_address_reg[7]_2 [1]),
        .I3(\Outport[6] [19]),
        .I4(\Outport[6] [21]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [6]),
        .O(\recv_address_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_39 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [2]),
        .I1(\Outport[6] [25]),
        .I2(\Outport[6] [17]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [2]),
        .I4(\Outport[6] [18]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [3]),
        .O(\recv_address[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_40 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [4]),
        .I1(\Outport[6] [27]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [6]),
        .I3(\Outport[6] [21]),
        .I4(\recv_address_reg[7]_2 [0]),
        .I5(\Outport[6] [15]),
        .O(\recv_address[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_41 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [6]),
        .I1(\Outport[6] [29]),
        .I2(\recv_address_reg[7]_1 [1]),
        .I3(\Outport[6] [24]),
        .I4(\Outport[6] [20]),
        .I5(\recv_address_reg[7]_2 [2]),
        .O(\recv_address[8]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \recv_address[8]_i_43 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [5]),
        .I1(\Outport[6] [28]),
        .I2(\Outport[6] [22]),
        .I3(\recv_address_reg[7]_2 [3]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ),
        .O(\recv_address[8]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_45 
       (.I0(\recv_address_reg[8]_4 [1]),
        .I1(\Outport[6] [16]),
        .I2(\recv_address_reg[8]_4 [2]),
        .I3(\Outport[6] [18]),
        .O(\recv_address[8]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \recv_address[8]_i_5 
       (.I0(\recv_address[8]_i_11_n_0 ),
        .I1(\Outport[6] [20]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [5]),
        .I3(\mem_reg[48] ),
        .I4(\recv_address[8]_i_13_n_0 ),
        .I5(\recv_address[8]_i_14_n_0 ),
        .O(\recv_address_reg[8]_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \recv_address[8]_i_6 
       (.I0(\recv_address[8]_i_15_n_0 ),
        .I1(\recv_address[8]_i_16_n_0 ),
        .I2(\recv_address[8]_i_17_n_0 ),
        .I3(\mem_reg[52] ),
        .I4(\recv_address[8]_i_19_n_0 ),
        .O(\recv_address_reg[8]_2 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \recv_address[8]_i_7 
       (.I0(\recv_address[8]_i_20_n_0 ),
        .I1(\recv_address[8]_i_21_n_0 ),
        .I2(\recv_address[8]_i_22_n_0 ),
        .I3(\recv_address[8]_i_23_n_0 ),
        .O(\recv_address_reg[8]_0 ));
  FDCE \recv_address_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[0]),
        .Q(RAM_reg_0[0]));
  FDCE \recv_address_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[1]),
        .Q(RAM_reg_0[1]));
  FDCE \recv_address_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[2]),
        .Q(RAM_reg_0[2]));
  FDCE \recv_address_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[3]),
        .Q(RAM_reg_0[3]));
  FDCE \recv_address_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[4]),
        .Q(RAM_reg_0[4]));
  FDCE \recv_address_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[5]),
        .Q(RAM_reg_0[5]));
  FDCE \recv_address_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[6]),
        .Q(RAM_reg_0[6]));
  FDCE \recv_address_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[7]),
        .Q(RAM_reg_0[7]));
  FDCE \recv_address_reg[8] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_address[8]_i_1_n_0 ),
        .CLR(reset),
        .D(D[8]),
        .Q(RAM_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    recv_buffer_write_i_1
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .O(recv_buffer_write_i_1_n_0));
  FDCE recv_buffer_write_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(recv_buffer_write_i_1_n_0),
        .Q(WEA));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[0][0]_i_1 
       (.I0(\Outport[6] [8]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[0][1]_i_1 
       (.I0(\Outport[6] [9]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(\recv_counter_reg[0]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[0][2]_i_1 
       (.I0(\recv_counter_reg[0]__0 [2]),
        .I1(\recv_counter_reg[0]__0 [1]),
        .I2(\recv_counter_reg[0]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [10]),
        .O(\recv_counter[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[0][3]_i_1 
       (.I0(\recv_counter_reg[0]__0 [3]),
        .I1(\recv_counter_reg[0]__0 [2]),
        .I2(\recv_counter_reg[0]__0 [0]),
        .I3(\recv_counter_reg[0]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\Outport[6] [11]),
        .O(\recv_counter[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[0][4]_i_1 
       (.I0(\recv_counter_reg[0]__0 [4]),
        .I1(\recv_counter_reg[0]__0 [3]),
        .I2(\recv_counter[0][6]_i_4_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [12]),
        .O(\recv_counter[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[0][5]_i_1 
       (.I0(\recv_counter_reg[0]__0 [5]),
        .I1(\recv_counter_reg[0]__0 [3]),
        .I2(\recv_counter_reg[0]__0 [4]),
        .I3(\recv_counter[0][6]_i_4_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\Outport[6] [13]),
        .O(\recv_counter[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h101010F010101010)) 
    \recv_counter[0][6]_i_1 
       (.I0(D[7]),
        .I1(\mem_reg[64]_1 ),
        .I2(S_AXI_0_ARESETN),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .I5(\recv_counter[3][6]_i_4_n_0 ),
        .O(\recv_counter[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[0][6]_i_2 
       (.I0(\recv_counter_reg[0]__0 [6]),
        .I1(\recv_counter[0][6]_i_3_n_0 ),
        .I2(\recv_counter[0][6]_i_4_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [14]),
        .O(\recv_counter[0][6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[0][6]_i_3 
       (.I0(\recv_counter_reg[0]__0 [5]),
        .I1(\recv_counter_reg[0]__0 [4]),
        .I2(\recv_counter_reg[0]__0 [3]),
        .O(\recv_counter[0][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[0][6]_i_4 
       (.I0(\recv_counter_reg[0]__0 [1]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(\recv_counter_reg[0]__0 [2]),
        .O(\recv_counter[0][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[1][0]_i_1 
       (.I0(\Outport[6] [8]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[1][1]_i_1 
       (.I0(\Outport[6] [9]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(\recv_counter_reg[1]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[1][2]_i_1 
       (.I0(\recv_counter_reg[1]__0 [2]),
        .I1(\recv_counter_reg[1]__0 [1]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [10]),
        .O(\recv_counter[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[1][3]_i_1 
       (.I0(\recv_counter_reg[1]__0 [3]),
        .I1(\recv_counter_reg[1]__0 [2]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(\recv_counter_reg[1]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\Outport[6] [11]),
        .O(\recv_counter[1][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[1][4]_i_1 
       (.I0(\recv_counter_reg[1]__0 [4]),
        .I1(\recv_counter_reg[1]__0 [3]),
        .I2(\recv_counter[1][6]_i_5_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [12]),
        .O(\recv_counter[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[1][5]_i_1 
       (.I0(\recv_counter_reg[1]__0 [5]),
        .I1(\recv_counter_reg[1]__0 [3]),
        .I2(\recv_counter_reg[1]__0 [4]),
        .I3(\recv_counter[1][6]_i_5_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\Outport[6] [13]),
        .O(\recv_counter[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020F02020202020)) 
    \recv_counter[1][6]_i_1 
       (.I0(D[7]),
        .I1(\mem_reg[64]_1 ),
        .I2(S_AXI_0_ARESETN),
        .I3(\recv_counter[3][6]_i_4_n_0 ),
        .I4(mem_address[1]),
        .I5(mem_address[0]),
        .O(\recv_counter[1][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[1][6]_i_2 
       (.I0(\recv_counter_reg[1]__0 [6]),
        .I1(\recv_counter[1][6]_i_4_n_0 ),
        .I2(\recv_counter[1][6]_i_5_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [14]),
        .O(\recv_counter[1][6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[1][6]_i_4 
       (.I0(\recv_counter_reg[1]__0 [5]),
        .I1(\recv_counter_reg[1]__0 [4]),
        .I2(\recv_counter_reg[1]__0 [3]),
        .O(\recv_counter[1][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[1][6]_i_5 
       (.I0(\recv_counter_reg[1]__0 [1]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(\recv_counter_reg[1]__0 [2]),
        .O(\recv_counter[1][6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[2][0]_i_1 
       (.I0(\Outport[6] [8]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[2][1]_i_1 
       (.I0(\Outport[6] [9]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(\recv_counter_reg[2]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[2][2]_i_1 
       (.I0(\recv_counter_reg[2]__0 [2]),
        .I1(\recv_counter_reg[2]__0 [1]),
        .I2(\recv_counter_reg[2]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [10]),
        .O(\recv_counter[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[2][3]_i_1 
       (.I0(\recv_counter_reg[2]__0 [3]),
        .I1(\recv_counter_reg[2]__0 [2]),
        .I2(\recv_counter_reg[2]__0 [0]),
        .I3(\recv_counter_reg[2]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\Outport[6] [11]),
        .O(\recv_counter[2][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[2][4]_i_1 
       (.I0(\recv_counter_reg[2]__0 [4]),
        .I1(\recv_counter_reg[2]__0 [3]),
        .I2(\recv_counter[2][6]_i_5_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [12]),
        .O(\recv_counter[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \recv_counter[2][5]_i_1 
       (.I0(\recv_counter_reg[2]__0 [5]),
        .I1(\recv_counter_reg[2]__0 [4]),
        .I2(\recv_counter[2][6]_i_5_n_0 ),
        .I3(\recv_counter_reg[2]__0 [3]),
        .I4(recv_buffer_write_reg_0),
        .I5(\Outport[6] [13]),
        .O(\recv_counter[2][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[2][6]_i_2 
       (.I0(\recv_counter_reg[2]__0 [6]),
        .I1(\recv_counter[2][6]_i_4_n_0 ),
        .I2(\recv_counter[2][6]_i_5_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [14]),
        .O(\recv_counter[2][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \recv_counter[2][6]_i_3 
       (.I0(write_R),
        .I1(mem_address[0]),
        .I2(mem_address[1]),
        .I3(\channel_status_reg[1][1]_0 ),
        .O(\channel_status_reg[2][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[2][6]_i_4 
       (.I0(\recv_counter_reg[2]__0 [4]),
        .I1(\recv_counter_reg[2]__0 [5]),
        .I2(\recv_counter_reg[2]__0 [3]),
        .O(\recv_counter[2][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[2][6]_i_5 
       (.I0(\recv_counter_reg[2]__0 [1]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(\recv_counter_reg[2]__0 [2]),
        .O(\recv_counter[2][6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[3][0]_i_1 
       (.I0(\Outport[6] [8]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[3][1]_i_1 
       (.I0(\Outport[6] [9]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[3][2]_i_1 
       (.I0(\recv_counter_reg[3]__0 [2]),
        .I1(\recv_counter_reg[3]__0 [1]),
        .I2(\recv_counter_reg[3]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [10]),
        .O(\recv_counter[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[3][3]_i_1 
       (.I0(\recv_counter_reg[3]__0 [3]),
        .I1(\recv_counter_reg[3]__0 [2]),
        .I2(\recv_counter_reg[3]__0 [0]),
        .I3(\recv_counter_reg[3]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\Outport[6] [11]),
        .O(\recv_counter[3][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[3][4]_i_1 
       (.I0(\recv_counter_reg[3]__0 [4]),
        .I1(\recv_counter_reg[3]__0 [3]),
        .I2(\recv_counter[3][5]_i_2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [12]),
        .O(\recv_counter[3][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[3][5]_i_1 
       (.I0(\recv_counter_reg[3]__0 [5]),
        .I1(\recv_counter_reg[3]__0 [3]),
        .I2(\recv_counter_reg[3]__0 [4]),
        .I3(\recv_counter[3][5]_i_2_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\Outport[6] [13]),
        .O(\recv_counter[3][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[3][5]_i_2 
       (.I0(\recv_counter_reg[3]__0 [1]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [2]),
        .O(\recv_counter[3][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF020202020202020)) 
    \recv_counter[3][6]_i_1 
       (.I0(D[7]),
        .I1(\mem_reg[64]_2 ),
        .I2(S_AXI_0_ARESETN),
        .I3(\recv_counter[3][6]_i_4_n_0 ),
        .I4(mem_address[1]),
        .I5(mem_address[0]),
        .O(\recv_counter[3][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[3][6]_i_2 
       (.I0(\recv_counter_reg[3]__0 [6]),
        .I1(\recv_counter_reg[3]__0 [5]),
        .I2(\recv_counter[3][6]_i_5_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\Outport[6] [14]),
        .O(\recv_counter[3][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \recv_counter[3][6]_i_4 
       (.I0(write_R),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[3][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \recv_counter[3][6]_i_5 
       (.I0(\recv_counter_reg[3]__0 [2]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [1]),
        .I3(\recv_counter_reg[3]__0 [4]),
        .I4(\recv_counter_reg[3]__0 [3]),
        .O(\recv_counter[3][6]_i_5_n_0 ));
  FDRE \recv_counter_reg[0][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[0][6]_i_1_n_0 ),
        .D(\recv_counter[0][0]_i_1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[0][6]_i_1_n_0 ),
        .D(\recv_counter[0][1]_i_1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[0][6]_i_1_n_0 ),
        .D(\recv_counter[0][2]_i_1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[0][6]_i_1_n_0 ),
        .D(\recv_counter[0][3]_i_1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[0][6]_i_1_n_0 ),
        .D(\recv_counter[0][4]_i_1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[0][6]_i_1_n_0 ),
        .D(\recv_counter[0][5]_i_1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[0][6]_i_1_n_0 ),
        .D(\recv_counter[0][6]_i_2_n_0 ),
        .Q(\recv_counter_reg[0]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[1][6]_i_1_n_0 ),
        .D(\recv_counter[1][0]_i_1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[1][6]_i_1_n_0 ),
        .D(\recv_counter[1][1]_i_1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[1][6]_i_1_n_0 ),
        .D(\recv_counter[1][2]_i_1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[1][6]_i_1_n_0 ),
        .D(\recv_counter[1][3]_i_1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[1][6]_i_1_n_0 ),
        .D(\recv_counter[1][4]_i_1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[1][6]_i_1_n_0 ),
        .D(\recv_counter[1][5]_i_1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[1][6]_i_1_n_0 ),
        .D(\recv_counter[1][6]_i_2_n_0 ),
        .Q(\recv_counter_reg[1]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][0] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\recv_counter[2][0]_i_1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][1] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\recv_counter[2][1]_i_1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][2] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\recv_counter[2][2]_i_1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][3] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\recv_counter[2][3]_i_1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][4] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\recv_counter[2][4]_i_1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][5] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\recv_counter[2][5]_i_1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][6] 
       (.C(S_AXI_0_ACLK),
        .CE(E),
        .D(\recv_counter[2][6]_i_2_n_0 ),
        .Q(\recv_counter_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][0] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[3][6]_i_1_n_0 ),
        .D(\recv_counter[3][0]_i_1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][1] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[3][6]_i_1_n_0 ),
        .D(\recv_counter[3][1]_i_1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][2] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[3][6]_i_1_n_0 ),
        .D(\recv_counter[3][2]_i_1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][3] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[3][6]_i_1_n_0 ),
        .D(\recv_counter[3][3]_i_1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][4] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[3][6]_i_1_n_0 ),
        .D(\recv_counter[3][4]_i_1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][5] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[3][6]_i_1_n_0 ),
        .D(\recv_counter[3][5]_i_1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][6] 
       (.C(S_AXI_0_ACLK),
        .CE(\recv_counter[3][6]_i_1_n_0 ),
        .D(\recv_counter[3][6]_i_2_n_0 ),
        .Q(\recv_counter_reg[3]__0 [6]),
        .R(1'b0));
  FDCE \recv_state_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\mem_reg[64]_0 ),
        .Q(\channel_status_reg[1][1]_0 ));
  FDCE \recv_state_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\mem_reg[64] ),
        .Q(recv_buffer_write_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[0]_i_1 
       (.I0(\rni_readdata_delayed_reg[0]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_10 
       (.I0(\msg_length_reg_reg[7]__0 [0]),
        .I1(\msg_length_reg_reg[6]__0 [0]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[5]__0 [0]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_11 
       (.I0(\msg_length_reg_reg[3]__0 [0]),
        .I1(\msg_length_reg_reg[2]__0 [0]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[1]__0 [0]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \rni_readdata_delayed[0]_i_12 
       (.I0(\channel_status_reg[5]__0 [1]),
        .I1(\channel_status_reg[5]__0 [0]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[4]__0 [1]),
        .I4(\channel_status_reg[4]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \rni_readdata_delayed[0]_i_13 
       (.I0(\channel_status_reg[7]__0 [1]),
        .I1(\channel_status_reg[7]__0 [0]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[6]__0 [1]),
        .I4(\channel_status_reg[6]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \rni_readdata_delayed[0]_i_14 
       (.I0(\channel_status_reg[1]__0 [1]),
        .I1(\channel_status_reg[1]__0 [0]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[0]__0 [1]),
        .I4(\channel_status_reg[0]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \rni_readdata_delayed[0]_i_15 
       (.I0(\channel_status_reg[3]__0 [1]),
        .I1(\channel_status_reg[3]__0 [0]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[2]__0 [1]),
        .I4(\channel_status_reg[2]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFCFC)) 
    \rni_readdata_delayed[0]_i_3 
       (.I0(S_AXI_0_ARADDR[7]),
        .I1(S_AXI_0_AWADDR[7]),
        .I2(S_AXI_0_AWADDR[5]),
        .I3(S_AXI_0_ARADDR[5]),
        .I4(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I5(slave_address[2]),
        .O(\rni_readdata_delayed_reg[0] ));
  LUT6 #(
    .INIT(64'hB830BB33B8308800)) 
    \rni_readdata_delayed[0]_i_4 
       (.I0(clock_tick_reg[0]),
        .I1(ADDRBWRADDR[1]),
        .I2(\rni_readdata_delayed[0]_i_6_n_0 ),
        .I3(slave_address[0]),
        .I4(ADDRBWRADDR[0]),
        .I5(\rni_readdata_delayed[0]_i_7__1_n_0 ),
        .O(\rni_readdata_delayed[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_5 
       (.I0(\rni_readdata_delayed_reg[0]_i_8_n_0 ),
        .I1(\rni_readdata_delayed_reg[0]_i_9_n_0 ),
        .I2(slave_address[2]),
        .I3(\rni_readdata_delayed[0]_i_10_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5_n_0 ),
        .I5(\rni_readdata_delayed[0]_i_11_n_0 ),
        .O(\rni_readdata_delayed[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rni_readdata_delayed[0]_i_6 
       (.I0(synchronize_flag),
        .I1(slave_address[0]),
        .I2(\interrupt_reg_reg_n_0_[0] ),
        .O(\rni_readdata_delayed[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rni_readdata_delayed[0]_i_7__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .O(\rni_readdata_delayed[0]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[10]_i_1 
       (.I0(\rni_readdata_delayed[10]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[10]_i_2 
       (.I0(clock_tick_reg[10]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[11]_i_1 
       (.I0(\rni_readdata_delayed[11]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[11]_i_2 
       (.I0(clock_tick_reg[11]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[12]_i_1 
       (.I0(\rni_readdata_delayed[12]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[12]_i_2 
       (.I0(clock_tick_reg[12]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[13]_i_1 
       (.I0(\rni_readdata_delayed[13]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[13]_i_2 
       (.I0(clock_tick_reg[13]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[14]_i_1 
       (.I0(\rni_readdata_delayed[14]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[14]_i_2 
       (.I0(clock_tick_reg[14]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[15]_i_1 
       (.I0(\rni_readdata_delayed[15]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[15]_i_2 
       (.I0(clock_tick_reg[15]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[16]_i_1 
       (.I0(\rni_readdata_delayed[16]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[16]_i_2 
       (.I0(clock_tick_reg[16]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[17]_i_1 
       (.I0(\rni_readdata_delayed[17]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[17]_i_2 
       (.I0(clock_tick_reg[17]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[18]_i_1 
       (.I0(\rni_readdata_delayed[18]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[18]_i_2 
       (.I0(clock_tick_reg[18]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[19]_i_1 
       (.I0(\rni_readdata_delayed[19]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[19]_i_2 
       (.I0(clock_tick_reg[19]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[1]_i_1 
       (.I0(\rni_readdata_delayed[1]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [1]));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rni_readdata_delayed[1]_i_2 
       (.I0(axi_awready_reg_1),
        .I1(\rni_readdata_delayed[1]_i_3_n_0 ),
        .I2(\rni_readdata_delayed[6]_i_5_n_0 ),
        .I3(\rni_readdata_delayed[1]_i_4_n_0 ),
        .I4(\rni_readdata_delayed[1]_i_5_n_0 ),
        .O(\rni_readdata_delayed[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[1]_i_3 
       (.I0(\msg_length_reg_reg[7]__0 [1]),
        .I1(\msg_length_reg_reg[6]__0 [1]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[5]__0 [1]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [1]),
        .O(\rni_readdata_delayed[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[1]_i_4 
       (.I0(\msg_length_reg_reg[3]__0 [1]),
        .I1(\msg_length_reg_reg[2]__0 [1]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[1]__0 [1]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [1]),
        .O(\rni_readdata_delayed[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \rni_readdata_delayed[1]_i_5 
       (.I0(command_queue_write_i_4_n_0),
        .I1(\interrupt_reg_reg_n_0_[1] ),
        .I2(ADDRBWRADDR[0]),
        .I3(slave_address[0]),
        .I4(axi_awready_reg_0),
        .I5(clock_tick_reg[1]),
        .O(\rni_readdata_delayed[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[20]_i_1 
       (.I0(\rni_readdata_delayed[20]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[20]_i_2 
       (.I0(clock_tick_reg[20]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[21]_i_1 
       (.I0(\rni_readdata_delayed[21]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[21]_i_2 
       (.I0(clock_tick_reg[21]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[22]_i_1 
       (.I0(\rni_readdata_delayed[22]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[22]_i_2 
       (.I0(clock_tick_reg[22]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[23]_i_1 
       (.I0(\rni_readdata_delayed[23]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[23]_i_2 
       (.I0(clock_tick_reg[23]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[24]_i_1 
       (.I0(\rni_readdata_delayed[24]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[24]_i_2 
       (.I0(clock_tick_reg[24]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[25]_i_1 
       (.I0(\rni_readdata_delayed[25]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [25]));
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[25]_i_2 
       (.I0(clock_tick_reg[25]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[26]_i_1 
       (.I0(\rni_readdata_delayed[26]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[26]_i_2 
       (.I0(clock_tick_reg[26]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[27]_i_1 
       (.I0(\rni_readdata_delayed[27]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[27]_i_2 
       (.I0(clock_tick_reg[27]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[28]_i_1 
       (.I0(\rni_readdata_delayed[28]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[28]_i_2 
       (.I0(clock_tick_reg[28]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[29]_i_1 
       (.I0(\rni_readdata_delayed[29]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[29]_i_2 
       (.I0(clock_tick_reg[29]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[2]_i_1 
       (.I0(\rni_readdata_delayed[2]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [2]));
  LUT5 #(
    .INIT(32'hFFFF4501)) 
    \rni_readdata_delayed[2]_i_2 
       (.I0(axi_awready_reg_1),
        .I1(\rni_readdata_delayed[6]_i_5_n_0 ),
        .I2(\rni_readdata_delayed[2]_i_3_n_0 ),
        .I3(\rni_readdata_delayed[2]_i_4_n_0 ),
        .I4(\rni_readdata_delayed[2]_i_5_n_0 ),
        .O(\rni_readdata_delayed[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rni_readdata_delayed[2]_i_3 
       (.I0(\msg_length_reg_reg[3]__0 [2]),
        .I1(\msg_length_reg_reg[2]__0 [2]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[1]__0 [2]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [2]),
        .O(\rni_readdata_delayed[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[2]_i_4 
       (.I0(\msg_length_reg_reg[7]__0 [2]),
        .I1(\msg_length_reg_reg[6]__0 [2]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[5]__0 [2]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [2]),
        .O(\rni_readdata_delayed[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \rni_readdata_delayed[2]_i_5 
       (.I0(command_queue_write_i_4_n_0),
        .I1(\interrupt_reg_reg_n_0_[2] ),
        .I2(ADDRBWRADDR[0]),
        .I3(slave_address[0]),
        .I4(axi_awready_reg_0),
        .I5(clock_tick_reg[2]),
        .O(\rni_readdata_delayed[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[30]_i_1 
       (.I0(\rni_readdata_delayed[30]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[30]_i_2 
       (.I0(clock_tick_reg[30]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[31]_i_1 
       (.I0(\rni_readdata_delayed[31]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[31]_i_2 
       (.I0(clock_tick_reg[31]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[3]_i_1 
       (.I0(\rni_readdata_delayed[3]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [3]));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rni_readdata_delayed[3]_i_2 
       (.I0(axi_awready_reg_1),
        .I1(\rni_readdata_delayed[3]_i_3_n_0 ),
        .I2(\rni_readdata_delayed[6]_i_5_n_0 ),
        .I3(\rni_readdata_delayed[3]_i_4_n_0 ),
        .I4(\rni_readdata_delayed[3]_i_5_n_0 ),
        .O(\rni_readdata_delayed[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[3]_i_3 
       (.I0(\msg_length_reg_reg[7]__0 [3]),
        .I1(\msg_length_reg_reg[6]__0 [3]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[5]__0 [3]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [3]),
        .O(\rni_readdata_delayed[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[3]_i_4 
       (.I0(\msg_length_reg_reg[3]__0 [3]),
        .I1(\msg_length_reg_reg[2]__0 [3]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[1]__0 [3]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [3]),
        .O(\rni_readdata_delayed[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \rni_readdata_delayed[3]_i_5 
       (.I0(command_queue_write_i_4_n_0),
        .I1(\interrupt_reg_reg_n_0_[3] ),
        .I2(ADDRBWRADDR[0]),
        .I3(slave_address[0]),
        .I4(axi_awready_reg_0),
        .I5(clock_tick_reg[3]),
        .O(\rni_readdata_delayed[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[4]_i_1 
       (.I0(\rni_readdata_delayed[4]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[4]_i_2 
       (.I0(axi_awready_reg_0),
        .I1(clock_tick_reg[4]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[4]_i_3_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5_n_0 ),
        .I5(\rni_readdata_delayed[4]_i_4_n_0 ),
        .O(\rni_readdata_delayed[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[4]_i_3 
       (.I0(\msg_length_reg_reg[7]__0 [4]),
        .I1(\msg_length_reg_reg[6]__0 [4]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[5]__0 [4]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [4]),
        .O(\rni_readdata_delayed[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[4]_i_4 
       (.I0(\msg_length_reg_reg[3]__0 [4]),
        .I1(\msg_length_reg_reg[2]__0 [4]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[1]__0 [4]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [4]),
        .O(\rni_readdata_delayed[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[5]_i_1 
       (.I0(\rni_readdata_delayed[5]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [5]));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \rni_readdata_delayed[5]_i_2 
       (.I0(axi_awready_reg_0),
        .I1(clock_tick_reg[5]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[5]_i_3_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5_n_0 ),
        .I5(\rni_readdata_delayed[5]_i_4_n_0 ),
        .O(\rni_readdata_delayed[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[5]_i_3 
       (.I0(\msg_length_reg_reg[3]__0 [5]),
        .I1(\msg_length_reg_reg[2]__0 [5]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[1]__0 [5]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [5]),
        .O(\rni_readdata_delayed[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[5]_i_4 
       (.I0(\msg_length_reg_reg[7]__0 [5]),
        .I1(\msg_length_reg_reg[6]__0 [5]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[5]__0 [5]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [5]),
        .O(\rni_readdata_delayed[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[6]_i_1 
       (.I0(\rni_readdata_delayed[6]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[6]_i_2 
       (.I0(axi_awready_reg_0),
        .I1(clock_tick_reg[6]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[6]_i_4_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5_n_0 ),
        .I5(\rni_readdata_delayed[6]_i_6_n_0 ),
        .O(\rni_readdata_delayed[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_4 
       (.I0(\msg_length_reg_reg[7]__0 [6]),
        .I1(\msg_length_reg_reg[6]__0 [6]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[5]__0 [6]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [6]),
        .O(\rni_readdata_delayed[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h27D8)) 
    \rni_readdata_delayed[6]_i_5 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I1(S_AXI_0_ARADDR[2]),
        .I2(S_AXI_0_AWADDR[2]),
        .I3(\rni_readdata_delayed[6]_i_7_n_0 ),
        .O(\rni_readdata_delayed[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_6 
       (.I0(\msg_length_reg_reg[3]__0 [6]),
        .I1(\msg_length_reg_reg[2]__0 [6]),
        .I2(ADDRBWRADDR[0]),
        .I3(\msg_length_reg_reg[1]__0 [6]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [6]),
        .O(\rni_readdata_delayed[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_7 
       (.I0(toggle_address_cpu_side[3]),
        .I1(toggle_address_cpu_side[2]),
        .I2(ADDRBWRADDR[0]),
        .I3(toggle_address_cpu_side[1]),
        .I4(slave_address[0]),
        .I5(toggle_address_cpu_side[0]),
        .O(\rni_readdata_delayed[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[7]_i_1 
       (.I0(\rni_readdata_delayed[7]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[7]_i_2 
       (.I0(clock_tick_reg[7]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[8]_i_1 
       (.I0(\rni_readdata_delayed[8]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[8]_i_2 
       (.I0(clock_tick_reg[8]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[9]_i_1 
       (.I0(\rni_readdata_delayed[9]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(\rni_readdata_delayed_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[9]_i_2 
       (.I0(clock_tick_reg[9]),
        .I1(axi_awready_reg_0),
        .O(\rni_readdata_delayed[9]_i_2_n_0 ));
  MUXF7 \rni_readdata_delayed_reg[0]_i_2 
       (.I0(\rni_readdata_delayed[0]_i_4_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_5_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_2_n_0 ),
        .S(\rni_readdata_delayed_reg[0] ));
  MUXF7 \rni_readdata_delayed_reg[0]_i_8 
       (.I0(\rni_readdata_delayed[0]_i_12_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_13_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_8_n_0 ),
        .S(ADDRBWRADDR[0]));
  MUXF7 \rni_readdata_delayed_reg[0]_i_9 
       (.I0(\rni_readdata_delayed[0]_i_14_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_15_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_9_n_0 ),
        .S(ADDRBWRADDR[0]));
  FDRE send_clock_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state_reg[2]_0 ),
        .Q(\send_counter_reg[0]_0 ),
        .R(reset));
  LUT4 #(
    .INIT(16'h001D)) 
    \send_counter[0]_i_1 
       (.I0(\Flit_id[2]_i_4_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[0]),
        .I3(out[2]),
        .O(\send_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \send_counter[1]_i_1 
       (.I0(\Flit_id[2]_i_3_n_0 ),
        .I1(\Flit_id[2]_i_4_n_0 ),
        .I2(out[1]),
        .I3(send_buffer_address[1]),
        .I4(send_buffer_address[0]),
        .I5(out[2]),
        .O(\send_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E22E)) 
    \send_counter[2]_i_1 
       (.I0(\send_counter[2]_i_2_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[2]),
        .I3(send_buffer_address[0]),
        .I4(send_buffer_address[1]),
        .I5(out[2]),
        .O(\send_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \send_counter[2]_i_2 
       (.I0(\Flit_id[2]_i_3_n_0 ),
        .I1(\Flit_id[2]_i_4_n_0 ),
        .I2(\Flit_id[2]_i_5_n_0 ),
        .O(\send_counter[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \send_counter[3]_i_1 
       (.I0(\send_counter[3]_i_2_n_0 ),
        .I1(\send_counter[3]_i_3_n_0 ),
        .I2(out[1]),
        .I3(send_buffer_address[3]),
        .I4(\send_counter[3]_i_4_n_0 ),
        .I5(out[2]),
        .O(\send_counter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[3]_i_2 
       (.I0(\Flit_id[2]_i_5_n_0 ),
        .I1(\Flit_id[2]_i_4_n_0 ),
        .I2(\Flit_id[2]_i_3_n_0 ),
        .O(\send_counter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \send_counter[3]_i_3 
       (.I0(\command_queue_mem_reg_n_0_[3][3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][3] ),
        .I4(\command_queue_mem_reg_n_0_[1][3] ),
        .I5(\command_queue_mem_reg_n_0_[2][3] ),
        .O(\send_counter[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[3]_i_4 
       (.I0(send_buffer_address[1]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[2]),
        .O(\send_counter[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \send_counter[4]_i_1 
       (.I0(\send_counter[4]_i_2_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[4]),
        .I3(\send_counter[4]_i_3_n_0 ),
        .I4(out[2]),
        .O(\send_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \send_counter[4]_i_2 
       (.I0(\outport[12]_i_3_n_0 ),
        .I1(\Flit_id[2]_i_5_n_0 ),
        .I2(\Flit_id[2]_i_4_n_0 ),
        .I3(\Flit_id[2]_i_3_n_0 ),
        .I4(\send_counter[3]_i_3_n_0 ),
        .O(\send_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_counter[4]_i_3 
       (.I0(send_buffer_address[2]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[1]),
        .I3(send_buffer_address[3]),
        .O(\send_counter[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \send_counter[5]_i_1 
       (.I0(\send_counter[5]_i_2_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[5]),
        .I3(\send_counter[6]_i_4_n_0 ),
        .I4(out[2]),
        .O(\send_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \send_counter[5]_i_2 
       (.I0(\outport[13]_i_2_n_0 ),
        .I1(\outport[12]_i_3_n_0 ),
        .I2(\send_counter[3]_i_3_n_0 ),
        .I3(\Flit_id[2]_i_3_n_0 ),
        .I4(\Flit_id[2]_i_4_n_0 ),
        .I5(\Flit_id[2]_i_5_n_0 ),
        .O(\send_counter[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010111011101110)) 
    \send_counter[6]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(MSG_type14_out),
        .I3(out[1]),
        .I4(\send_counter_reg[0]_0 ),
        .I5(\send_counter_reg[0]_1 ),
        .O(\send_counter[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E22E)) 
    \send_counter[6]_i_2 
       (.I0(\send_counter[6]_i_3_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[6]),
        .I3(\send_counter[6]_i_4_n_0 ),
        .I4(send_buffer_address[5]),
        .I5(out[2]),
        .O(\send_counter[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \send_counter[6]_i_3 
       (.I0(\Flit_id[6]_i_5_n_0 ),
        .I1(\outport[13]_i_2_n_0 ),
        .I2(\send_counter[3]_i_2_n_0 ),
        .I3(\send_counter[3]_i_3_n_0 ),
        .I4(\outport[12]_i_3_n_0 ),
        .O(\send_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \send_counter[6]_i_4 
       (.I0(send_buffer_address[3]),
        .I1(send_buffer_address[1]),
        .I2(send_buffer_address[0]),
        .I3(send_buffer_address[2]),
        .I4(send_buffer_address[4]),
        .O(\send_counter[6]_i_4_n_0 ));
  FDRE \send_counter_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_counter[6]_i_1_n_0 ),
        .D(\send_counter[0]_i_1_n_0 ),
        .Q(send_buffer_address[0]),
        .R(reset));
  FDRE \send_counter_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_counter[6]_i_1_n_0 ),
        .D(\send_counter[1]_i_1_n_0 ),
        .Q(send_buffer_address[1]),
        .R(reset));
  FDRE \send_counter_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_counter[6]_i_1_n_0 ),
        .D(\send_counter[2]_i_1_n_0 ),
        .Q(send_buffer_address[2]),
        .R(reset));
  FDRE \send_counter_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_counter[6]_i_1_n_0 ),
        .D(\send_counter[3]_i_1_n_0 ),
        .Q(send_buffer_address[3]),
        .R(reset));
  FDRE \send_counter_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_counter[6]_i_1_n_0 ),
        .D(\send_counter[4]_i_1_n_0 ),
        .Q(send_buffer_address[4]),
        .R(reset));
  FDRE \send_counter_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_counter[6]_i_1_n_0 ),
        .D(\send_counter[5]_i_1_n_0 ),
        .Q(send_buffer_address[5]),
        .R(reset));
  FDRE \send_counter_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\send_counter[6]_i_1_n_0 ),
        .D(\send_counter[6]_i_2_n_0 ),
        .Q(send_buffer_address[6]),
        .R(reset));
  FDRE slave_irq_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(\heartbeat_generator.GlobalSync_retimed_reg_0 ),
        .Q(NoC_Irq_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \src_buffer[0]_i_1 
       (.I0(\src_buffer[0]_i_2_n_0 ),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .O(active_send_channel[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \src_buffer[0]_i_2 
       (.I0(\dest_pid[7]_i_8_n_0 ),
        .I1(\dest_pid[7]_i_7_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][Enable]__0 ),
        .O(\src_buffer[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \src_buffer[1]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(MSG_type14_out),
        .I3(out[1]),
        .O(\src_buffer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \src_buffer[1]_i_2 
       (.I0(\dest_pid[7]_i_4_n_0 ),
        .I1(\dest_pid[7]_i_5_n_0 ),
        .O(active_send_channel[1]));
  FDRE \src_buffer_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\src_buffer[1]_i_1_n_0 ),
        .D(active_send_channel[0]),
        .Q(send_buffer_address[7]),
        .R(reset));
  FDRE \src_buffer_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\src_buffer[1]_i_1_n_0 ),
        .D(active_send_channel[1]),
        .Q(send_buffer_address[8]),
        .R(reset));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[0]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [0]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [0]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\src_pid[0]_i_2_n_0 ),
        .O(\src_pid[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[0]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [0]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [0]),
        .O(\src_pid[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[1]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [1]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [1]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\src_pid[1]_i_2_n_0 ),
        .O(\src_pid[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[1]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [1]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [1]),
        .O(\src_pid[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[2]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [2]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [2]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\src_pid[2]_i_2_n_0 ),
        .O(\src_pid[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[2]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [2]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [2]),
        .O(\src_pid[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[3]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [3]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [3]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\src_pid[3]_i_2_n_0 ),
        .O(\src_pid[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[3]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [3]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [3]),
        .O(\src_pid[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[4]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [4]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [4]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\src_pid[4]_i_2_n_0 ),
        .O(\src_pid[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[4]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [4]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [4]),
        .O(\src_pid[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[5]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [5]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [5]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\src_pid[5]_i_2_n_0 ),
        .O(\src_pid[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[5]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [5]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [5]),
        .O(\src_pid[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[6]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [6]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [6]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\src_pid[6]_i_2_n_0 ),
        .O(\src_pid[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[6]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [6]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [6]),
        .O(\src_pid[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[7]_i_1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [7]),
        .I1(\dest_pid[7]_i_4_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [7]),
        .I3(\dest_pid[7]_i_5_n_0 ),
        .I4(\src_pid[7]_i_2_n_0 ),
        .O(\src_pid[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[7]_i_2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [7]),
        .I1(\dest_pid[7]_i_9_n_0 ),
        .I2(\src_buffer[0]_i_2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [7]),
        .O(\src_pid[7]_i_2_n_0 ));
  FDRE \src_pid_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\src_pid[0]_i_1_n_0 ),
        .Q(\src_pid_reg_n_0_[0] ),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \src_pid_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\src_pid[1]_i_1_n_0 ),
        .Q(\src_pid_reg_n_0_[1] ),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \src_pid_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\src_pid[2]_i_1_n_0 ),
        .Q(\src_pid_reg_n_0_[2] ),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \src_pid_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\src_pid[3]_i_1_n_0 ),
        .Q(\src_pid_reg_n_0_[3] ),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \src_pid_reg[4] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\src_pid[4]_i_1_n_0 ),
        .Q(\src_pid_reg_n_0_[4] ),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \src_pid_reg[5] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\src_pid[5]_i_1_n_0 ),
        .Q(\src_pid_reg_n_0_[5] ),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \src_pid_reg[6] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\src_pid[6]_i_1_n_0 ),
        .Q(\src_pid_reg_n_0_[6] ),
        .R(\dest_pid[7]_i_1_n_0 ));
  FDRE \src_pid_reg[7] 
       (.C(S_AXI_0_ACLK),
        .CE(\dest_pid[7]_i_2_n_0 ),
        .D(\src_pid[7]_i_1_n_0 ),
        .Q(\src_pid_reg_n_0_[7] ),
        .R(\dest_pid[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_10
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_11
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_12
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_14
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_15
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_15_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_16
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_16_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_17
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_19
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_19_n_0));
  LUT6 #(
    .INIT(64'hAFBBAFFFFFBBFFFF)) 
    synchronize_flag_i_2
       (.I0(command_queue_write_i_3_n_0),
        .I1(S_AXI_0_AWADDR[0]),
        .I2(S_AXI_0_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_0_AWADDR[1]),
        .I5(S_AXI_0_ARADDR[1]),
        .O(synchronize_flag_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_20
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_20_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_21
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_21_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_22
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_22_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_24
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_24_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_25
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_25_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_26
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_26_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_27
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_27_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_29
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_29_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_30
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_30_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_31
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_31_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_32
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_32_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_34
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_34_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_35
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_35_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_36
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_36_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_37
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_37_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_39
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_39_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_40
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_40_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_41
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_41_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_42
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_42_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_44
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_44_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    synchronize_flag_i_45
       (.I0(S_AXI_0_WDATA[31]),
        .I1(S_AXI_0_WDATA[30]),
        .O(synchronize_flag_i_45_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_46
       (.I0(S_AXI_0_WDATA[27]),
        .I1(S_AXI_0_WDATA[28]),
        .I2(S_AXI_0_WDATA[29]),
        .O(synchronize_flag_i_46_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_47
       (.I0(S_AXI_0_WDATA[24]),
        .I1(S_AXI_0_WDATA[25]),
        .I2(S_AXI_0_WDATA[26]),
        .O(synchronize_flag_i_47_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_49
       (.I0(S_AXI_0_WDATA[21]),
        .I1(S_AXI_0_WDATA[22]),
        .I2(S_AXI_0_WDATA[23]),
        .O(synchronize_flag_i_49_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_5
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_50
       (.I0(S_AXI_0_WDATA[18]),
        .I1(S_AXI_0_WDATA[19]),
        .I2(S_AXI_0_WDATA[20]),
        .O(synchronize_flag_i_50_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_51
       (.I0(S_AXI_0_WDATA[15]),
        .I1(S_AXI_0_WDATA[16]),
        .I2(S_AXI_0_WDATA[17]),
        .O(synchronize_flag_i_51_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_52
       (.I0(S_AXI_0_WDATA[12]),
        .I1(S_AXI_0_WDATA[13]),
        .I2(S_AXI_0_WDATA[14]),
        .O(synchronize_flag_i_52_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_53
       (.I0(S_AXI_0_WDATA[9]),
        .I1(S_AXI_0_WDATA[10]),
        .I2(S_AXI_0_WDATA[11]),
        .O(synchronize_flag_i_53_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_54
       (.I0(S_AXI_0_WDATA[6]),
        .I1(S_AXI_0_WDATA[7]),
        .I2(S_AXI_0_WDATA[8]),
        .O(synchronize_flag_i_54_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_55
       (.I0(S_AXI_0_WDATA[3]),
        .I1(S_AXI_0_WDATA[4]),
        .I2(S_AXI_0_WDATA[5]),
        .O(synchronize_flag_i_55_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_56
       (.I0(S_AXI_0_WDATA[2]),
        .I1(S_AXI_0_WDATA[0]),
        .I2(S_AXI_0_WDATA[1]),
        .O(synchronize_flag_i_56_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_6
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_6_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_7
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_7_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_9
       (.I0(S_AXI_0_WDATA[31]),
        .O(synchronize_flag_i_9_n_0));
  FDCE synchronize_flag_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(old_GlobalSync_reg_1),
        .Q(synchronize_flag));
  CARRY4 synchronize_flag_reg_i_13
       (.CI(synchronize_flag_reg_i_18_n_0),
        .CO({synchronize_flag_reg_i_13_n_0,synchronize_flag_reg_i_13_n_1,synchronize_flag_reg_i_13_n_2,synchronize_flag_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_13_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_19_n_0,synchronize_flag_i_20_n_0,synchronize_flag_i_21_n_0,synchronize_flag_i_22_n_0}));
  CARRY4 synchronize_flag_reg_i_18
       (.CI(synchronize_flag_reg_i_23_n_0),
        .CO({synchronize_flag_reg_i_18_n_0,synchronize_flag_reg_i_18_n_1,synchronize_flag_reg_i_18_n_2,synchronize_flag_reg_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_18_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_24_n_0,synchronize_flag_i_25_n_0,synchronize_flag_i_26_n_0,synchronize_flag_i_27_n_0}));
  CARRY4 synchronize_flag_reg_i_23
       (.CI(synchronize_flag_reg_i_28_n_0),
        .CO({synchronize_flag_reg_i_23_n_0,synchronize_flag_reg_i_23_n_1,synchronize_flag_reg_i_23_n_2,synchronize_flag_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_23_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_29_n_0,synchronize_flag_i_30_n_0,synchronize_flag_i_31_n_0,synchronize_flag_i_32_n_0}));
  CARRY4 synchronize_flag_reg_i_28
       (.CI(synchronize_flag_reg_i_33_n_0),
        .CO({synchronize_flag_reg_i_28_n_0,synchronize_flag_reg_i_28_n_1,synchronize_flag_reg_i_28_n_2,synchronize_flag_reg_i_28_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_28_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_34_n_0,synchronize_flag_i_35_n_0,synchronize_flag_i_36_n_0,synchronize_flag_i_37_n_0}));
  CARRY4 synchronize_flag_reg_i_3
       (.CI(synchronize_flag_reg_i_4_n_0),
        .CO({NLW_synchronize_flag_reg_i_3_CO_UNCONNECTED[3],CO,synchronize_flag_reg_i_3_n_2,synchronize_flag_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,synchronize_flag_i_5_n_0,synchronize_flag_i_6_n_0,synchronize_flag_i_7_n_0}));
  CARRY4 synchronize_flag_reg_i_33
       (.CI(synchronize_flag_reg_i_38_n_0),
        .CO({synchronize_flag_reg_i_33_n_0,synchronize_flag_reg_i_33_n_1,synchronize_flag_reg_i_33_n_2,synchronize_flag_reg_i_33_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_33_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_39_n_0,synchronize_flag_i_40_n_0,synchronize_flag_i_41_n_0,synchronize_flag_i_42_n_0}));
  CARRY4 synchronize_flag_reg_i_38
       (.CI(synchronize_flag_reg_i_43_n_0),
        .CO({synchronize_flag_reg_i_38_n_0,synchronize_flag_reg_i_38_n_1,synchronize_flag_reg_i_38_n_2,synchronize_flag_reg_i_38_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_38_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_44_n_0,synchronize_flag_i_45_n_0,synchronize_flag_i_46_n_0,synchronize_flag_i_47_n_0}));
  CARRY4 synchronize_flag_reg_i_4
       (.CI(synchronize_flag_reg_i_8_n_0),
        .CO({synchronize_flag_reg_i_4_n_0,synchronize_flag_reg_i_4_n_1,synchronize_flag_reg_i_4_n_2,synchronize_flag_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_4_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_9_n_0,synchronize_flag_i_10_n_0,synchronize_flag_i_11_n_0,synchronize_flag_i_12_n_0}));
  CARRY4 synchronize_flag_reg_i_43
       (.CI(synchronize_flag_reg_i_48_n_0),
        .CO({synchronize_flag_reg_i_43_n_0,synchronize_flag_reg_i_43_n_1,synchronize_flag_reg_i_43_n_2,synchronize_flag_reg_i_43_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_43_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_49_n_0,synchronize_flag_i_50_n_0,synchronize_flag_i_51_n_0,synchronize_flag_i_52_n_0}));
  CARRY4 synchronize_flag_reg_i_48
       (.CI(1'b0),
        .CO({synchronize_flag_reg_i_48_n_0,synchronize_flag_reg_i_48_n_1,synchronize_flag_reg_i_48_n_2,synchronize_flag_reg_i_48_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_48_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_53_n_0,synchronize_flag_i_54_n_0,synchronize_flag_i_55_n_0,synchronize_flag_i_56_n_0}));
  CARRY4 synchronize_flag_reg_i_8
       (.CI(synchronize_flag_reg_i_13_n_0),
        .CO({synchronize_flag_reg_i_8_n_0,synchronize_flag_reg_i_8_n_1,synchronize_flag_reg_i_8_n_2,synchronize_flag_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_8_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_14_n_0,synchronize_flag_i_15_n_0,synchronize_flag_i_16_n_0,synchronize_flag_i_17_n_0}));
  LUT6 #(
    .INIT(64'hBFBF00BF4040FF40)) 
    \toggle_bits_cpu_side[0]_i_1 
       (.I0(\toggle_bits_cpu_side[0]_i_2_n_0 ),
        .I1(\toggle_bits_cpu_side_reg[0]_0 ),
        .I2(\toggle_bits_cpu_side[0]_i_3_n_0 ),
        .I3(slave_irq0_2),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[0]),
        .O(\toggle_bits_cpu_side[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \toggle_bits_cpu_side[0]_i_2 
       (.I0(S_AXI_0_WDATA[1]),
        .I1(S_AXI_0_WDATA[0]),
        .O(\toggle_bits_cpu_side[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \toggle_bits_cpu_side[0]_i_3 
       (.I0(CO),
        .I1(\toggle_bits_cpu_side[0]_i_4_n_0 ),
        .I2(synchronize_flag_reg_0),
        .O(\toggle_bits_cpu_side[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFACF0AC0FAC00A)) 
    \toggle_bits_cpu_side[0]_i_4 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I2(S_AXI_0_WDATA[1]),
        .I3(S_AXI_0_WDATA[0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\toggle_bits_cpu_side[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7777707788888F88)) 
    \toggle_bits_cpu_side[1]_i_1 
       (.I0(\toggle_bits_cpu_side[0]_i_3_n_0 ),
        .I1(\toggle_bits_cpu_side[1]_i_2_n_0 ),
        .I2(old_heartbeat_0),
        .I3(old_GlobalSync_reg_0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[1]),
        .O(\toggle_bits_cpu_side[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \toggle_bits_cpu_side[1]_i_2 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_0_WDATA[0]),
        .I2(S_AXI_0_WDATA[1]),
        .O(\toggle_bits_cpu_side[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777707788888F88)) 
    \toggle_bits_cpu_side[2]_i_1 
       (.I0(\toggle_bits_cpu_side[0]_i_3_n_0 ),
        .I1(\toggle_bits_cpu_side[2]_i_2_n_0 ),
        .I2(old_heartbeat_0),
        .I3(old_GlobalSync_reg_0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[2]),
        .O(\toggle_bits_cpu_side[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \toggle_bits_cpu_side[2]_i_2 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_0_WDATA[1]),
        .I2(S_AXI_0_WDATA[0]),
        .O(\toggle_bits_cpu_side[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF00DF2020FF20)) 
    \toggle_bits_cpu_side[3]_i_1 
       (.I0(\toggle_bits_cpu_side[0]_i_3_n_0 ),
        .I1(\toggle_bits_cpu_side[3]_i_2_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[0]_0 ),
        .I3(slave_irq0_2),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\toggle_bits_cpu_side[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \toggle_bits_cpu_side[3]_i_2 
       (.I0(S_AXI_0_WDATA[1]),
        .I1(S_AXI_0_WDATA[0]),
        .O(\toggle_bits_cpu_side[3]_i_2_n_0 ));
  FDCE \toggle_bits_cpu_side_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\toggle_bits_cpu_side[0]_i_1_n_0 ),
        .Q(toggle_address_cpu_side[0]));
  FDCE \toggle_bits_cpu_side_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\toggle_bits_cpu_side[1]_i_1_n_0 ),
        .Q(toggle_address_cpu_side[1]));
  FDCE \toggle_bits_cpu_side_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\toggle_bits_cpu_side[2]_i_1_n_0 ),
        .Q(toggle_address_cpu_side[2]));
  FDCE \toggle_bits_cpu_side_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\toggle_bits_cpu_side[3]_i_1_n_0 ),
        .Q(toggle_address_cpu_side[3]));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[0]_i_1 
       (.I0(toggle_address_cpu_side[0]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I2(old_GlobalSync_reg_0),
        .I3(old_heartbeat_0),
        .I4(\toggle_bits_noc_side[0]_i_2_n_0 ),
        .I5(toggle_address_noc_side[2]),
        .O(\toggle_bits_noc_side[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \toggle_bits_noc_side[0]_i_2 
       (.I0(\toggle_bits_noc_side[0]_i_3_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(\recv_counter[3][6]_i_4_n_0 ),
        .O(\toggle_bits_noc_side[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \toggle_bits_noc_side[0]_i_3 
       (.I0(\recv_counter[0][6]_i_3_n_0 ),
        .I1(\recv_counter_reg[0]__0 [6]),
        .I2(\recv_counter_reg[0]__0 [1]),
        .I3(\recv_counter_reg[0]__0 [0]),
        .I4(\recv_counter_reg[0]__0 [2]),
        .O(\toggle_bits_noc_side[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[1]_i_1 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(old_GlobalSync_reg_0),
        .I3(old_heartbeat_0),
        .I4(\toggle_bits_noc_side[1]_i_2_n_0 ),
        .I5(toggle_address_noc_side[1]),
        .O(\toggle_bits_noc_side[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \toggle_bits_noc_side[1]_i_2 
       (.I0(\toggle_bits_noc_side[1]_i_3_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(\channel_status_reg[1][1]_0 ),
        .I5(write_R),
        .O(\toggle_bits_noc_side[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \toggle_bits_noc_side[1]_i_3 
       (.I0(\recv_counter[1][6]_i_4_n_0 ),
        .I1(\recv_counter_reg[1]__0 [6]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(\recv_counter_reg[1]__0 [1]),
        .I4(mem_address[0]),
        .I5(\recv_counter_reg[1]__0 [2]),
        .O(\toggle_bits_noc_side[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[2]_i_1 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I2(old_GlobalSync_reg_0),
        .I3(old_heartbeat_0),
        .I4(\toggle_bits_noc_side[2]_i_2_n_0 ),
        .I5(\toggle_bits_noc_side_reg[2]_0 ),
        .O(\toggle_bits_noc_side[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \toggle_bits_noc_side[2]_i_2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I1(write_R),
        .I2(\channel_status_reg[1][1]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\interrupt[1]_i_3_n_0 ),
        .O(\toggle_bits_noc_side[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[3]_i_1 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I2(old_GlobalSync_reg_0),
        .I3(old_heartbeat_0),
        .I4(\toggle_bits_noc_side[3]_i_2_n_0 ),
        .I5(toggle_address_noc_side[0]),
        .O(\toggle_bits_noc_side[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \toggle_bits_noc_side[3]_i_2 
       (.I0(mem_address[0]),
        .I1(mem_address[1]),
        .I2(\recv_counter[3][6]_i_4_n_0 ),
        .I3(\interrupt[1]_i_2_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\toggle_bits_noc_side[3]_i_2_n_0 ));
  FDCE \toggle_bits_noc_side_reg[0] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\toggle_bits_noc_side[0]_i_1_n_0 ),
        .Q(toggle_address_noc_side[2]));
  FDCE \toggle_bits_noc_side_reg[1] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\toggle_bits_noc_side[1]_i_1_n_0 ),
        .Q(toggle_address_noc_side[1]));
  FDCE \toggle_bits_noc_side_reg[2] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\toggle_bits_noc_side[2]_i_1_n_0 ),
        .Q(\toggle_bits_noc_side_reg[2]_0 ));
  FDCE \toggle_bits_noc_side_reg[3] 
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\toggle_bits_noc_side[3]_i_1_n_0 ),
        .Q(toggle_address_noc_side[0]));
endmodule

(* ORIG_REF_NAME = "kth_interface_to_Nostrum_noc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized1
   (\global_clock_reg[0]_0 ,
    \toggle_bits_cpu_side_reg[1]_0 ,
    recv_buffer_write_reg_0,
    \channel_status_reg[1][1]_0 ,
    WEA,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    \send_counter_reg[0]_0 ,
    \send_counter_reg[0]_1 ,
    NoC_Irq_2,
    \channel_nr_reg[2]_0 ,
    synchronize_flag,
    mem_address,
    out,
    send_buffer_address,
    synchronize_flag_reg_0,
    \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ,
    dap_rni_select_reg,
    channel_nr,
    toggle_address_noc_side,
    D,
    \rni_readdata_delayed_reg[0] ,
    RAM_reg,
    CO,
    rni_chipselect6_out,
    \toggle_bits_cpu_side_reg[0]_0 ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    Q,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[7]_3 ,
    \recv_address_reg[7]_4 ,
    \channel_status_reg[1][0]_0 ,
    ADDRBWRADDR,
    \recv_address_reg[8]_5 ,
    RAM_reg_0,
    RAM_reg_1,
    \G0.mem_reg[64] ,
    S_AXI_2_ACLK,
    S_AXI_2_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    \FSM_sequential_xmit_state_reg[2]_0 ,
    \heartbeat_generator.GlobalSync_retimed_reg ,
    write_R_reg,
    old_GlobalSync_reg_0,
    write_R_reg_0,
    write_R_reg_1,
    read_R,
    S_AXI_2_ARESETN,
    S_AXI_2_AWADDR,
    S_AXI_2_ARADDR,
    write_R,
    S_AXI_2_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    \mem_reg[64]_1 ,
    axi_awready_reg,
    slave_address,
    axi_awready_reg_0,
    axi_awready_reg_1,
    axi_awready_reg_2,
    \recv_state_reg[0]_0 ,
    write_R_reg_2,
    S_AXI_2_WVALID,
    S_AXI_2_AWVALID,
    axi_awready_reg_3,
    axi_wready_reg,
    \mem_reg[64]_2 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 ,
    \mem_reg[42] ,
    \mem_reg[53] ,
    axi_awready_reg_4,
    axi_awready_reg_5,
    \mem_reg[31] ,
    DOADO);
  output \global_clock_reg[0]_0 ;
  output \toggle_bits_cpu_side_reg[1]_0 ;
  output recv_buffer_write_reg_0;
  output \channel_status_reg[1][1]_0 ;
  output [0:0]WEA;
  output \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  output \send_counter_reg[0]_0 ;
  output \send_counter_reg[0]_1 ;
  output NoC_Irq_2;
  output \channel_nr_reg[2]_0 ;
  output synchronize_flag;
  output [1:0]mem_address;
  output [2:0]out;
  output [8:0]send_buffer_address;
  output synchronize_flag_reg_0;
  output \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ;
  output dap_rni_select_reg;
  output [1:0]channel_nr;
  output [0:3]toggle_address_noc_side;
  output [31:0]D;
  output \rni_readdata_delayed_reg[0] ;
  output [2:0]RAM_reg;
  output [0:0]CO;
  output rni_chipselect6_out;
  output \toggle_bits_cpu_side_reg[0]_0 ;
  output \recv_address_reg[8]_0 ;
  output \recv_address_reg[8]_1 ;
  output [3:0]\recv_address_reg[8]_2 ;
  output [3:0]Q;
  output \recv_address_reg[8]_3 ;
  output [2:0]\recv_address_reg[8]_4 ;
  output \recv_address_reg[7]_0 ;
  output [3:0]\recv_address_reg[7]_1 ;
  output [3:0]\recv_address_reg[7]_2 ;
  output \recv_address_reg[7]_3 ;
  output \recv_address_reg[7]_4 ;
  output \channel_status_reg[1][0]_0 ;
  output [0:0]ADDRBWRADDR;
  output [0:0]\recv_address_reg[8]_5 ;
  output [8:0]RAM_reg_0;
  output [31:0]RAM_reg_1;
  output [58:0]\G0.mem_reg[64] ;
  input S_AXI_2_ACLK;
  input [31:0]S_AXI_2_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input \FSM_sequential_xmit_state_reg[2]_0 ;
  input \heartbeat_generator.GlobalSync_retimed_reg ;
  input write_R_reg;
  input old_GlobalSync_reg_0;
  input write_R_reg_0;
  input write_R_reg_1;
  input [0:0]read_R;
  input S_AXI_2_ARESETN;
  input [9:0]S_AXI_2_AWADDR;
  input [9:0]S_AXI_2_ARADDR;
  input [0:0]write_R;
  input S_AXI_2_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input \mem_reg[64]_1 ;
  input axi_awready_reg;
  input [1:0]slave_address;
  input axi_awready_reg_0;
  input axi_awready_reg_1;
  input axi_awready_reg_2;
  input \recv_state_reg[0]_0 ;
  input write_R_reg_2;
  input S_AXI_2_WVALID;
  input S_AXI_2_AWVALID;
  input axi_awready_reg_3;
  input axi_wready_reg;
  input [39:0]\mem_reg[64]_2 ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 ;
  input \mem_reg[42] ;
  input \mem_reg[53] ;
  input axi_awready_reg_4;
  input [0:0]axi_awready_reg_5;
  input [23:0]\mem_reg[31] ;
  input [31:0]DOADO;

  wire [0:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire \FSM_sequential_xmit_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_xmit_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_xmit_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_xmit_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_xmit_state_reg[2]_0 ;
  wire \Flit_id[0]_i_1__0_n_0 ;
  wire \Flit_id[1]_i_1__0_n_0 ;
  wire \Flit_id[2]_i_1__0_n_0 ;
  wire \Flit_id[2]_i_2__0_n_0 ;
  wire \Flit_id[2]_i_3__0_n_0 ;
  wire \Flit_id[2]_i_4__0_n_0 ;
  wire \Flit_id[2]_i_5__0_n_0 ;
  wire \Flit_id[3]_i_1__0_n_0 ;
  wire \Flit_id[3]_i_2__0_n_0 ;
  wire \Flit_id[4]_i_2__0_n_0 ;
  wire \Flit_id[4]_i_3__0_n_0 ;
  wire \Flit_id[5]_i_2__0_n_0 ;
  wire \Flit_id[5]_i_3__0_n_0 ;
  wire \Flit_id[5]_i_4__0_n_0 ;
  wire \Flit_id[6]_i_1__0_n_0 ;
  wire \Flit_id[6]_i_2__0_n_0 ;
  wire \Flit_id[6]_i_4__0_n_0 ;
  wire \Flit_id[6]_i_5__0_n_0 ;
  wire \Flit_id[6]_i_6__0_n_0 ;
  wire \Flit_id_reg[4]_i_1__0_n_0 ;
  wire \Flit_id_reg[5]_i_1__0_n_0 ;
  wire \Flit_id_reg_n_0_[0] ;
  wire \Flit_id_reg_n_0_[1] ;
  wire \Flit_id_reg_n_0_[2] ;
  wire \Flit_id_reg_n_0_[3] ;
  wire \Flit_id_reg_n_0_[4] ;
  wire \Flit_id_reg_n_0_[5] ;
  wire \Flit_id_reg_n_0_[6] ;
  wire [58:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ;
  wire \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 ;
  wire [7:1]\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 ;
  wire [7:1]\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ;
  wire [5:1]\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ;
  wire [6:0]\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 ;
  wire \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ;
  wire \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][EW] ;
  wire \G_send_channels_1.send_channel_info_reg[0][Enable]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][NS] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 ;
  wire \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[1][Enable]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 ;
  wire \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ;
  wire \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 ;
  wire \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ;
  wire \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 ;
  wire Heartbeat;
  wire MSG_type14_out;
  wire MSG_type_i_1__0_n_0;
  wire NoC_Irq_2;
  wire [3:0]Q;
  wire [2:0]RAM_reg;
  wire [8:0]RAM_reg_0;
  wire [31:0]RAM_reg_1;
  wire S_AXI_2_ACLK;
  wire [9:0]S_AXI_2_ARADDR;
  wire S_AXI_2_ARESETN;
  wire S_AXI_2_ARVALID;
  wire [9:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire S_AXI_2_WVALID;
  wire [0:0]WEA;
  wire [1:0]active_send_channel;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_awready_reg_1;
  wire axi_awready_reg_2;
  wire axi_awready_reg_3;
  wire axi_awready_reg_4;
  wire [0:0]axi_awready_reg_5;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [1:0]channel_nr;
  wire \channel_nr_reg[2]_0 ;
  wire \channel_status[0][0]_i_1__0_n_0 ;
  wire \channel_status[0][1]_i_1__0_n_0 ;
  wire \channel_status[0][1]_i_2__0_n_0 ;
  wire \channel_status[0][1]_i_3__0_n_0 ;
  wire \channel_status[0][1]_i_4__0_n_0 ;
  wire \channel_status[0][1]_i_5__0_n_0 ;
  wire \channel_status[0][1]_i_6__0_n_0 ;
  wire \channel_status[0][1]_i_8__0_n_0 ;
  wire \channel_status[0][1]_i_9__0_n_0 ;
  wire \channel_status[1][0]_i_1__0_n_0 ;
  wire \channel_status[1][0]_i_2__0_n_0 ;
  wire \channel_status[1][0]_i_3__0_n_0 ;
  wire \channel_status[1][0]_i_5__0_n_0 ;
  wire \channel_status[1][1]_i_1__0_n_0 ;
  wire \channel_status[1][1]_i_2__0_n_0 ;
  wire \channel_status[1][1]_i_3__0_n_0 ;
  wire \channel_status[1][1]_i_5__0_n_0 ;
  wire \channel_status[1][1]_i_6__0_n_0 ;
  wire \channel_status[1][1]_i_7__0_n_0 ;
  wire \channel_status[2][0]_i_1__0_n_0 ;
  wire \channel_status[2][0]_i_2__0_n_0 ;
  wire \channel_status[2][0]_i_3__0_n_0 ;
  wire \channel_status[2][1]_i_1__0_n_0 ;
  wire \channel_status[2][1]_i_2__0_n_0 ;
  wire \channel_status[2][1]_i_3__0_n_0 ;
  wire \channel_status[2][1]_i_4__0_n_0 ;
  wire \channel_status[2][1]_i_5__0_n_0 ;
  wire \channel_status[2][1]_i_6__0_n_0 ;
  wire \channel_status[3][0]_i_1__0_n_0 ;
  wire \channel_status[3][0]_i_2__0_n_0 ;
  wire \channel_status[3][1]_i_1__0_n_0 ;
  wire \channel_status[3][1]_i_2__0_n_0 ;
  wire \channel_status[3][1]_i_3__0_n_0 ;
  wire \channel_status[3][1]_i_4__0_n_0 ;
  wire \channel_status[3][1]_i_5__0_n_0 ;
  wire \channel_status[3][1]_i_6__0_n_0 ;
  wire \channel_status[3][1]_i_7__0_n_0 ;
  wire \channel_status[4][0]_i_1__0_n_0 ;
  wire \channel_status[4][0]_i_2__0_n_0 ;
  wire \channel_status[4][0]_i_3__0_n_0 ;
  wire \channel_status[4][0]_i_4__0_n_0 ;
  wire \channel_status[4][0]_i_5__0_n_0 ;
  wire \channel_status[4][1]_i_1__0_n_0 ;
  wire \channel_status[4][1]_i_2__0_n_0 ;
  wire \channel_status[4][1]_i_3__0_n_0 ;
  wire \channel_status[4][1]_i_4__0_n_0 ;
  wire \channel_status[4][1]_i_5__0_n_0 ;
  wire \channel_status[5][0]_i_1__0_n_0 ;
  wire \channel_status[5][0]_i_2__0_n_0 ;
  wire \channel_status[5][0]_i_3__0_n_0 ;
  wire \channel_status[5][1]_i_1__0_n_0 ;
  wire \channel_status[5][1]_i_2__0_n_0 ;
  wire \channel_status[5][1]_i_3__0_n_0 ;
  wire \channel_status[5][1]_i_4__0_n_0 ;
  wire \channel_status[5][1]_i_5__0_n_0 ;
  wire \channel_status[5][1]_i_6__1_n_0 ;
  wire \channel_status[6][0]_i_1__0_n_0 ;
  wire \channel_status[6][0]_i_2__0_n_0 ;
  wire \channel_status[6][0]_i_3__0_n_0 ;
  wire \channel_status[6][1]_i_1__0_n_0 ;
  wire \channel_status[6][1]_i_2__0_n_0 ;
  wire \channel_status[6][1]_i_3__0_n_0 ;
  wire \channel_status[6][1]_i_4__0_n_0 ;
  wire \channel_status[6][1]_i_5__0_n_0 ;
  wire \channel_status[6][1]_i_6__1_n_0 ;
  wire \channel_status[7][0]_i_1__0_n_0 ;
  wire \channel_status[7][0]_i_2__0_n_0 ;
  wire \channel_status[7][0]_i_3__0_n_0 ;
  wire \channel_status[7][1]_i_1__0_n_0 ;
  wire \channel_status[7][1]_i_2__0_n_0 ;
  wire \channel_status[7][1]_i_3__0_n_0 ;
  wire \channel_status[7][1]_i_4__0_n_0 ;
  wire [1:0]\channel_status_reg[0]__0__0 ;
  wire \channel_status_reg[1][0]_0 ;
  wire \channel_status_reg[1][1]_0 ;
  wire [1:0]\channel_status_reg[1]__0__0 ;
  wire [1:0]\channel_status_reg[2]__0__0 ;
  wire [1:0]\channel_status_reg[3]__0__0 ;
  wire [1:0]\channel_status_reg[4]__0__0 ;
  wire [1:0]\channel_status_reg[5]__0__0 ;
  wire [1:0]\channel_status_reg[6]__0__0 ;
  wire [1:0]\channel_status_reg[7]__0__0 ;
  wire \clock_tick[0]_i_2__0_n_0 ;
  wire \clock_tick[0]_i_3__0_n_0 ;
  wire \clock_tick[0]_i_4__0_n_0 ;
  wire \clock_tick[0]_i_5__0_n_0 ;
  wire \clock_tick[12]_i_2__0_n_0 ;
  wire \clock_tick[12]_i_3__0_n_0 ;
  wire \clock_tick[12]_i_4__0_n_0 ;
  wire \clock_tick[12]_i_5__0_n_0 ;
  wire \clock_tick[16]_i_2__0_n_0 ;
  wire \clock_tick[16]_i_3__0_n_0 ;
  wire \clock_tick[16]_i_4__0_n_0 ;
  wire \clock_tick[16]_i_5__0_n_0 ;
  wire \clock_tick[20]_i_2__0_n_0 ;
  wire \clock_tick[20]_i_3__0_n_0 ;
  wire \clock_tick[20]_i_4__0_n_0 ;
  wire \clock_tick[20]_i_5__0_n_0 ;
  wire \clock_tick[24]_i_2__0_n_0 ;
  wire \clock_tick[24]_i_3__0_n_0 ;
  wire \clock_tick[24]_i_4__0_n_0 ;
  wire \clock_tick[24]_i_5__0_n_0 ;
  wire \clock_tick[28]_i_2__0_n_0 ;
  wire \clock_tick[28]_i_3__0_n_0 ;
  wire \clock_tick[28]_i_4__0_n_0 ;
  wire \clock_tick[28]_i_5__0_n_0 ;
  wire \clock_tick[4]_i_2__0_n_0 ;
  wire \clock_tick[4]_i_3__0_n_0 ;
  wire \clock_tick[4]_i_4__0_n_0 ;
  wire \clock_tick[4]_i_5__0_n_0 ;
  wire \clock_tick[8]_i_2__0_n_0 ;
  wire \clock_tick[8]_i_3__0_n_0 ;
  wire \clock_tick[8]_i_4__0_n_0 ;
  wire \clock_tick[8]_i_5__0_n_0 ;
  wire [31:0]clock_tick_reg;
  wire \clock_tick_reg[0]_i_1__0_n_0 ;
  wire \clock_tick_reg[0]_i_1__0_n_1 ;
  wire \clock_tick_reg[0]_i_1__0_n_2 ;
  wire \clock_tick_reg[0]_i_1__0_n_3 ;
  wire \clock_tick_reg[0]_i_1__0_n_4 ;
  wire \clock_tick_reg[0]_i_1__0_n_5 ;
  wire \clock_tick_reg[0]_i_1__0_n_6 ;
  wire \clock_tick_reg[0]_i_1__0_n_7 ;
  wire \clock_tick_reg[12]_i_1__0_n_0 ;
  wire \clock_tick_reg[12]_i_1__0_n_1 ;
  wire \clock_tick_reg[12]_i_1__0_n_2 ;
  wire \clock_tick_reg[12]_i_1__0_n_3 ;
  wire \clock_tick_reg[12]_i_1__0_n_4 ;
  wire \clock_tick_reg[12]_i_1__0_n_5 ;
  wire \clock_tick_reg[12]_i_1__0_n_6 ;
  wire \clock_tick_reg[12]_i_1__0_n_7 ;
  wire \clock_tick_reg[16]_i_1__0_n_0 ;
  wire \clock_tick_reg[16]_i_1__0_n_1 ;
  wire \clock_tick_reg[16]_i_1__0_n_2 ;
  wire \clock_tick_reg[16]_i_1__0_n_3 ;
  wire \clock_tick_reg[16]_i_1__0_n_4 ;
  wire \clock_tick_reg[16]_i_1__0_n_5 ;
  wire \clock_tick_reg[16]_i_1__0_n_6 ;
  wire \clock_tick_reg[16]_i_1__0_n_7 ;
  wire \clock_tick_reg[20]_i_1__0_n_0 ;
  wire \clock_tick_reg[20]_i_1__0_n_1 ;
  wire \clock_tick_reg[20]_i_1__0_n_2 ;
  wire \clock_tick_reg[20]_i_1__0_n_3 ;
  wire \clock_tick_reg[20]_i_1__0_n_4 ;
  wire \clock_tick_reg[20]_i_1__0_n_5 ;
  wire \clock_tick_reg[20]_i_1__0_n_6 ;
  wire \clock_tick_reg[20]_i_1__0_n_7 ;
  wire \clock_tick_reg[24]_i_1__0_n_0 ;
  wire \clock_tick_reg[24]_i_1__0_n_1 ;
  wire \clock_tick_reg[24]_i_1__0_n_2 ;
  wire \clock_tick_reg[24]_i_1__0_n_3 ;
  wire \clock_tick_reg[24]_i_1__0_n_4 ;
  wire \clock_tick_reg[24]_i_1__0_n_5 ;
  wire \clock_tick_reg[24]_i_1__0_n_6 ;
  wire \clock_tick_reg[24]_i_1__0_n_7 ;
  wire \clock_tick_reg[28]_i_1__0_n_1 ;
  wire \clock_tick_reg[28]_i_1__0_n_2 ;
  wire \clock_tick_reg[28]_i_1__0_n_3 ;
  wire \clock_tick_reg[28]_i_1__0_n_4 ;
  wire \clock_tick_reg[28]_i_1__0_n_5 ;
  wire \clock_tick_reg[28]_i_1__0_n_6 ;
  wire \clock_tick_reg[28]_i_1__0_n_7 ;
  wire \clock_tick_reg[4]_i_1__0_n_0 ;
  wire \clock_tick_reg[4]_i_1__0_n_1 ;
  wire \clock_tick_reg[4]_i_1__0_n_2 ;
  wire \clock_tick_reg[4]_i_1__0_n_3 ;
  wire \clock_tick_reg[4]_i_1__0_n_4 ;
  wire \clock_tick_reg[4]_i_1__0_n_5 ;
  wire \clock_tick_reg[4]_i_1__0_n_6 ;
  wire \clock_tick_reg[4]_i_1__0_n_7 ;
  wire \clock_tick_reg[8]_i_1__0_n_0 ;
  wire \clock_tick_reg[8]_i_1__0_n_1 ;
  wire \clock_tick_reg[8]_i_1__0_n_2 ;
  wire \clock_tick_reg[8]_i_1__0_n_3 ;
  wire \clock_tick_reg[8]_i_1__0_n_4 ;
  wire \clock_tick_reg[8]_i_1__0_n_5 ;
  wire \clock_tick_reg[8]_i_1__0_n_6 ;
  wire \clock_tick_reg[8]_i_1__0_n_7 ;
  wire \command_queue_in[32]_i_1__0_n_0 ;
  wire \command_queue_in_reg_n_0_[0] ;
  wire \command_queue_in_reg_n_0_[12] ;
  wire \command_queue_in_reg_n_0_[13] ;
  wire \command_queue_in_reg_n_0_[1] ;
  wire \command_queue_in_reg_n_0_[24] ;
  wire \command_queue_in_reg_n_0_[28] ;
  wire \command_queue_in_reg_n_0_[2] ;
  wire \command_queue_in_reg_n_0_[32] ;
  wire \command_queue_in_reg_n_0_[3] ;
  wire \command_queue_in_reg_n_0_[4] ;
  wire \command_queue_in_reg_n_0_[5] ;
  wire \command_queue_in_reg_n_0_[6] ;
  wire \command_queue_mem[0][0]_i_1__0_n_0 ;
  wire \command_queue_mem[0][12]_i_1__0_n_0 ;
  wire \command_queue_mem[0][13]_i_1__0_n_0 ;
  wire \command_queue_mem[0][1]_i_1__0_n_0 ;
  wire \command_queue_mem[0][24]_i_1__0_n_0 ;
  wire \command_queue_mem[0][28]_i_1__0_n_0 ;
  wire \command_queue_mem[0][2]_i_1__0_n_0 ;
  wire \command_queue_mem[0][32]_i_1__0_n_0 ;
  wire \command_queue_mem[0][32]_i_2__0_n_0 ;
  wire \command_queue_mem[0][3]_i_1__0_n_0 ;
  wire \command_queue_mem[0][4]_i_1__0_n_0 ;
  wire \command_queue_mem[0][5]_i_1__0_n_0 ;
  wire \command_queue_mem[0][6]_i_1__0_n_0 ;
  wire \command_queue_mem[1][0]_i_1__0_n_0 ;
  wire \command_queue_mem[1][12]_i_1__0_n_0 ;
  wire \command_queue_mem[1][13]_i_1__0_n_0 ;
  wire \command_queue_mem[1][1]_i_1__0_n_0 ;
  wire \command_queue_mem[1][24]_i_1__0_n_0 ;
  wire \command_queue_mem[1][28]_i_1__0_n_0 ;
  wire \command_queue_mem[1][2]_i_1__0_n_0 ;
  wire \command_queue_mem[1][32]_i_1__0_n_0 ;
  wire \command_queue_mem[1][32]_i_2__0_n_0 ;
  wire \command_queue_mem[1][3]_i_1__0_n_0 ;
  wire \command_queue_mem[1][4]_i_1__0_n_0 ;
  wire \command_queue_mem[1][5]_i_1__0_n_0 ;
  wire \command_queue_mem[1][6]_i_1__0_n_0 ;
  wire \command_queue_mem[2][0]_i_1__0_n_0 ;
  wire \command_queue_mem[2][12]_i_1__0_n_0 ;
  wire \command_queue_mem[2][13]_i_1__0_n_0 ;
  wire \command_queue_mem[2][1]_i_1__0_n_0 ;
  wire \command_queue_mem[2][24]_i_1__0_n_0 ;
  wire \command_queue_mem[2][28]_i_1__0_n_0 ;
  wire \command_queue_mem[2][2]_i_1__0_n_0 ;
  wire \command_queue_mem[2][32]_i_1__0_n_0 ;
  wire \command_queue_mem[2][32]_i_2__0_n_0 ;
  wire \command_queue_mem[2][3]_i_1__0_n_0 ;
  wire \command_queue_mem[2][4]_i_1__0_n_0 ;
  wire \command_queue_mem[2][5]_i_1__0_n_0 ;
  wire \command_queue_mem[2][6]_i_1__0_n_0 ;
  wire \command_queue_mem[3][0]_i_1__0_n_0 ;
  wire \command_queue_mem[3][12]_i_1__0_n_0 ;
  wire \command_queue_mem[3][13]_i_1__0_n_0 ;
  wire \command_queue_mem[3][1]_i_1__0_n_0 ;
  wire \command_queue_mem[3][24]_i_1__0_n_0 ;
  wire \command_queue_mem[3][28]_i_1__0_n_0 ;
  wire \command_queue_mem[3][2]_i_1__0_n_0 ;
  wire \command_queue_mem[3][32]_i_1__0_n_0 ;
  wire \command_queue_mem[3][32]_i_2__0_n_0 ;
  wire \command_queue_mem[3][3]_i_1__0_n_0 ;
  wire \command_queue_mem[3][4]_i_1__0_n_0 ;
  wire \command_queue_mem[3][5]_i_1__0_n_0 ;
  wire \command_queue_mem[3][6]_i_1__0_n_0 ;
  wire \command_queue_mem_reg_n_0_[0][0] ;
  wire \command_queue_mem_reg_n_0_[0][12] ;
  wire \command_queue_mem_reg_n_0_[0][13] ;
  wire \command_queue_mem_reg_n_0_[0][1] ;
  wire \command_queue_mem_reg_n_0_[0][24] ;
  wire \command_queue_mem_reg_n_0_[0][28] ;
  wire \command_queue_mem_reg_n_0_[0][2] ;
  wire \command_queue_mem_reg_n_0_[0][32] ;
  wire \command_queue_mem_reg_n_0_[0][3] ;
  wire \command_queue_mem_reg_n_0_[0][4] ;
  wire \command_queue_mem_reg_n_0_[0][5] ;
  wire \command_queue_mem_reg_n_0_[0][6] ;
  wire \command_queue_mem_reg_n_0_[1][0] ;
  wire \command_queue_mem_reg_n_0_[1][12] ;
  wire \command_queue_mem_reg_n_0_[1][13] ;
  wire \command_queue_mem_reg_n_0_[1][1] ;
  wire \command_queue_mem_reg_n_0_[1][24] ;
  wire \command_queue_mem_reg_n_0_[1][28] ;
  wire \command_queue_mem_reg_n_0_[1][2] ;
  wire \command_queue_mem_reg_n_0_[1][32] ;
  wire \command_queue_mem_reg_n_0_[1][3] ;
  wire \command_queue_mem_reg_n_0_[1][4] ;
  wire \command_queue_mem_reg_n_0_[1][5] ;
  wire \command_queue_mem_reg_n_0_[1][6] ;
  wire \command_queue_mem_reg_n_0_[2][0] ;
  wire \command_queue_mem_reg_n_0_[2][12] ;
  wire \command_queue_mem_reg_n_0_[2][13] ;
  wire \command_queue_mem_reg_n_0_[2][1] ;
  wire \command_queue_mem_reg_n_0_[2][24] ;
  wire \command_queue_mem_reg_n_0_[2][28] ;
  wire \command_queue_mem_reg_n_0_[2][2] ;
  wire \command_queue_mem_reg_n_0_[2][32] ;
  wire \command_queue_mem_reg_n_0_[2][3] ;
  wire \command_queue_mem_reg_n_0_[2][4] ;
  wire \command_queue_mem_reg_n_0_[2][5] ;
  wire \command_queue_mem_reg_n_0_[2][6] ;
  wire \command_queue_mem_reg_n_0_[3][0] ;
  wire \command_queue_mem_reg_n_0_[3][12] ;
  wire \command_queue_mem_reg_n_0_[3][13] ;
  wire \command_queue_mem_reg_n_0_[3][1] ;
  wire \command_queue_mem_reg_n_0_[3][24] ;
  wire \command_queue_mem_reg_n_0_[3][28] ;
  wire \command_queue_mem_reg_n_0_[3][2] ;
  wire \command_queue_mem_reg_n_0_[3][3] ;
  wire \command_queue_mem_reg_n_0_[3][4] ;
  wire \command_queue_mem_reg_n_0_[3][5] ;
  wire \command_queue_mem_reg_n_0_[3][6] ;
  wire \command_queue_read_address[0]_i_1__0_n_0 ;
  wire \command_queue_read_address[1]_i_1__0_n_0 ;
  wire \command_queue_read_address[2]_i_1__0_n_0 ;
  wire \command_queue_read_address_reg_n_0_[0] ;
  wire \command_queue_read_address_reg_n_0_[1] ;
  wire \command_queue_read_address_reg_n_0_[2] ;
  wire command_queue_read_i_1__0_n_0;
  wire command_queue_read_i_2__0_n_0;
  wire command_queue_read_reg_n_0;
  wire command_queue_write;
  wire [1:0]command_queue_write_address;
  wire \command_queue_write_address[0]_i_1__0_n_0 ;
  wire \command_queue_write_address[1]_i_1__0_n_0 ;
  wire \command_queue_write_address[2]_i_1__0_n_0 ;
  wire [2:2]command_queue_write_address__0;
  wire command_queue_write_i_3__0_n_0;
  wire command_queue_write_i_4__0_n_0;
  wire command_queue_write_reg_n_0;
  wire dap_rni_select_reg;
  wire \delay[0]_i_1__0_n_0 ;
  wire \delay[1]_i_1__0_n_0 ;
  wire \delay[2]_i_1__0_n_0 ;
  wire \delay[3]_i_1__0_n_0 ;
  wire \delay[4]_i_1__0_n_0 ;
  wire \delay[4]_i_2__0_n_0 ;
  wire \delay[5]_i_1__0_n_0 ;
  wire \delay[5]_i_2__0_n_0 ;
  wire \delay[5]_i_3__0_n_0 ;
  wire \delay[6]_i_1__0_n_0 ;
  wire \delay[7]_i_1__0_n_0 ;
  wire \delay[8]_i_1__0_n_0 ;
  wire \delay[8]_i_2__0_n_0 ;
  wire \delay[8]_i_3__0_n_0 ;
  wire \delay[8]_i_4__0_n_0 ;
  wire \delay[8]_i_5__0_n_0 ;
  wire [8:0]delay__0;
  wire dest_col;
  wire \dest_col[0]_i_1__0_n_0 ;
  wire \dest_col[0]_i_2__0_n_0 ;
  wire \dest_col[0]_i_3__0_n_0 ;
  wire \dest_col[0]_i_4__0_n_0 ;
  wire [7:0]dest_pid;
  wire \dest_pid[0]_i_1__0_n_0 ;
  wire \dest_pid[0]_i_2__0_n_0 ;
  wire \dest_pid[1]_i_1__0_n_0 ;
  wire \dest_pid[1]_i_2__0_n_0 ;
  wire \dest_pid[2]_i_1__0_n_0 ;
  wire \dest_pid[2]_i_2__0_n_0 ;
  wire \dest_pid[3]_i_1__0_n_0 ;
  wire \dest_pid[3]_i_2__0_n_0 ;
  wire \dest_pid[4]_i_1__0_n_0 ;
  wire \dest_pid[4]_i_2__0_n_0 ;
  wire \dest_pid[5]_i_1__0_n_0 ;
  wire \dest_pid[5]_i_2__0_n_0 ;
  wire \dest_pid[6]_i_1__0_n_0 ;
  wire \dest_pid[6]_i_2__0_n_0 ;
  wire \dest_pid[7]_i_1__0_n_0 ;
  wire \dest_pid[7]_i_2__0_n_0 ;
  wire \dest_pid[7]_i_3__0_n_0 ;
  wire \dest_pid[7]_i_4__0_n_0 ;
  wire \dest_pid[7]_i_5__0_n_0 ;
  wire \dest_pid[7]_i_6__0_n_0 ;
  wire \dest_pid[7]_i_7__0_n_0 ;
  wire \dest_pid[7]_i_8__0_n_0 ;
  wire \dest_pid[7]_i_9__0_n_0 ;
  wire dest_row;
  wire \dest_row[0]_i_1__0_n_0 ;
  wire \dest_row[0]_i_2__0_n_0 ;
  wire \dest_row[0]_i_3__0_n_0 ;
  wire \dest_row[0]_i_4__0_n_0 ;
  wire \global_clock[0]_i_3__0_n_0 ;
  wire \global_clock[0]_i_4__0_n_0 ;
  wire \global_clock[0]_i_5__0_n_0 ;
  wire \global_clock[0]_i_6__0_n_0 ;
  wire \global_clock[12]_i_2__0_n_0 ;
  wire \global_clock[12]_i_3__0_n_0 ;
  wire \global_clock[12]_i_4__0_n_0 ;
  wire \global_clock[12]_i_5__0_n_0 ;
  wire \global_clock[16]_i_2__0_n_0 ;
  wire \global_clock[16]_i_3__0_n_0 ;
  wire \global_clock[16]_i_4__0_n_0 ;
  wire \global_clock[16]_i_5__0_n_0 ;
  wire \global_clock[20]_i_2__0_n_0 ;
  wire \global_clock[20]_i_3__0_n_0 ;
  wire \global_clock[20]_i_4__0_n_0 ;
  wire \global_clock[20]_i_5__0_n_0 ;
  wire \global_clock[24]_i_2__0_n_0 ;
  wire \global_clock[24]_i_3__0_n_0 ;
  wire \global_clock[24]_i_4__0_n_0 ;
  wire \global_clock[24]_i_5__0_n_0 ;
  wire \global_clock[28]_i_2__0_n_0 ;
  wire \global_clock[28]_i_3__0_n_0 ;
  wire \global_clock[28]_i_4__0_n_0 ;
  wire \global_clock[28]_i_5__0_n_0 ;
  wire \global_clock[32]_i_2__0_n_0 ;
  wire \global_clock[32]_i_3__0_n_0 ;
  wire \global_clock[32]_i_4__0_n_0 ;
  wire \global_clock[32]_i_5__0_n_0 ;
  wire \global_clock[36]_i_2__0_n_0 ;
  wire \global_clock[36]_i_3__0_n_0 ;
  wire \global_clock[36]_i_4__0_n_0 ;
  wire \global_clock[36]_i_5__0_n_0 ;
  wire \global_clock[4]_i_2__0_n_0 ;
  wire \global_clock[4]_i_3__0_n_0 ;
  wire \global_clock[4]_i_4__0_n_0 ;
  wire \global_clock[4]_i_5__0_n_0 ;
  wire \global_clock[8]_i_2__0_n_0 ;
  wire \global_clock[8]_i_3__0_n_0 ;
  wire \global_clock[8]_i_4__0_n_0 ;
  wire \global_clock[8]_i_5__0_n_0 ;
  wire [31:0]global_clock_reg;
  wire \global_clock_reg[0]_0 ;
  wire \global_clock_reg[0]_i_2__0_n_0 ;
  wire \global_clock_reg[0]_i_2__0_n_1 ;
  wire \global_clock_reg[0]_i_2__0_n_2 ;
  wire \global_clock_reg[0]_i_2__0_n_3 ;
  wire \global_clock_reg[0]_i_2__0_n_4 ;
  wire \global_clock_reg[0]_i_2__0_n_5 ;
  wire \global_clock_reg[0]_i_2__0_n_6 ;
  wire \global_clock_reg[0]_i_2__0_n_7 ;
  wire \global_clock_reg[12]_i_1__0_n_0 ;
  wire \global_clock_reg[12]_i_1__0_n_1 ;
  wire \global_clock_reg[12]_i_1__0_n_2 ;
  wire \global_clock_reg[12]_i_1__0_n_3 ;
  wire \global_clock_reg[12]_i_1__0_n_4 ;
  wire \global_clock_reg[12]_i_1__0_n_5 ;
  wire \global_clock_reg[12]_i_1__0_n_6 ;
  wire \global_clock_reg[12]_i_1__0_n_7 ;
  wire \global_clock_reg[16]_i_1__0_n_0 ;
  wire \global_clock_reg[16]_i_1__0_n_1 ;
  wire \global_clock_reg[16]_i_1__0_n_2 ;
  wire \global_clock_reg[16]_i_1__0_n_3 ;
  wire \global_clock_reg[16]_i_1__0_n_4 ;
  wire \global_clock_reg[16]_i_1__0_n_5 ;
  wire \global_clock_reg[16]_i_1__0_n_6 ;
  wire \global_clock_reg[16]_i_1__0_n_7 ;
  wire \global_clock_reg[20]_i_1__0_n_0 ;
  wire \global_clock_reg[20]_i_1__0_n_1 ;
  wire \global_clock_reg[20]_i_1__0_n_2 ;
  wire \global_clock_reg[20]_i_1__0_n_3 ;
  wire \global_clock_reg[20]_i_1__0_n_4 ;
  wire \global_clock_reg[20]_i_1__0_n_5 ;
  wire \global_clock_reg[20]_i_1__0_n_6 ;
  wire \global_clock_reg[20]_i_1__0_n_7 ;
  wire \global_clock_reg[24]_i_1__0_n_0 ;
  wire \global_clock_reg[24]_i_1__0_n_1 ;
  wire \global_clock_reg[24]_i_1__0_n_2 ;
  wire \global_clock_reg[24]_i_1__0_n_3 ;
  wire \global_clock_reg[24]_i_1__0_n_4 ;
  wire \global_clock_reg[24]_i_1__0_n_5 ;
  wire \global_clock_reg[24]_i_1__0_n_6 ;
  wire \global_clock_reg[24]_i_1__0_n_7 ;
  wire \global_clock_reg[28]_i_1__0_n_0 ;
  wire \global_clock_reg[28]_i_1__0_n_1 ;
  wire \global_clock_reg[28]_i_1__0_n_2 ;
  wire \global_clock_reg[28]_i_1__0_n_3 ;
  wire \global_clock_reg[28]_i_1__0_n_4 ;
  wire \global_clock_reg[28]_i_1__0_n_5 ;
  wire \global_clock_reg[28]_i_1__0_n_6 ;
  wire \global_clock_reg[28]_i_1__0_n_7 ;
  wire \global_clock_reg[32]_i_1__0_n_0 ;
  wire \global_clock_reg[32]_i_1__0_n_1 ;
  wire \global_clock_reg[32]_i_1__0_n_2 ;
  wire \global_clock_reg[32]_i_1__0_n_3 ;
  wire \global_clock_reg[32]_i_1__0_n_4 ;
  wire \global_clock_reg[32]_i_1__0_n_5 ;
  wire \global_clock_reg[32]_i_1__0_n_6 ;
  wire \global_clock_reg[32]_i_1__0_n_7 ;
  wire \global_clock_reg[36]_i_1__0_n_1 ;
  wire \global_clock_reg[36]_i_1__0_n_2 ;
  wire \global_clock_reg[36]_i_1__0_n_3 ;
  wire \global_clock_reg[36]_i_1__0_n_4 ;
  wire \global_clock_reg[36]_i_1__0_n_5 ;
  wire \global_clock_reg[36]_i_1__0_n_6 ;
  wire \global_clock_reg[36]_i_1__0_n_7 ;
  wire \global_clock_reg[4]_i_1__0_n_0 ;
  wire \global_clock_reg[4]_i_1__0_n_1 ;
  wire \global_clock_reg[4]_i_1__0_n_2 ;
  wire \global_clock_reg[4]_i_1__0_n_3 ;
  wire \global_clock_reg[4]_i_1__0_n_4 ;
  wire \global_clock_reg[4]_i_1__0_n_5 ;
  wire \global_clock_reg[4]_i_1__0_n_6 ;
  wire \global_clock_reg[4]_i_1__0_n_7 ;
  wire \global_clock_reg[8]_i_1__0_n_0 ;
  wire \global_clock_reg[8]_i_1__0_n_1 ;
  wire \global_clock_reg[8]_i_1__0_n_2 ;
  wire \global_clock_reg[8]_i_1__0_n_3 ;
  wire \global_clock_reg[8]_i_1__0_n_4 ;
  wire \global_clock_reg[8]_i_1__0_n_5 ;
  wire \global_clock_reg[8]_i_1__0_n_6 ;
  wire \global_clock_reg[8]_i_1__0_n_7 ;
  wire [39:32]global_clock_reg__0;
  wire \heartbeat_generator.GlobalSync_retimed_reg ;
  wire \interrupt[0]_i_1__0_n_0 ;
  wire \interrupt[1]_i_1__0_n_0 ;
  wire \interrupt[1]_i_2__0_n_0 ;
  wire \interrupt[1]_i_3__0_n_0 ;
  wire \interrupt[1]_i_4__0_n_0 ;
  wire \interrupt[1]_i_5__0_n_0 ;
  wire \interrupt_reg[0]_i_1__0_n_0 ;
  wire \interrupt_reg[0]_i_2__0_n_0 ;
  wire \interrupt_reg[1]_i_1__0_n_0 ;
  wire \interrupt_reg[2]_i_1__0_n_0 ;
  wire \interrupt_reg[3]_i_1__0_n_0 ;
  wire \interrupt_reg[3]_i_2__0_n_0 ;
  wire \interrupt_reg[3]_i_3__0_n_0 ;
  wire \interrupt_reg_n_0_[0] ;
  wire \interrupt_reg_n_0_[1] ;
  wire \interrupt_reg_reg_n_0_[0] ;
  wire \interrupt_reg_reg_n_0_[1] ;
  wire \interrupt_reg_reg_n_0_[2] ;
  wire \interrupt_reg_reg_n_0_[3] ;
  wire interrupt_request_i_1__0_n_0;
  wire interrupt_request_reg_n_0;
  wire [1:0]mem_address;
  wire [23:0]\mem_reg[31] ;
  wire \mem_reg[42] ;
  wire \mem_reg[53] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire [39:0]\mem_reg[64]_2 ;
  wire \minusOp_inferred__1/i_/i__n_0 ;
  wire \msg_length_reg[0][6]_i_1__0_n_0 ;
  wire \msg_length_reg[1][6]_i_1__0_n_0 ;
  wire \msg_length_reg[2][6]_i_1__0_n_0 ;
  wire \msg_length_reg[3][6]_i_1__0_n_0 ;
  wire \msg_length_reg[4][6]_i_1__0_n_0 ;
  wire \msg_length_reg[5][6]_i_1__0_n_0 ;
  wire \msg_length_reg[6][6]_i_1__0_n_0 ;
  wire \msg_length_reg[7][6]_i_1__0_n_0 ;
  wire [6:0]\msg_length_reg_reg[0]__0__0 ;
  wire [6:0]\msg_length_reg_reg[1]__0__0 ;
  wire [6:0]\msg_length_reg_reg[2]__0__0 ;
  wire [6:0]\msg_length_reg_reg[3]__0__0 ;
  wire [6:0]\msg_length_reg_reg[4]__0__0 ;
  wire [6:0]\msg_length_reg_reg[5]__0__0 ;
  wire [6:0]\msg_length_reg_reg[6]__0__0 ;
  wire [6:0]\msg_length_reg_reg[7]__0__0 ;
  wire old_GlobalSync_reg_0;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire \outport[0]_i_1__0_n_0 ;
  wire \outport[0]_i_2__0_n_0 ;
  wire \outport[10]_i_1__0_n_0 ;
  wire \outport[10]_i_2__0_n_0 ;
  wire \outport[11]_i_2__0_n_0 ;
  wire \outport[11]_i_3__0_n_0 ;
  wire \outport[12]_i_1__0_n_0 ;
  wire \outport[12]_i_2__0_n_0 ;
  wire \outport[12]_i_3__0_n_0 ;
  wire \outport[12]_i_4__0_n_0 ;
  wire \outport[13]_i_1__0_n_0 ;
  wire \outport[13]_i_2__0_n_0 ;
  wire \outport[13]_i_3__0_n_0 ;
  wire \outport[13]_i_4__0_n_0 ;
  wire \outport[14]_i_2__0_n_0 ;
  wire \outport[14]_i_3__0_n_0 ;
  wire \outport[15]_i_1__0_n_0 ;
  wire \outport[16]_i_1__0_n_0 ;
  wire \outport[17]_i_1__0_n_0 ;
  wire \outport[18]_i_1__0_n_0 ;
  wire \outport[19]_i_1__0_n_0 ;
  wire \outport[1]_i_1__0_n_0 ;
  wire \outport[1]_i_2__0_n_0 ;
  wire \outport[20]_i_1__0_n_0 ;
  wire \outport[21]_i_1__0_n_0 ;
  wire \outport[22]_i_1__0_n_0 ;
  wire \outport[23]_i_1__0_n_0 ;
  wire \outport[24]_i_1__0_n_0 ;
  wire \outport[25]_i_1__0_n_0 ;
  wire \outport[26]_i_1__0_n_0 ;
  wire \outport[27]_i_1__0_n_0 ;
  wire \outport[28]_i_1__0_n_0 ;
  wire \outport[29]_i_1__0_n_0 ;
  wire \outport[2]_i_1__0_n_0 ;
  wire \outport[2]_i_2__0_n_0 ;
  wire \outport[30]_i_1__0_n_0 ;
  wire \outport[31]_i_1__0_n_0 ;
  wire \outport[32]_i_1__0_n_0 ;
  wire \outport[33]_i_1__0_n_0 ;
  wire \outport[3]_i_1__0_n_0 ;
  wire \outport[3]_i_2__0_n_0 ;
  wire \outport[40]_i_1__0_n_0 ;
  wire \outport[41]_i_1__0_n_0 ;
  wire \outport[42]_i_1__0_n_0 ;
  wire \outport[43]_i_1__0_n_0 ;
  wire \outport[44]_i_1__0_n_0 ;
  wire \outport[45]_i_1__0_n_0 ;
  wire \outport[46]_i_1__0_n_0 ;
  wire \outport[47]_i_1__0_n_0 ;
  wire \outport[48]_i_1__0_n_0 ;
  wire \outport[49]_i_1__0_n_0 ;
  wire \outport[4]_i_1__0_n_0 ;
  wire \outport[4]_i_2__0_n_0 ;
  wire \outport[50]_i_1__0_n_0 ;
  wire \outport[51]_i_1__0_n_0 ;
  wire \outport[52]_i_1__0_n_0 ;
  wire \outport[53]_i_1__0_n_0 ;
  wire \outport[54]_i_1__0_n_0 ;
  wire \outport[55]_i_1__0_n_0 ;
  wire \outport[56]_i_1__0_n_0 ;
  wire \outport[57]_i_1__0_n_0 ;
  wire \outport[58]_i_1__0_n_0 ;
  wire \outport[59]_i_1__0_n_0 ;
  wire \outport[5]_i_1__0_n_0 ;
  wire \outport[5]_i_2__0_n_0 ;
  wire \outport[60]_i_1__0_n_0 ;
  wire \outport[61]_i_1__0_n_0 ;
  wire \outport[62]_i_1__0_n_0 ;
  wire \outport[63]_i_1__0_n_0 ;
  wire \outport[64]_i_1__0_n_0 ;
  wire \outport[64]_i_2__0_n_0 ;
  wire \outport[6]_i_1__0_n_0 ;
  wire \outport[6]_i_2__0_n_0 ;
  wire \outport[7]_i_1__0_n_0 ;
  wire \outport[7]_i_2__0_n_0 ;
  wire \outport[8]_i_1__0_n_0 ;
  wire \outport[8]_i_2__0_n_0 ;
  wire \outport[9]_i_1__0_n_0 ;
  wire \outport[9]_i_2__0_n_0 ;
  wire \outport_reg[11]_i_1__0_n_0 ;
  wire \outport_reg[14]_i_1__0_n_0 ;
  wire p_31_out;
  wire p_33_out;
  wire p_5_in;
  wire [0:0]read_R;
  wire \recv_address[8]_i_10__0_n_0 ;
  wire \recv_address[8]_i_11__0_n_0 ;
  wire \recv_address[8]_i_12__0_n_0 ;
  wire \recv_address[8]_i_19__0_n_0 ;
  wire \recv_address[8]_i_1__0_n_0 ;
  wire \recv_address[8]_i_20__0_n_0 ;
  wire \recv_address[8]_i_21__0_n_0 ;
  wire \recv_address[8]_i_24__0_n_0 ;
  wire \recv_address[8]_i_25__0_n_0 ;
  wire \recv_address[8]_i_26__0_n_0 ;
  wire \recv_address[8]_i_27__0_n_0 ;
  wire \recv_address[8]_i_28__0_n_0 ;
  wire \recv_address[8]_i_29__0_n_0 ;
  wire \recv_address[8]_i_30__0_n_0 ;
  wire \recv_address[8]_i_33__0_n_0 ;
  wire \recv_address[8]_i_36__0_n_0 ;
  wire \recv_address[8]_i_37__0_n_0 ;
  wire \recv_address[8]_i_38__0_n_0 ;
  wire \recv_address[8]_i_3__0_n_0 ;
  wire \recv_address[8]_i_42__0_n_0 ;
  wire \recv_address[8]_i_43__0_n_0 ;
  wire \recv_address[8]_i_44__0_n_0 ;
  wire \recv_address[8]_i_45__0_n_0 ;
  wire \recv_address[8]_i_46_n_0 ;
  wire \recv_address[8]_i_5__0_n_0 ;
  wire \recv_address[8]_i_6__0_n_0 ;
  wire \recv_address[8]_i_9__0_n_0 ;
  wire \recv_address_reg[7]_0 ;
  wire [3:0]\recv_address_reg[7]_1 ;
  wire [3:0]\recv_address_reg[7]_2 ;
  wire \recv_address_reg[7]_3 ;
  wire \recv_address_reg[7]_4 ;
  wire \recv_address_reg[8]_0 ;
  wire \recv_address_reg[8]_1 ;
  wire [3:0]\recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire [2:0]\recv_address_reg[8]_4 ;
  wire [0:0]\recv_address_reg[8]_5 ;
  wire recv_buffer_write_i_1__0_n_0;
  wire recv_buffer_write_reg_0;
  wire \recv_channel_info[0][Source] ;
  wire \recv_channel_info[2][Source] ;
  wire \recv_counter[0][0]_i_1__0_n_0 ;
  wire \recv_counter[0][1]_i_1__0_n_0 ;
  wire \recv_counter[0][2]_i_1__0_n_0 ;
  wire \recv_counter[0][3]_i_1__0_n_0 ;
  wire \recv_counter[0][4]_i_1__0_n_0 ;
  wire \recv_counter[0][5]_i_1__0_n_0 ;
  wire \recv_counter[0][6]_i_1__0_n_0 ;
  wire \recv_counter[0][6]_i_2__0_n_0 ;
  wire \recv_counter[0][6]_i_3__0_n_0 ;
  wire \recv_counter[0][6]_i_4__0_n_0 ;
  wire \recv_counter[1][0]_i_1__0_n_0 ;
  wire \recv_counter[1][1]_i_1__0_n_0 ;
  wire \recv_counter[1][2]_i_1__0_n_0 ;
  wire \recv_counter[1][3]_i_1__0_n_0 ;
  wire \recv_counter[1][4]_i_1__0_n_0 ;
  wire \recv_counter[1][5]_i_1__0_n_0 ;
  wire \recv_counter[1][6]_i_1__0_n_0 ;
  wire \recv_counter[1][6]_i_2__0_n_0 ;
  wire \recv_counter[1][6]_i_3__0_n_0 ;
  wire \recv_counter[1][6]_i_4__0_n_0 ;
  wire \recv_counter[1][6]_i_5__0_n_0 ;
  wire \recv_counter[2][0]_i_1__0_n_0 ;
  wire \recv_counter[2][1]_i_1__0_n_0 ;
  wire \recv_counter[2][2]_i_1__0_n_0 ;
  wire \recv_counter[2][3]_i_1__0_n_0 ;
  wire \recv_counter[2][4]_i_1__0_n_0 ;
  wire \recv_counter[2][5]_i_1__0_n_0 ;
  wire \recv_counter[2][6]_i_1__0_n_0 ;
  wire \recv_counter[2][6]_i_2__0_n_0 ;
  wire \recv_counter[2][6]_i_3__0_n_0 ;
  wire \recv_counter[2][6]_i_4__0_n_0 ;
  wire \recv_counter[2][6]_i_5__0_n_0 ;
  wire \recv_counter[3][0]_i_1__0_n_0 ;
  wire \recv_counter[3][1]_i_1__0_n_0 ;
  wire \recv_counter[3][2]_i_1__0_n_0 ;
  wire \recv_counter[3][3]_i_1__0_n_0 ;
  wire \recv_counter[3][4]_i_1__0_n_0 ;
  wire \recv_counter[3][5]_i_1__0_n_0 ;
  wire \recv_counter[3][5]_i_2__0_n_0 ;
  wire \recv_counter[3][6]_i_1__0_n_0 ;
  wire \recv_counter[3][6]_i_2__0_n_0 ;
  wire \recv_counter[3][6]_i_4__0_n_0 ;
  wire \recv_counter[3][6]_i_5__0_n_0 ;
  wire [6:0]\recv_counter_reg[0]__0__0 ;
  wire [6:0]\recv_counter_reg[1]__0__0 ;
  wire [6:0]\recv_counter_reg[2]__0__0 ;
  wire [6:0]\recv_counter_reg[3]__0__0 ;
  wire \recv_state_reg[0]_0 ;
  wire rni_chipselect6_out;
  wire \rni_readdata_delayed[0]_i_10__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_11__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_12__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_13__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_14__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_15__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_3__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_4__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_5__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_7_n_0 ;
  wire \rni_readdata_delayed[10]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[11]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[12]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[13]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[14]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[15]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[16]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[17]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[18]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[19]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[1]_i_4__0_n_0 ;
  wire \rni_readdata_delayed[1]_i_5__0_n_0 ;
  wire \rni_readdata_delayed[1]_i_6_n_0 ;
  wire \rni_readdata_delayed[1]_i_7_n_0 ;
  wire \rni_readdata_delayed[20]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[21]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[22]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[23]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[24]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[25]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[26]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[27]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[28]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[29]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[2]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[2]_i_3__0_n_0 ;
  wire \rni_readdata_delayed[2]_i_4__0_n_0 ;
  wire \rni_readdata_delayed[2]_i_5__0_n_0 ;
  wire \rni_readdata_delayed[30]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[31]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[3]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[3]_i_3__0_n_0 ;
  wire \rni_readdata_delayed[3]_i_4__0_n_0 ;
  wire \rni_readdata_delayed[3]_i_5__0_n_0 ;
  wire \rni_readdata_delayed[4]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[4]_i_3__0_n_0 ;
  wire \rni_readdata_delayed[4]_i_4__0_n_0 ;
  wire \rni_readdata_delayed[5]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[5]_i_3__0_n_0 ;
  wire \rni_readdata_delayed[5]_i_4__0_n_0 ;
  wire \rni_readdata_delayed[6]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[6]_i_4__0_n_0 ;
  wire \rni_readdata_delayed[6]_i_5__0_n_0 ;
  wire \rni_readdata_delayed[6]_i_6__0_n_0 ;
  wire \rni_readdata_delayed[6]_i_7__0_n_0 ;
  wire \rni_readdata_delayed[7]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[8]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[9]_i_2__0_n_0 ;
  wire \rni_readdata_delayed_reg[0] ;
  wire \rni_readdata_delayed_reg[0]_i_2__0_n_0 ;
  wire \rni_readdata_delayed_reg[0]_i_8__0_n_0 ;
  wire \rni_readdata_delayed_reg[0]_i_9__0_n_0 ;
  wire \rni_readdata_delayed_reg[1]_i_2_n_0 ;
  wire [8:0]send_buffer_address;
  wire \send_channel_info[0][Enable] ;
  wire \send_channel_info[2][Enable] ;
  wire send_clock10_out;
  wire \send_counter[0]_i_1__0_n_0 ;
  wire \send_counter[1]_i_1__0_n_0 ;
  wire \send_counter[2]_i_1__0_n_0 ;
  wire \send_counter[2]_i_2__0_n_0 ;
  wire \send_counter[3]_i_1__0_n_0 ;
  wire \send_counter[3]_i_2__0_n_0 ;
  wire \send_counter[3]_i_3__0_n_0 ;
  wire \send_counter[3]_i_4__0_n_0 ;
  wire \send_counter[4]_i_1__0_n_0 ;
  wire \send_counter[4]_i_2__0_n_0 ;
  wire \send_counter[4]_i_3__0_n_0 ;
  wire \send_counter[5]_i_1__0_n_0 ;
  wire \send_counter[5]_i_2__0_n_0 ;
  wire \send_counter[6]_i_1__0_n_0 ;
  wire \send_counter[6]_i_2__0_n_0 ;
  wire \send_counter[6]_i_3__0_n_0 ;
  wire \send_counter[6]_i_4__0_n_0 ;
  wire \send_counter_reg[0]_0 ;
  wire \send_counter_reg[0]_1 ;
  wire [1:0]slave_address;
  wire slave_irq0;
  wire \src_buffer[0]_i_2__0_n_0 ;
  wire \src_buffer[1]_i_1__0_n_0 ;
  wire \src_pid[0]_i_1__0_n_0 ;
  wire \src_pid[0]_i_2__0_n_0 ;
  wire \src_pid[1]_i_1__0_n_0 ;
  wire \src_pid[1]_i_2__0_n_0 ;
  wire \src_pid[2]_i_1__0_n_0 ;
  wire \src_pid[2]_i_2__0_n_0 ;
  wire \src_pid[3]_i_1__0_n_0 ;
  wire \src_pid[3]_i_2__0_n_0 ;
  wire \src_pid[4]_i_1__0_n_0 ;
  wire \src_pid[4]_i_2__0_n_0 ;
  wire \src_pid[5]_i_1__0_n_0 ;
  wire \src_pid[5]_i_2__0_n_0 ;
  wire \src_pid[6]_i_1__0_n_0 ;
  wire \src_pid[6]_i_2__0_n_0 ;
  wire \src_pid[7]_i_1__0_n_0 ;
  wire \src_pid[7]_i_2__0_n_0 ;
  wire \src_pid_reg_n_0_[0] ;
  wire \src_pid_reg_n_0_[1] ;
  wire \src_pid_reg_n_0_[2] ;
  wire \src_pid_reg_n_0_[3] ;
  wire \src_pid_reg_n_0_[4] ;
  wire \src_pid_reg_n_0_[5] ;
  wire \src_pid_reg_n_0_[6] ;
  wire \src_pid_reg_n_0_[7] ;
  wire synchronize_flag;
  wire synchronize_flag_i_10__0_n_0;
  wire synchronize_flag_i_11__0_n_0;
  wire synchronize_flag_i_12__0_n_0;
  wire synchronize_flag_i_14__0_n_0;
  wire synchronize_flag_i_15__0_n_0;
  wire synchronize_flag_i_16__0_n_0;
  wire synchronize_flag_i_17__0_n_0;
  wire synchronize_flag_i_19__0_n_0;
  wire synchronize_flag_i_20__0_n_0;
  wire synchronize_flag_i_21__0_n_0;
  wire synchronize_flag_i_22__0_n_0;
  wire synchronize_flag_i_24__0_n_0;
  wire synchronize_flag_i_25__0_n_0;
  wire synchronize_flag_i_26__0_n_0;
  wire synchronize_flag_i_27__0_n_0;
  wire synchronize_flag_i_29__0_n_0;
  wire synchronize_flag_i_30__0_n_0;
  wire synchronize_flag_i_31__0_n_0;
  wire synchronize_flag_i_32__0_n_0;
  wire synchronize_flag_i_34__0_n_0;
  wire synchronize_flag_i_35__0_n_0;
  wire synchronize_flag_i_36__0_n_0;
  wire synchronize_flag_i_37__0_n_0;
  wire synchronize_flag_i_39__0_n_0;
  wire synchronize_flag_i_40__0_n_0;
  wire synchronize_flag_i_41__0_n_0;
  wire synchronize_flag_i_42__0_n_0;
  wire synchronize_flag_i_44__0_n_0;
  wire synchronize_flag_i_45__0_n_0;
  wire synchronize_flag_i_46__0_n_0;
  wire synchronize_flag_i_47__0_n_0;
  wire synchronize_flag_i_49__0_n_0;
  wire synchronize_flag_i_50__0_n_0;
  wire synchronize_flag_i_51__0_n_0;
  wire synchronize_flag_i_52__0_n_0;
  wire synchronize_flag_i_53__0_n_0;
  wire synchronize_flag_i_54__0_n_0;
  wire synchronize_flag_i_55__0_n_0;
  wire synchronize_flag_i_56__0_n_0;
  wire synchronize_flag_i_5__0_n_0;
  wire synchronize_flag_i_6__0_n_0;
  wire synchronize_flag_i_7__0_n_0;
  wire synchronize_flag_i_9__0_n_0;
  wire synchronize_flag_reg_0;
  wire synchronize_flag_reg_i_13__0_n_0;
  wire synchronize_flag_reg_i_13__0_n_1;
  wire synchronize_flag_reg_i_13__0_n_2;
  wire synchronize_flag_reg_i_13__0_n_3;
  wire synchronize_flag_reg_i_18__0_n_0;
  wire synchronize_flag_reg_i_18__0_n_1;
  wire synchronize_flag_reg_i_18__0_n_2;
  wire synchronize_flag_reg_i_18__0_n_3;
  wire synchronize_flag_reg_i_23__0_n_0;
  wire synchronize_flag_reg_i_23__0_n_1;
  wire synchronize_flag_reg_i_23__0_n_2;
  wire synchronize_flag_reg_i_23__0_n_3;
  wire synchronize_flag_reg_i_28__0_n_0;
  wire synchronize_flag_reg_i_28__0_n_1;
  wire synchronize_flag_reg_i_28__0_n_2;
  wire synchronize_flag_reg_i_28__0_n_3;
  wire synchronize_flag_reg_i_33__0_n_0;
  wire synchronize_flag_reg_i_33__0_n_1;
  wire synchronize_flag_reg_i_33__0_n_2;
  wire synchronize_flag_reg_i_33__0_n_3;
  wire synchronize_flag_reg_i_38__0_n_0;
  wire synchronize_flag_reg_i_38__0_n_1;
  wire synchronize_flag_reg_i_38__0_n_2;
  wire synchronize_flag_reg_i_38__0_n_3;
  wire synchronize_flag_reg_i_3__0_n_2;
  wire synchronize_flag_reg_i_3__0_n_3;
  wire synchronize_flag_reg_i_43__0_n_0;
  wire synchronize_flag_reg_i_43__0_n_1;
  wire synchronize_flag_reg_i_43__0_n_2;
  wire synchronize_flag_reg_i_43__0_n_3;
  wire synchronize_flag_reg_i_48__0_n_0;
  wire synchronize_flag_reg_i_48__0_n_1;
  wire synchronize_flag_reg_i_48__0_n_2;
  wire synchronize_flag_reg_i_48__0_n_3;
  wire synchronize_flag_reg_i_4__0_n_0;
  wire synchronize_flag_reg_i_4__0_n_1;
  wire synchronize_flag_reg_i_4__0_n_2;
  wire synchronize_flag_reg_i_4__0_n_3;
  wire synchronize_flag_reg_i_8__0_n_0;
  wire synchronize_flag_reg_i_8__0_n_1;
  wire synchronize_flag_reg_i_8__0_n_2;
  wire synchronize_flag_reg_i_8__0_n_3;
  wire [0:3]toggle_address_cpu_side;
  wire [0:3]toggle_address_noc_side;
  wire \toggle_bits_cpu_side[0]_i_1__0_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_2__0_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_3__0_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_4__0_n_0 ;
  wire \toggle_bits_cpu_side[1]_i_1__0_n_0 ;
  wire \toggle_bits_cpu_side[1]_i_2__0_n_0 ;
  wire \toggle_bits_cpu_side[2]_i_1__0_n_0 ;
  wire \toggle_bits_cpu_side[2]_i_2__0_n_0 ;
  wire \toggle_bits_cpu_side[3]_i_1__0_n_0 ;
  wire \toggle_bits_cpu_side[3]_i_2__0_n_0 ;
  wire \toggle_bits_cpu_side_reg[0]_0 ;
  wire \toggle_bits_cpu_side_reg[1]_0 ;
  wire \toggle_bits_noc_side[0]_i_1__0_n_0 ;
  wire \toggle_bits_noc_side[0]_i_2__0_n_0 ;
  wire \toggle_bits_noc_side[0]_i_3__0_n_0 ;
  wire \toggle_bits_noc_side[1]_i_1__0_n_0 ;
  wire \toggle_bits_noc_side[1]_i_2__0_n_0 ;
  wire \toggle_bits_noc_side[1]_i_3__0_n_0 ;
  wire \toggle_bits_noc_side[2]_i_1__0_n_0 ;
  wire \toggle_bits_noc_side[2]_i_2__0_n_0 ;
  wire \toggle_bits_noc_side[3]_i_1__0_n_0 ;
  wire \toggle_bits_noc_side[3]_i_2__0_n_0 ;
  wire [0:0]write_R;
  wire write_R_reg;
  wire write_R_reg_0;
  wire write_R_reg_1;
  wire write_R_reg_2;
  wire [3:3]\NLW_clock_tick_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_global_clock_reg[36]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]NLW_synchronize_flag_reg_i_13__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_18__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_23__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_28__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_33__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_38__0_O_UNCONNECTED;
  wire [3:3]NLW_synchronize_flag_reg_i_3__0_CO_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_3__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_43__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_48__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_4__0_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_8__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h1154FFFF11540000)) 
    \FSM_sequential_xmit_state[0]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I3(out[1]),
        .I4(\FSM_sequential_xmit_state[2]_i_2__0_n_0 ),
        .I5(out[0]),
        .O(\FSM_sequential_xmit_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \FSM_sequential_xmit_state[0]_i_2__0 
       (.I0(p_5_in),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][32] ),
        .I4(\command_queue_mem_reg_n_0_[1][32] ),
        .I5(\command_queue_mem_reg_n_0_[2][32] ),
        .O(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_xmit_state[1]_i_1__0 
       (.I0(\FSM_sequential_xmit_state[1]_i_2__0_n_0 ),
        .I1(\FSM_sequential_xmit_state[2]_i_2__0_n_0 ),
        .I2(out[1]),
        .O(\FSM_sequential_xmit_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00DD00FFDDDDFF0F)) 
    \FSM_sequential_xmit_state[1]_i_2__0 
       (.I0(\FSM_sequential_xmit_state[1]_i_3__0_n_0 ),
        .I1(\FSM_sequential_xmit_state[1]_i_4__0_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I3(out[1]),
        .I4(out[2]),
        .I5(out[0]),
        .O(\FSM_sequential_xmit_state[1]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_xmit_state[1]_i_3__0 
       (.I0(send_buffer_address[5]),
        .I1(send_buffer_address[6]),
        .I2(send_buffer_address[4]),
        .O(\FSM_sequential_xmit_state[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_xmit_state[1]_i_4__0 
       (.I0(send_buffer_address[1]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[3]),
        .I3(send_buffer_address[2]),
        .O(\FSM_sequential_xmit_state[1]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \FSM_sequential_xmit_state[2]_i_1__0 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\FSM_sequential_xmit_state[2]_i_2__0_n_0 ),
        .I3(out[2]),
        .O(\FSM_sequential_xmit_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3333373403033734)) 
    \FSM_sequential_xmit_state[2]_i_2__0 
       (.I0(\delay[8]_i_4__0_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(MSG_type14_out),
        .I4(out[1]),
        .I5(read_R),
        .O(\FSM_sequential_xmit_state[2]_i_2__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[0]_i_1__0_n_0 ),
        .Q(out[0]),
        .R(\global_clock_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[1]_i_1__0_n_0 ),
        .Q(out[1]),
        .R(\global_clock_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[2]_i_1__0_n_0 ),
        .Q(out[2]),
        .R(\global_clock_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \Flit_id[0]_i_1__0 
       (.I0(\Flit_id_reg_n_0_[0] ),
        .I1(out[1]),
        .I2(\Flit_id[2]_i_4__0_n_0 ),
        .O(\Flit_id[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h909F9F909F90909F)) 
    \Flit_id[1]_i_1__0 
       (.I0(\Flit_id_reg_n_0_[0] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I4(\Flit_id[2]_i_4__0_n_0 ),
        .I5(\Flit_id[2]_i_3__0_n_0 ),
        .O(\Flit_id[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8BBBBBB8B888888B)) 
    \Flit_id[2]_i_1__0 
       (.I0(\Flit_id[2]_i_2__0_n_0 ),
        .I1(out[1]),
        .I2(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I3(\Flit_id[2]_i_3__0_n_0 ),
        .I4(\Flit_id[2]_i_4__0_n_0 ),
        .I5(\Flit_id[2]_i_5__0_n_0 ),
        .O(\Flit_id[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \Flit_id[2]_i_2__0 
       (.I0(\Flit_id_reg_n_0_[1] ),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(\Flit_id_reg_n_0_[2] ),
        .O(\Flit_id[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_3__0 
       (.I0(\command_queue_mem_reg_n_0_[3][1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][1] ),
        .I4(\command_queue_mem_reg_n_0_[1][1] ),
        .I5(\command_queue_mem_reg_n_0_[2][1] ),
        .O(\Flit_id[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_4__0 
       (.I0(\command_queue_mem_reg_n_0_[3][0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][0] ),
        .I4(\command_queue_mem_reg_n_0_[1][0] ),
        .I5(\command_queue_mem_reg_n_0_[2][0] ),
        .O(\Flit_id[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_5__0 
       (.I0(\command_queue_mem_reg_n_0_[3][2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][2] ),
        .I4(\command_queue_mem_reg_n_0_[1][2] ),
        .I5(\command_queue_mem_reg_n_0_[2][2] ),
        .O(\Flit_id[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \Flit_id[3]_i_1__0 
       (.I0(\Flit_id_reg_n_0_[2] ),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(\Flit_id_reg_n_0_[1] ),
        .I3(\Flit_id_reg_n_0_[3] ),
        .I4(out[1]),
        .I5(\Flit_id[3]_i_2__0_n_0 ),
        .O(\Flit_id[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \Flit_id[3]_i_2__0 
       (.I0(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I1(\send_counter[3]_i_3__0_n_0 ),
        .I2(\Flit_id[2]_i_3__0_n_0 ),
        .I3(\Flit_id[2]_i_4__0_n_0 ),
        .I4(\Flit_id[2]_i_5__0_n_0 ),
        .O(\Flit_id[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \Flit_id[4]_i_2__0 
       (.I0(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I1(\outport[12]_i_3__0_n_0 ),
        .I2(\Flit_id[2]_i_5__0_n_0 ),
        .I3(\Flit_id[2]_i_4__0_n_0 ),
        .I4(\Flit_id[2]_i_3__0_n_0 ),
        .I5(\send_counter[3]_i_3__0_n_0 ),
        .O(\Flit_id[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \Flit_id[4]_i_3__0 
       (.I0(\Flit_id_reg_n_0_[3] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[2] ),
        .I4(\Flit_id_reg_n_0_[4] ),
        .O(\Flit_id[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBF40F00FBF40FF00)) 
    \Flit_id[5]_i_2__0 
       (.I0(\outport[12]_i_2__0_n_0 ),
        .I1(\Flit_id[2]_i_4__0_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I3(\outport[13]_i_2__0_n_0 ),
        .I4(\outport[12]_i_3__0_n_0 ),
        .I5(\Flit_id[5]_i_4__0_n_0 ),
        .O(\Flit_id[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \Flit_id[5]_i_3__0 
       (.I0(\Flit_id_reg_n_0_[4] ),
        .I1(\Flit_id_reg_n_0_[2] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[1] ),
        .I4(\Flit_id_reg_n_0_[3] ),
        .I5(\Flit_id_reg_n_0_[5] ),
        .O(\Flit_id[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Flit_id[5]_i_4__0 
       (.I0(\send_counter[3]_i_3__0_n_0 ),
        .I1(\Flit_id[2]_i_3__0_n_0 ),
        .I2(\Flit_id[2]_i_4__0_n_0 ),
        .I3(\Flit_id[2]_i_5__0_n_0 ),
        .O(\Flit_id[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h4410001000000000)) 
    \Flit_id[6]_i_1__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(MSG_type14_out),
        .I3(out[0]),
        .I4(read_R),
        .I5(S_AXI_2_ARESETN),
        .O(\Flit_id[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \Flit_id[6]_i_2__0 
       (.I0(\Flit_id_reg_n_0_[5] ),
        .I1(\minusOp_inferred__1/i_/i__n_0 ),
        .I2(\Flit_id_reg_n_0_[6] ),
        .I3(out[1]),
        .I4(\Flit_id[6]_i_4__0_n_0 ),
        .O(\Flit_id[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \Flit_id[6]_i_3__0 
       (.I0(command_queue_read_i_1__0_n_0),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\dest_pid[7]_i_5__0_n_0 ),
        .I3(\dest_pid[7]_i_9__0_n_0 ),
        .I4(\src_buffer[0]_i_2__0_n_0 ),
        .O(MSG_type14_out));
  LUT6 #(
    .INIT(64'h7F80F00F7F80FF00)) 
    \Flit_id[6]_i_4__0 
       (.I0(\Flit_id[2]_i_4__0_n_0 ),
        .I1(\outport[13]_i_3__0_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I3(\Flit_id[6]_i_5__0_n_0 ),
        .I4(\outport[13]_i_2__0_n_0 ),
        .I5(\Flit_id[6]_i_6__0_n_0 ),
        .O(\Flit_id[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[6]_i_5__0 
       (.I0(\command_queue_mem_reg_n_0_[3][6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][6] ),
        .I4(\command_queue_mem_reg_n_0_[1][6] ),
        .I5(\command_queue_mem_reg_n_0_[2][6] ),
        .O(\Flit_id[6]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \Flit_id[6]_i_6__0 
       (.I0(\Flit_id[2]_i_5__0_n_0 ),
        .I1(\Flit_id[2]_i_4__0_n_0 ),
        .I2(\Flit_id[2]_i_3__0_n_0 ),
        .I3(\send_counter[3]_i_3__0_n_0 ),
        .I4(\outport[12]_i_3__0_n_0 ),
        .O(\Flit_id[6]_i_6__0_n_0 ));
  FDRE \Flit_id_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\Flit_id[6]_i_1__0_n_0 ),
        .D(\Flit_id[0]_i_1__0_n_0 ),
        .Q(\Flit_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \Flit_id_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\Flit_id[6]_i_1__0_n_0 ),
        .D(\Flit_id[1]_i_1__0_n_0 ),
        .Q(\Flit_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \Flit_id_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(\Flit_id[6]_i_1__0_n_0 ),
        .D(\Flit_id[2]_i_1__0_n_0 ),
        .Q(\Flit_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \Flit_id_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(\Flit_id[6]_i_1__0_n_0 ),
        .D(\Flit_id[3]_i_1__0_n_0 ),
        .Q(\Flit_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \Flit_id_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(\Flit_id[6]_i_1__0_n_0 ),
        .D(\Flit_id_reg[4]_i_1__0_n_0 ),
        .Q(\Flit_id_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \Flit_id_reg[4]_i_1__0 
       (.I0(\Flit_id[4]_i_2__0_n_0 ),
        .I1(\Flit_id[4]_i_3__0_n_0 ),
        .O(\Flit_id_reg[4]_i_1__0_n_0 ),
        .S(out[1]));
  FDRE \Flit_id_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(\Flit_id[6]_i_1__0_n_0 ),
        .D(\Flit_id_reg[5]_i_1__0_n_0 ),
        .Q(\Flit_id_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \Flit_id_reg[5]_i_1__0 
       (.I0(\Flit_id[5]_i_2__0_n_0 ),
        .I1(\Flit_id[5]_i_3__0_n_0 ),
        .O(\Flit_id_reg[5]_i_1__0_n_0 ),
        .S(out[1]));
  FDRE \Flit_id_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(\Flit_id[6]_i_1__0_n_0 ),
        .D(\Flit_id[6]_i_2__0_n_0 ),
        .Q(\Flit_id_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0005303500000000)) 
    \G_recv_channels_1.recv_channel_info[0][Enable]_i_1 
       (.I0(S_AXI_2_AWADDR[0]),
        .I1(S_AXI_2_ARADDR[0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I3(S_AXI_2_AWADDR[1]),
        .I4(S_AXI_2_ARADDR[1]),
        .I5(p_31_out),
        .O(\recv_channel_info[0][Source] ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0 
       (.I0(p_31_out),
        .I1(S_AXI_2_AWADDR[1]),
        .I2(S_AXI_2_ARADDR[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[0]),
        .I5(S_AXI_2_ARADDR[0]),
        .O(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \G_recv_channels_1.recv_channel_info[1][Enable]_i_2__0 
       (.I0(S_AXI_2_AWADDR[7]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I2(rni_chipselect6_out),
        .I3(RAM_reg[2]),
        .I4(RAM_reg[1]),
        .O(p_31_out));
  LUT6 #(
    .INIT(64'h00000088A000A088)) 
    \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__0 
       (.I0(p_31_out),
        .I1(S_AXI_2_AWADDR[1]),
        .I2(S_AXI_2_ARADDR[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[0]),
        .I5(S_AXI_2_ARADDR[0]),
        .O(\recv_channel_info[2][Source] ));
  LUT6 #(
    .INIT(64'hA088A00000880000)) 
    \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0 
       (.I0(p_31_out),
        .I1(S_AXI_2_AWADDR[0]),
        .I2(S_AXI_2_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[1]),
        .I5(S_AXI_2_ARADDR[1]),
        .O(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Channel_type] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Enable] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[8]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[10]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Channel_type] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Enable] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(Q[0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(Q[1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(Q[2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(Q[3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[8]),
        .Q(\recv_address_reg[8]_2 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[10]),
        .Q(\recv_address_reg[8]_2 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[11]),
        .Q(\recv_address_reg[8]_2 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\recv_address_reg[8]_2 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Channel_type] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Enable] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\recv_address_reg[8]_5 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[8]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[10]),
        .Q(\recv_address_reg[8]_4 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\recv_address_reg[8]_4 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\recv_address_reg[8]_4 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_channel_info[2][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Channel_type] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Enable] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(\recv_address_reg[7]_2 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(\recv_address_reg[7]_2 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(\recv_address_reg[7]_2 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[7]),
        .Q(\recv_address_reg[7]_2 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[8]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[9]),
        .Q(\recv_address_reg[7]_1 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[10]),
        .Q(\recv_address_reg[7]_1 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[11]),
        .Q(\recv_address_reg[7]_1 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[15]),
        .Q(\recv_address_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h000000220A000A22)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_1 
       (.I0(p_33_out),
        .I1(S_AXI_2_AWADDR[0]),
        .I2(S_AXI_2_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[1]),
        .I5(S_AXI_2_ARADDR[1]),
        .O(\send_channel_info[0][Enable] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_2__0 
       (.I0(S_AXI_2_AWADDR[7]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I2(rni_chipselect6_out),
        .I3(RAM_reg[1]),
        .I4(RAM_reg[2]),
        .O(p_33_out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_3__0 
       (.I0(S_AXI_2_WVALID),
        .I1(S_AXI_2_AWVALID),
        .I2(axi_awready_reg_3),
        .I3(axi_wready_reg),
        .O(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_send_channels_1.send_channel_info[1][Enable]_i_1__0 
       (.I0(p_33_out),
        .I1(S_AXI_2_AWADDR[1]),
        .I2(S_AXI_2_ARADDR[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[0]),
        .I5(S_AXI_2_ARADDR[0]),
        .O(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000088A000A088)) 
    \G_send_channels_1.send_channel_info[2][Enable]_i_1__0 
       (.I0(p_33_out),
        .I1(S_AXI_2_AWADDR[1]),
        .I2(S_AXI_2_ARADDR[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[0]),
        .I5(S_AXI_2_ARADDR[0]),
        .O(\send_channel_info[2][Enable] ));
  LUT6 #(
    .INIT(64'hA088A00000880000)) 
    \G_send_channels_1.send_channel_info[3][Enable]_i_1__0 
       (.I0(p_33_out),
        .I1(S_AXI_2_AWADDR[0]),
        .I2(S_AXI_2_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[1]),
        .I5(S_AXI_2_ARADDR[1]),
        .O(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][EW][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][EW] ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Enable] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Enable]__0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][NS][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][NS] ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][EW][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Enable] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Enable]__0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][NS][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][EW][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Enable] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][NS][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_channel_info[2][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][EW][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Enable] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][NS][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][7] 
       (.C(S_AXI_2_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    MSG_type_i_1__0
       (.I0(\src_buffer[1]_i_1__0_n_0 ),
        .I1(S_AXI_2_ARESETN),
        .I2(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I3(\send_counter_reg[0]_1 ),
        .O(MSG_type_i_1__0_n_0));
  FDRE MSG_type_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(MSG_type_i_1__0_n_0),
        .Q(\send_counter_reg[0]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_i_1__1
       (.I0(toggle_address_cpu_side[3]),
        .I1(toggle_address_cpu_side[2]),
        .I2(axi_awready_reg_4),
        .I3(toggle_address_cpu_side[1]),
        .I4(axi_awready_reg_5),
        .I5(toggle_address_cpu_side[0]),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_3__2
       (.I0(S_AXI_2_AWADDR[6]),
        .I1(S_AXI_2_ARADDR[6]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg_3),
        .I5(axi_wready_reg),
        .O(RAM_reg[2]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_4__2
       (.I0(S_AXI_2_AWADDR[5]),
        .I1(S_AXI_2_ARADDR[5]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg_3),
        .I5(axi_wready_reg),
        .O(RAM_reg[1]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_9__0
       (.I0(S_AXI_2_AWADDR[0]),
        .I1(S_AXI_2_ARADDR[0]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg_3),
        .I5(axi_wready_reg),
        .O(RAM_reg[0]));
  LUT1 #(
    .INIT(2'h1)) 
    axi_arready_i_1__1
       (.I0(S_AXI_2_ARESETN),
        .O(\global_clock_reg[0]_0 ));
  FDRE \channel_nr_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(write_R_reg),
        .Q(\channel_nr_reg[2]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \channel_status[0][0]_i_1__0 
       (.I0(\channel_status[0][1]_i_2__0_n_0 ),
        .I1(\channel_status[0][1]_i_3__0_n_0 ),
        .I2(\channel_status[0][1]_i_4__0_n_0 ),
        .I3(\channel_status[0][1]_i_5__0_n_0 ),
        .I4(\channel_status_reg[0]__0__0 [0]),
        .O(\channel_status[0][0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \channel_status[0][1]_i_1__0 
       (.I0(\channel_status[0][1]_i_2__0_n_0 ),
        .I1(\channel_status[0][1]_i_3__0_n_0 ),
        .I2(\channel_status[0][1]_i_4__0_n_0 ),
        .I3(\channel_status[0][1]_i_5__0_n_0 ),
        .I4(\channel_status_reg[0]__0__0 [1]),
        .O(\channel_status[0][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \channel_status[0][1]_i_2__0 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[0]),
        .I4(\channel_status_reg[1][1]_0 ),
        .O(\channel_status[0][1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \channel_status[0][1]_i_3__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\channel_status[0][1]_i_6__0_n_0 ),
        .I2(toggle_address_cpu_side[0]),
        .I3(S_AXI_2_WDATA[0]),
        .I4(S_AXI_2_WDATA[1]),
        .O(\channel_status[0][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \channel_status[0][1]_i_4__0 
       (.I0(write_R_reg_2),
        .I1(mem_address[0]),
        .I2(\channel_status_reg[1][1]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[1]),
        .I5(\channel_nr_reg[2]_0 ),
        .O(\channel_status[0][1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F88F8F88888)) 
    \channel_status[0][1]_i_5__0 
       (.I0(\recv_state_reg[0]_0 ),
        .I1(\channel_status[0][1]_i_8__0_n_0 ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[0][1]_i_9__0_n_0 ),
        .I5(toggle_address_cpu_side[0]),
        .O(\channel_status[0][1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \channel_status[0][1]_i_6__0 
       (.I0(synchronize_flag_reg_0),
        .I1(S_AXI_2_WVALID),
        .I2(S_AXI_2_AWVALID),
        .I3(axi_awready_reg_3),
        .I4(axi_wready_reg),
        .I5(rni_chipselect6_out),
        .O(\channel_status[0][1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[0][1]_i_8__0 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .O(\channel_status[0][1]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \channel_status[0][1]_i_9__0 
       (.I0(S_AXI_2_WDATA[1]),
        .I1(S_AXI_2_WDATA[0]),
        .I2(toggle_address_cpu_side[0]),
        .I3(\channel_status[0][1]_i_6__0_n_0 ),
        .O(\channel_status[0][1]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \channel_status[1][0]_i_1__0 
       (.I0(\channel_status[1][1]_i_2__0_n_0 ),
        .I1(\channel_status[1][0]_i_2__0_n_0 ),
        .I2(\channel_status[1][0]_i_3__0_n_0 ),
        .I3(\channel_status_reg[1][0]_0 ),
        .I4(\channel_status[1][1]_i_5__0_n_0 ),
        .I5(\channel_status_reg[1]__0__0 [0]),
        .O(\channel_status[1][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \channel_status[1][0]_i_2__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(mem_address[1]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[0]),
        .O(\channel_status[1][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \channel_status[1][0]_i_3__0 
       (.I0(\channel_nr_reg[2]_0 ),
        .I1(mem_address[0]),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(\channel_status_reg[1][1]_0 ),
        .I5(write_R),
        .O(\channel_status[1][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h101F101F303F3030)) 
    \channel_status[1][0]_i_4__0 
       (.I0(\interrupt[1]_i_2__0_n_0 ),
        .I1(\channel_status[1][0]_i_5__0_n_0 ),
        .I2(mem_address[1]),
        .I3(\toggle_bits_noc_side[1]_i_3__0_n_0 ),
        .I4(\toggle_bits_noc_side[0]_i_3__0_n_0 ),
        .I5(mem_address[0]),
        .O(\channel_status_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \channel_status[1][0]_i_5__0 
       (.I0(mem_address[0]),
        .I1(\recv_counter[2][6]_i_4__0_n_0 ),
        .I2(\recv_counter_reg[2]__0__0 [1]),
        .I3(\recv_counter_reg[2]__0__0 [2]),
        .I4(\recv_counter_reg[2]__0__0 [0]),
        .I5(\recv_counter_reg[2]__0__0 [6]),
        .O(\channel_status[1][0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[1][1]_i_1__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[1][1]_i_2__0_n_0 ),
        .I2(\channel_status[1][1]_i_3__0_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[1][1]_i_5__0_n_0 ),
        .I5(\channel_status_reg[1]__0__0 [1]),
        .O(\channel_status[1][1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB000000FF00)) 
    \channel_status[1][1]_i_2__0 
       (.I0(S_AXI_2_WDATA[1]),
        .I1(S_AXI_2_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[1]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\channel_status[1][1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \channel_status[1][1]_i_3__0 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .O(\channel_status[1][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5D55FFFFFFFF)) 
    \channel_status[1][1]_i_5__0 
       (.I0(\channel_status[1][1]_i_6__0_n_0 ),
        .I1(toggle_address_cpu_side[1]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[1][0]_i_2__0_n_0 ),
        .I5(\channel_status[1][1]_i_7__0_n_0 ),
        .O(\channel_status[1][1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \channel_status[1][1]_i_6__0 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[0]),
        .I4(write_R_reg_2),
        .O(\channel_status[1][1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \channel_status[1][1]_i_7__0 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\channel_status[0][1]_i_6__0_n_0 ),
        .I2(S_AXI_2_WDATA[0]),
        .I3(S_AXI_2_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\channel_status[1][1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \channel_status[2][0]_i_1__0 
       (.I0(\channel_status[2][0]_i_2__0_n_0 ),
        .I1(\recv_counter[2][6]_i_3__0_n_0 ),
        .I2(\channel_status[2][1]_i_2__0_n_0 ),
        .I3(\channel_status[2][0]_i_3__0_n_0 ),
        .I4(\channel_status[2][1]_i_4__0_n_0 ),
        .I5(\channel_status_reg[2]__0__0 [0]),
        .O(\channel_status[2][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \channel_status[2][0]_i_2__0 
       (.I0(\channel_nr_reg[2]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_status_reg[1][0]_0 ),
        .O(\channel_status[2][0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \channel_status[2][0]_i_3__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(mem_address[0]),
        .I3(\channel_nr_reg[2]_0 ),
        .I4(mem_address[1]),
        .O(\channel_status[2][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[2][1]_i_1__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[2][1]_i_2__0_n_0 ),
        .I2(\channel_status[2][1]_i_3__0_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[2][1]_i_4__0_n_0 ),
        .I5(\channel_status_reg[2]__0__0 [1]),
        .O(\channel_status[2][1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB000000FF00)) 
    \channel_status[2][1]_i_2__0 
       (.I0(S_AXI_2_WDATA[0]),
        .I1(S_AXI_2_WDATA[1]),
        .I2(\channel_status[0][1]_i_6__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[2]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[2][1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \channel_status[2][1]_i_3__0 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[0]),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[2][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5D55FFFFFFFF)) 
    \channel_status[2][1]_i_4__0 
       (.I0(\channel_status[2][1]_i_5__0_n_0 ),
        .I1(toggle_address_cpu_side[2]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[2][0]_i_3__0_n_0 ),
        .I5(\channel_status[2][1]_i_6__0_n_0 ),
        .O(\channel_status[2][1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \channel_status[2][1]_i_5__0 
       (.I0(recv_buffer_write_reg_0),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .I4(write_R_reg_2),
        .O(\channel_status[2][1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \channel_status[2][1]_i_6__0 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\channel_status[0][1]_i_6__0_n_0 ),
        .I2(S_AXI_2_WDATA[1]),
        .I3(S_AXI_2_WDATA[0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[2][1]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \channel_status[3][0]_i_1__0 
       (.I0(\channel_status[3][0]_i_2__0_n_0 ),
        .I1(\channel_status[3][1]_i_2__0_n_0 ),
        .I2(\channel_status[3][1]_i_3__0_n_0 ),
        .I3(\channel_status[3][1]_i_5__0_n_0 ),
        .I4(\channel_status_reg[3]__0__0 [0]),
        .O(\channel_status[3][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \channel_status[3][0]_i_2__0 
       (.I0(\channel_status[2][0]_i_2__0_n_0 ),
        .I1(write_R),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(mem_address[1]),
        .O(\channel_status[3][0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hF1FFF100)) 
    \channel_status[3][1]_i_1__0 
       (.I0(\channel_status[3][1]_i_2__0_n_0 ),
        .I1(\channel_status[3][1]_i_3__0_n_0 ),
        .I2(\channel_status[3][1]_i_4__0_n_0 ),
        .I3(\channel_status[3][1]_i_5__0_n_0 ),
        .I4(\channel_status_reg[3]__0__0 [1]),
        .O(\channel_status[3][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \channel_status[3][1]_i_2__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[0]),
        .O(\channel_status[3][1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FF08FFFFFF00FF)) 
    \channel_status[3][1]_i_3__0 
       (.I0(S_AXI_2_WDATA[1]),
        .I1(S_AXI_2_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[3]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[3][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \channel_status[3][1]_i_4__0 
       (.I0(write_R_reg_2),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .I5(\channel_nr_reg[2]_0 ),
        .O(\channel_status[3][1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    \channel_status[3][1]_i_5__0 
       (.I0(\channel_status[3][1]_i_6__0_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[3][1]_i_7__0_n_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\channel_status[3][1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \channel_status[3][1]_i_6__0 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(mem_address[1]),
        .I3(\channel_nr_reg[2]_0 ),
        .O(\channel_status[3][1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \channel_status[3][1]_i_7__0 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\channel_status[0][1]_i_6__0_n_0 ),
        .I2(S_AXI_2_WDATA[0]),
        .I3(S_AXI_2_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[3][1]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[4][0]_i_1__0 
       (.I0(\channel_status[4][0]_i_2__0_n_0 ),
        .I1(\channel_status[4][0]_i_3__0_n_0 ),
        .I2(\channel_status[4][1]_i_4__0_n_0 ),
        .I3(\channel_status[4][0]_i_4__0_n_0 ),
        .I4(\channel_status_reg[4]__0__0 [0]),
        .O(\channel_status[4][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \channel_status[4][0]_i_2__0 
       (.I0(\channel_status[4][0]_i_5__0_n_0 ),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[0]),
        .I4(write_R),
        .O(\channel_status[4][0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \channel_status[4][0]_i_3__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(S_AXI_2_WDATA[0]),
        .I2(S_AXI_2_WDATA[1]),
        .I3(toggle_address_cpu_side[0]),
        .I4(\channel_status[0][1]_i_6__0_n_0 ),
        .O(\channel_status[4][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F5FFFF5755)) 
    \channel_status[4][0]_i_4__0 
       (.I0(\channel_status[4][1]_i_2__0_n_0 ),
        .I1(toggle_address_cpu_side[0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[4][1]_i_4__0_n_0 ),
        .I5(\channel_status[4][1]_i_5__0_n_0 ),
        .O(\channel_status[4][0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \channel_status[4][0]_i_5__0 
       (.I0(mem_address[1]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_status_reg[1][0]_0 ),
        .O(\channel_status[4][0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h050F0707050D0505)) 
    \channel_status[4][1]_i_1__0 
       (.I0(\channel_status[4][1]_i_2__0_n_0 ),
        .I1(\channel_status[4][1]_i_3__0_n_0 ),
        .I2(\channel_status[4][1]_i_4__0_n_0 ),
        .I3(\channel_status[4][1]_i_5__0_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I5(\channel_status_reg[4]__0__0 [1]),
        .O(\channel_status[4][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \channel_status[4][1]_i_2__0 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[0]),
        .I3(mem_address[1]),
        .I4(write_R_reg_2),
        .O(\channel_status[4][1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[4][1]_i_3__0 
       (.I0(\toggle_bits_cpu_side_reg[1]_0 ),
        .I1(Heartbeat),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(toggle_address_cpu_side[0]),
        .O(\channel_status[4][1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \channel_status[4][1]_i_4__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[0]),
        .I4(mem_address[1]),
        .O(\channel_status[4][1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[4][1]_i_5__0 
       (.I0(\channel_status[0][1]_i_6__0_n_0 ),
        .I1(toggle_address_cpu_side[0]),
        .I2(S_AXI_2_WDATA[1]),
        .I3(S_AXI_2_WDATA[0]),
        .O(\channel_status[4][1]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[5][0]_i_1__0 
       (.I0(\channel_status[5][0]_i_2__0_n_0 ),
        .I1(\channel_status[5][1]_i_2__0_n_0 ),
        .I2(\channel_status[5][0]_i_3__0_n_0 ),
        .I3(\channel_status[5][1]_i_4__0_n_0 ),
        .I4(\channel_status_reg[5]__0__0 [0]),
        .O(\channel_status[5][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \channel_status[5][0]_i_2__0 
       (.I0(\channel_status[4][0]_i_5__0_n_0 ),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(write_R),
        .I4(mem_address[0]),
        .O(\channel_status[5][0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \channel_status[5][0]_i_3__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .O(\channel_status[5][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[5][1]_i_1__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[5][1]_i_2__0_n_0 ),
        .I2(\channel_status[5][1]_i_3__0_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[5][1]_i_4__0_n_0 ),
        .I5(\channel_status_reg[5]__0__0 [1]),
        .O(\channel_status[5][1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FF00FF000000)) 
    \channel_status[5][1]_i_2__0 
       (.I0(S_AXI_2_WDATA[1]),
        .I1(S_AXI_2_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[1]),
        .O(\channel_status[5][1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \channel_status[5][1]_i_3__0 
       (.I0(mem_address[0]),
        .I1(mem_address[1]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[5][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5755FFFFFFFF)) 
    \channel_status[5][1]_i_4__0 
       (.I0(\channel_status[5][1]_i_5__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(toggle_address_cpu_side[1]),
        .I3(slave_irq0),
        .I4(\channel_status[5][0]_i_3__0_n_0 ),
        .I5(\channel_status[5][1]_i_6__1_n_0 ),
        .O(\channel_status[5][1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \channel_status[5][1]_i_5__0 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(write_R_reg_2),
        .O(\channel_status[5][1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \channel_status[5][1]_i_6__1 
       (.I0(\channel_status[0][1]_i_6__0_n_0 ),
        .I1(S_AXI_2_WDATA[0]),
        .I2(S_AXI_2_WDATA[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[1]),
        .O(\channel_status[5][1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA80000)) 
    \channel_status[6][0]_i_1__0 
       (.I0(\channel_status[6][0]_i_2__0_n_0 ),
        .I1(\channel_status_reg[1][0]_0 ),
        .I2(\recv_counter[2][6]_i_3__0_n_0 ),
        .I3(\channel_status[6][0]_i_3__0_n_0 ),
        .I4(\channel_status[6][1]_i_3__0_n_0 ),
        .I5(\channel_status_reg[6]__0__0 [0]),
        .O(\channel_status[6][0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \channel_status[6][0]_i_2__0 
       (.I0(\channel_status[6][1]_i_4__0_n_0 ),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_nr_reg[2]_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\channel_status_reg[1][1]_0 ),
        .O(\channel_status[6][0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_status[6][0]_i_3__0 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .O(\channel_status[6][0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_status[6][1]_i_1__0 
       (.I0(\channel_status[6][1]_i_2__0_n_0 ),
        .I1(\channel_status[6][1]_i_3__0_n_0 ),
        .I2(\channel_status_reg[6]__0__0 [1]),
        .O(\channel_status[6][1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEA2AAAAAAA2)) 
    \channel_status[6][1]_i_2__0 
       (.I0(\channel_status[6][1]_i_4__0_n_0 ),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[6][0]_i_3__0_n_0 ),
        .I5(write_R_reg_2),
        .O(\channel_status[6][1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4FFF4F)) 
    \channel_status[6][1]_i_3__0 
       (.I0(\channel_status[6][1]_i_5__0_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[6][1]_i_6__1_n_0 ),
        .I3(slave_irq0),
        .I4(toggle_address_cpu_side[2]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[6][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FF00FF000000)) 
    \channel_status[6][1]_i_4__0 
       (.I0(S_AXI_2_WDATA[0]),
        .I1(S_AXI_2_WDATA[1]),
        .I2(\channel_status[0][1]_i_6__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[2]),
        .O(\channel_status[6][1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \channel_status[6][1]_i_5__0 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[6][1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \channel_status[6][1]_i_6__1 
       (.I0(\channel_status[0][1]_i_6__0_n_0 ),
        .I1(S_AXI_2_WDATA[1]),
        .I2(S_AXI_2_WDATA[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[2]),
        .O(\channel_status[6][1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h4CFCFFFF4CFC0000)) 
    \channel_status[7][0]_i_1__0 
       (.I0(write_R_reg_2),
        .I1(\channel_status[7][0]_i_2__0_n_0 ),
        .I2(\channel_status[7][0]_i_3__0_n_0 ),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[7][1]_i_3__0_n_0 ),
        .I5(\channel_status_reg[7]__0__0 [0]),
        .O(\channel_status[7][0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF700FF00FF000000)) 
    \channel_status[7][0]_i_2__0 
       (.I0(S_AXI_2_WDATA[1]),
        .I1(S_AXI_2_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\channel_status[7][0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \channel_status[7][0]_i_3__0 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[7][0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_status[7][1]_i_1__0 
       (.I0(\channel_status[7][1]_i_2__0_n_0 ),
        .I1(\channel_status[7][1]_i_3__0_n_0 ),
        .I2(\channel_status_reg[7]__0__0 [1]),
        .O(\channel_status[7][1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF3F00008000)) 
    \channel_status[7][1]_i_2__0 
       (.I0(write_R_reg_2),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[6][0]_i_3__0_n_0 ),
        .I5(\channel_status[7][0]_i_2__0_n_0 ),
        .O(\channel_status[7][1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8FFF8)) 
    \channel_status[7][1]_i_3__0 
       (.I0(\channel_status[7][0]_i_3__0_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[7][1]_i_4__0_n_0 ),
        .I3(slave_irq0),
        .I4(toggle_address_cpu_side[3]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[7][1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \channel_status[7][1]_i_4__0 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\channel_status[0][1]_i_6__0_n_0 ),
        .I2(S_AXI_2_WDATA[0]),
        .I3(S_AXI_2_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[7][1]_i_4__0_n_0 ));
  FDCE \channel_status_reg[0][0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[0][0]_i_1__0_n_0 ),
        .Q(\channel_status_reg[0]__0__0 [0]));
  FDCE \channel_status_reg[0][1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[0][1]_i_1__0_n_0 ),
        .Q(\channel_status_reg[0]__0__0 [1]));
  FDCE \channel_status_reg[1][0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[1][0]_i_1__0_n_0 ),
        .Q(\channel_status_reg[1]__0__0 [0]));
  FDCE \channel_status_reg[1][1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[1][1]_i_1__0_n_0 ),
        .Q(\channel_status_reg[1]__0__0 [1]));
  FDCE \channel_status_reg[2][0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[2][0]_i_1__0_n_0 ),
        .Q(\channel_status_reg[2]__0__0 [0]));
  FDCE \channel_status_reg[2][1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[2][1]_i_1__0_n_0 ),
        .Q(\channel_status_reg[2]__0__0 [1]));
  FDCE \channel_status_reg[3][0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[3][0]_i_1__0_n_0 ),
        .Q(\channel_status_reg[3]__0__0 [0]));
  FDCE \channel_status_reg[3][1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[3][1]_i_1__0_n_0 ),
        .Q(\channel_status_reg[3]__0__0 [1]));
  FDCE \channel_status_reg[4][0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[4][0]_i_1__0_n_0 ),
        .Q(\channel_status_reg[4]__0__0 [0]));
  FDCE \channel_status_reg[4][1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[4][1]_i_1__0_n_0 ),
        .Q(\channel_status_reg[4]__0__0 [1]));
  FDCE \channel_status_reg[5][0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[5][0]_i_1__0_n_0 ),
        .Q(\channel_status_reg[5]__0__0 [0]));
  FDCE \channel_status_reg[5][1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[5][1]_i_1__0_n_0 ),
        .Q(\channel_status_reg[5]__0__0 [1]));
  FDCE \channel_status_reg[6][0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[6][0]_i_1__0_n_0 ),
        .Q(\channel_status_reg[6]__0__0 [0]));
  FDCE \channel_status_reg[6][1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[6][1]_i_1__0_n_0 ),
        .Q(\channel_status_reg[6]__0__0 [1]));
  FDCE \channel_status_reg[7][0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[7][0]_i_1__0_n_0 ),
        .Q(\channel_status_reg[7]__0__0 [0]));
  FDCE \channel_status_reg[7][1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[7][1]_i_1__0_n_0 ),
        .Q(\channel_status_reg[7]__0__0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_2__0 
       (.I0(clock_tick_reg[3]),
        .O(\clock_tick[0]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_3__0 
       (.I0(clock_tick_reg[2]),
        .O(\clock_tick[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_4__0 
       (.I0(clock_tick_reg[1]),
        .O(\clock_tick[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clock_tick[0]_i_5__0 
       (.I0(clock_tick_reg[0]),
        .O(\clock_tick[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_2__0 
       (.I0(clock_tick_reg[15]),
        .O(\clock_tick[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_3__0 
       (.I0(clock_tick_reg[14]),
        .O(\clock_tick[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_4__0 
       (.I0(clock_tick_reg[13]),
        .O(\clock_tick[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_5__0 
       (.I0(clock_tick_reg[12]),
        .O(\clock_tick[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_2__0 
       (.I0(clock_tick_reg[19]),
        .O(\clock_tick[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_3__0 
       (.I0(clock_tick_reg[18]),
        .O(\clock_tick[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_4__0 
       (.I0(clock_tick_reg[17]),
        .O(\clock_tick[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_5__0 
       (.I0(clock_tick_reg[16]),
        .O(\clock_tick[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_2__0 
       (.I0(clock_tick_reg[23]),
        .O(\clock_tick[20]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_3__0 
       (.I0(clock_tick_reg[22]),
        .O(\clock_tick[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_4__0 
       (.I0(clock_tick_reg[21]),
        .O(\clock_tick[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_5__0 
       (.I0(clock_tick_reg[20]),
        .O(\clock_tick[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_2__0 
       (.I0(clock_tick_reg[27]),
        .O(\clock_tick[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_3__0 
       (.I0(clock_tick_reg[26]),
        .O(\clock_tick[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_4__0 
       (.I0(clock_tick_reg[25]),
        .O(\clock_tick[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_5__0 
       (.I0(clock_tick_reg[24]),
        .O(\clock_tick[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_2__0 
       (.I0(clock_tick_reg[31]),
        .O(\clock_tick[28]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_3__0 
       (.I0(clock_tick_reg[30]),
        .O(\clock_tick[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_4__0 
       (.I0(clock_tick_reg[29]),
        .O(\clock_tick[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_5__0 
       (.I0(clock_tick_reg[28]),
        .O(\clock_tick[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_2__0 
       (.I0(clock_tick_reg[7]),
        .O(\clock_tick[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_3__0 
       (.I0(clock_tick_reg[6]),
        .O(\clock_tick[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_4__0 
       (.I0(clock_tick_reg[5]),
        .O(\clock_tick[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_5__0 
       (.I0(clock_tick_reg[4]),
        .O(\clock_tick[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_2__0 
       (.I0(clock_tick_reg[11]),
        .O(\clock_tick[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_3__0 
       (.I0(clock_tick_reg[10]),
        .O(\clock_tick[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_4__0 
       (.I0(clock_tick_reg[9]),
        .O(\clock_tick[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_5__0 
       (.I0(clock_tick_reg[8]),
        .O(\clock_tick[8]_i_5__0_n_0 ));
  FDCE \clock_tick_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__0_n_7 ),
        .Q(clock_tick_reg[0]));
  CARRY4 \clock_tick_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\clock_tick_reg[0]_i_1__0_n_0 ,\clock_tick_reg[0]_i_1__0_n_1 ,\clock_tick_reg[0]_i_1__0_n_2 ,\clock_tick_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\clock_tick_reg[0]_i_1__0_n_4 ,\clock_tick_reg[0]_i_1__0_n_5 ,\clock_tick_reg[0]_i_1__0_n_6 ,\clock_tick_reg[0]_i_1__0_n_7 }),
        .S({\clock_tick[0]_i_2__0_n_0 ,\clock_tick[0]_i_3__0_n_0 ,\clock_tick[0]_i_4__0_n_0 ,\clock_tick[0]_i_5__0_n_0 }));
  FDCE \clock_tick_reg[10] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__0_n_5 ),
        .Q(clock_tick_reg[10]));
  FDCE \clock_tick_reg[11] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__0_n_4 ),
        .Q(clock_tick_reg[11]));
  FDCE \clock_tick_reg[12] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__0_n_7 ),
        .Q(clock_tick_reg[12]));
  CARRY4 \clock_tick_reg[12]_i_1__0 
       (.CI(\clock_tick_reg[8]_i_1__0_n_0 ),
        .CO({\clock_tick_reg[12]_i_1__0_n_0 ,\clock_tick_reg[12]_i_1__0_n_1 ,\clock_tick_reg[12]_i_1__0_n_2 ,\clock_tick_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[12]_i_1__0_n_4 ,\clock_tick_reg[12]_i_1__0_n_5 ,\clock_tick_reg[12]_i_1__0_n_6 ,\clock_tick_reg[12]_i_1__0_n_7 }),
        .S({\clock_tick[12]_i_2__0_n_0 ,\clock_tick[12]_i_3__0_n_0 ,\clock_tick[12]_i_4__0_n_0 ,\clock_tick[12]_i_5__0_n_0 }));
  FDCE \clock_tick_reg[13] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__0_n_6 ),
        .Q(clock_tick_reg[13]));
  FDCE \clock_tick_reg[14] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__0_n_5 ),
        .Q(clock_tick_reg[14]));
  FDCE \clock_tick_reg[15] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__0_n_4 ),
        .Q(clock_tick_reg[15]));
  FDCE \clock_tick_reg[16] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__0_n_7 ),
        .Q(clock_tick_reg[16]));
  CARRY4 \clock_tick_reg[16]_i_1__0 
       (.CI(\clock_tick_reg[12]_i_1__0_n_0 ),
        .CO({\clock_tick_reg[16]_i_1__0_n_0 ,\clock_tick_reg[16]_i_1__0_n_1 ,\clock_tick_reg[16]_i_1__0_n_2 ,\clock_tick_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[16]_i_1__0_n_4 ,\clock_tick_reg[16]_i_1__0_n_5 ,\clock_tick_reg[16]_i_1__0_n_6 ,\clock_tick_reg[16]_i_1__0_n_7 }),
        .S({\clock_tick[16]_i_2__0_n_0 ,\clock_tick[16]_i_3__0_n_0 ,\clock_tick[16]_i_4__0_n_0 ,\clock_tick[16]_i_5__0_n_0 }));
  FDCE \clock_tick_reg[17] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__0_n_6 ),
        .Q(clock_tick_reg[17]));
  FDCE \clock_tick_reg[18] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__0_n_5 ),
        .Q(clock_tick_reg[18]));
  FDCE \clock_tick_reg[19] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__0_n_4 ),
        .Q(clock_tick_reg[19]));
  FDCE \clock_tick_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__0_n_6 ),
        .Q(clock_tick_reg[1]));
  FDCE \clock_tick_reg[20] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__0_n_7 ),
        .Q(clock_tick_reg[20]));
  CARRY4 \clock_tick_reg[20]_i_1__0 
       (.CI(\clock_tick_reg[16]_i_1__0_n_0 ),
        .CO({\clock_tick_reg[20]_i_1__0_n_0 ,\clock_tick_reg[20]_i_1__0_n_1 ,\clock_tick_reg[20]_i_1__0_n_2 ,\clock_tick_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[20]_i_1__0_n_4 ,\clock_tick_reg[20]_i_1__0_n_5 ,\clock_tick_reg[20]_i_1__0_n_6 ,\clock_tick_reg[20]_i_1__0_n_7 }),
        .S({\clock_tick[20]_i_2__0_n_0 ,\clock_tick[20]_i_3__0_n_0 ,\clock_tick[20]_i_4__0_n_0 ,\clock_tick[20]_i_5__0_n_0 }));
  FDCE \clock_tick_reg[21] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__0_n_6 ),
        .Q(clock_tick_reg[21]));
  FDCE \clock_tick_reg[22] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__0_n_5 ),
        .Q(clock_tick_reg[22]));
  FDCE \clock_tick_reg[23] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__0_n_4 ),
        .Q(clock_tick_reg[23]));
  FDCE \clock_tick_reg[24] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__0_n_7 ),
        .Q(clock_tick_reg[24]));
  CARRY4 \clock_tick_reg[24]_i_1__0 
       (.CI(\clock_tick_reg[20]_i_1__0_n_0 ),
        .CO({\clock_tick_reg[24]_i_1__0_n_0 ,\clock_tick_reg[24]_i_1__0_n_1 ,\clock_tick_reg[24]_i_1__0_n_2 ,\clock_tick_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[24]_i_1__0_n_4 ,\clock_tick_reg[24]_i_1__0_n_5 ,\clock_tick_reg[24]_i_1__0_n_6 ,\clock_tick_reg[24]_i_1__0_n_7 }),
        .S({\clock_tick[24]_i_2__0_n_0 ,\clock_tick[24]_i_3__0_n_0 ,\clock_tick[24]_i_4__0_n_0 ,\clock_tick[24]_i_5__0_n_0 }));
  FDCE \clock_tick_reg[25] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__0_n_6 ),
        .Q(clock_tick_reg[25]));
  FDCE \clock_tick_reg[26] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__0_n_5 ),
        .Q(clock_tick_reg[26]));
  FDCE \clock_tick_reg[27] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__0_n_4 ),
        .Q(clock_tick_reg[27]));
  FDCE \clock_tick_reg[28] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__0_n_7 ),
        .Q(clock_tick_reg[28]));
  CARRY4 \clock_tick_reg[28]_i_1__0 
       (.CI(\clock_tick_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_clock_tick_reg[28]_i_1__0_CO_UNCONNECTED [3],\clock_tick_reg[28]_i_1__0_n_1 ,\clock_tick_reg[28]_i_1__0_n_2 ,\clock_tick_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[28]_i_1__0_n_4 ,\clock_tick_reg[28]_i_1__0_n_5 ,\clock_tick_reg[28]_i_1__0_n_6 ,\clock_tick_reg[28]_i_1__0_n_7 }),
        .S({\clock_tick[28]_i_2__0_n_0 ,\clock_tick[28]_i_3__0_n_0 ,\clock_tick[28]_i_4__0_n_0 ,\clock_tick[28]_i_5__0_n_0 }));
  FDCE \clock_tick_reg[29] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__0_n_6 ),
        .Q(clock_tick_reg[29]));
  FDCE \clock_tick_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__0_n_5 ),
        .Q(clock_tick_reg[2]));
  FDCE \clock_tick_reg[30] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__0_n_5 ),
        .Q(clock_tick_reg[30]));
  FDCE \clock_tick_reg[31] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__0_n_4 ),
        .Q(clock_tick_reg[31]));
  FDCE \clock_tick_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__0_n_4 ),
        .Q(clock_tick_reg[3]));
  FDCE \clock_tick_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__0_n_7 ),
        .Q(clock_tick_reg[4]));
  CARRY4 \clock_tick_reg[4]_i_1__0 
       (.CI(\clock_tick_reg[0]_i_1__0_n_0 ),
        .CO({\clock_tick_reg[4]_i_1__0_n_0 ,\clock_tick_reg[4]_i_1__0_n_1 ,\clock_tick_reg[4]_i_1__0_n_2 ,\clock_tick_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[4]_i_1__0_n_4 ,\clock_tick_reg[4]_i_1__0_n_5 ,\clock_tick_reg[4]_i_1__0_n_6 ,\clock_tick_reg[4]_i_1__0_n_7 }),
        .S({\clock_tick[4]_i_2__0_n_0 ,\clock_tick[4]_i_3__0_n_0 ,\clock_tick[4]_i_4__0_n_0 ,\clock_tick[4]_i_5__0_n_0 }));
  FDCE \clock_tick_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__0_n_6 ),
        .Q(clock_tick_reg[5]));
  FDCE \clock_tick_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__0_n_5 ),
        .Q(clock_tick_reg[6]));
  FDCE \clock_tick_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__0_n_4 ),
        .Q(clock_tick_reg[7]));
  FDCE \clock_tick_reg[8] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__0_n_7 ),
        .Q(clock_tick_reg[8]));
  CARRY4 \clock_tick_reg[8]_i_1__0 
       (.CI(\clock_tick_reg[4]_i_1__0_n_0 ),
        .CO({\clock_tick_reg[8]_i_1__0_n_0 ,\clock_tick_reg[8]_i_1__0_n_1 ,\clock_tick_reg[8]_i_1__0_n_2 ,\clock_tick_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[8]_i_1__0_n_4 ,\clock_tick_reg[8]_i_1__0_n_5 ,\clock_tick_reg[8]_i_1__0_n_6 ,\clock_tick_reg[8]_i_1__0_n_7 }),
        .S({\clock_tick[8]_i_2__0_n_0 ,\clock_tick[8]_i_3__0_n_0 ,\clock_tick[8]_i_4__0_n_0 ,\clock_tick[8]_i_5__0_n_0 }));
  FDCE \clock_tick_reg[9] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__0_n_6 ),
        .Q(clock_tick_reg[9]));
  LUT6 #(
    .INIT(64'h00007FFF8000FFFF)) 
    \command_queue_in[32]_i_1__0 
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg_3),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_ARADDR[1]),
        .I5(S_AXI_2_AWADDR[1]),
        .O(\command_queue_in[32]_i_1__0_n_0 ));
  FDCE \command_queue_in_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[0]),
        .Q(\command_queue_in_reg_n_0_[0] ));
  FDCE \command_queue_in_reg[12] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[12]),
        .Q(\command_queue_in_reg_n_0_[12] ));
  FDCE \command_queue_in_reg[13] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[13]),
        .Q(\command_queue_in_reg_n_0_[13] ));
  FDCE \command_queue_in_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[1]),
        .Q(\command_queue_in_reg_n_0_[1] ));
  FDCE \command_queue_in_reg[24] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[24]),
        .Q(\command_queue_in_reg_n_0_[24] ));
  FDCE \command_queue_in_reg[28] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[28]),
        .Q(\command_queue_in_reg_n_0_[28] ));
  FDCE \command_queue_in_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[2]),
        .Q(\command_queue_in_reg_n_0_[2] ));
  FDCE \command_queue_in_reg[32] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_in[32]_i_1__0_n_0 ),
        .Q(\command_queue_in_reg_n_0_[32] ));
  FDCE \command_queue_in_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[3]),
        .Q(\command_queue_in_reg_n_0_[3] ));
  FDCE \command_queue_in_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[4]),
        .Q(\command_queue_in_reg_n_0_[4] ));
  FDCE \command_queue_in_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[5]),
        .Q(\command_queue_in_reg_n_0_[5] ));
  FDCE \command_queue_in_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_2_WDATA[6]),
        .Q(\command_queue_in_reg_n_0_[6] ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][0]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][12]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][13]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][1]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][24]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][28]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][2]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \command_queue_mem[0][32]_i_1__0 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[0][32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][32]_i_2__0 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][32]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][3]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][4]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][5]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][6]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][0]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][12]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][13]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][1]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][24]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][28]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][2]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \command_queue_mem[1][32]_i_1__0 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[1][32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][32]_i_2__0 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][32]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][3]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][4]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][5]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][6]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][0]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][12]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][13]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][1]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][24]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][28]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][2]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \command_queue_mem[2][32]_i_1__0 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_address[1]),
        .I5(command_queue_write_reg_n_0),
        .O(\command_queue_mem[2][32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][32]_i_2__0 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][32]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][3]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][4]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][5]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][6]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][0]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][12]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][13]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][1]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][24]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][28]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][2]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \command_queue_mem[3][32]_i_1__0 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[3][32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][32]_i_2__0 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][32]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][3]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][4]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][5]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][6]_i_1__0 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][6]_i_1__0_n_0 ));
  FDCE \command_queue_mem_reg[0][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][0]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][0] ));
  FDCE \command_queue_mem_reg[0][12] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][12]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][12] ));
  FDCE \command_queue_mem_reg[0][13] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][13]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][13] ));
  FDCE \command_queue_mem_reg[0][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][1]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][1] ));
  FDCE \command_queue_mem_reg[0][24] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][24]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][24] ));
  FDCE \command_queue_mem_reg[0][28] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][28]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][28] ));
  FDCE \command_queue_mem_reg[0][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][2]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][2] ));
  FDCE \command_queue_mem_reg[0][32] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][32]_i_2__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][32] ));
  FDCE \command_queue_mem_reg[0][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][3]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][3] ));
  FDCE \command_queue_mem_reg[0][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][4]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][4] ));
  FDCE \command_queue_mem_reg[0][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][5]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][5] ));
  FDCE \command_queue_mem_reg[0][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][6]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][6] ));
  FDCE \command_queue_mem_reg[1][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][0]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][0] ));
  FDCE \command_queue_mem_reg[1][12] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][12]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][12] ));
  FDCE \command_queue_mem_reg[1][13] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][13]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][13] ));
  FDCE \command_queue_mem_reg[1][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][1]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][1] ));
  FDCE \command_queue_mem_reg[1][24] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][24]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][24] ));
  FDCE \command_queue_mem_reg[1][28] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][28]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][28] ));
  FDCE \command_queue_mem_reg[1][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][2]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][2] ));
  FDCE \command_queue_mem_reg[1][32] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][32]_i_2__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][32] ));
  FDCE \command_queue_mem_reg[1][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][3]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][3] ));
  FDCE \command_queue_mem_reg[1][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][4]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][4] ));
  FDCE \command_queue_mem_reg[1][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][5]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][5] ));
  FDCE \command_queue_mem_reg[1][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][6]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][6] ));
  FDCE \command_queue_mem_reg[2][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][0]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][0] ));
  FDCE \command_queue_mem_reg[2][12] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][12]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][12] ));
  FDCE \command_queue_mem_reg[2][13] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][13]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][13] ));
  FDCE \command_queue_mem_reg[2][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][1]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][1] ));
  FDCE \command_queue_mem_reg[2][24] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][24]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][24] ));
  FDCE \command_queue_mem_reg[2][28] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][28]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][28] ));
  FDCE \command_queue_mem_reg[2][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][2]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][2] ));
  FDCE \command_queue_mem_reg[2][32] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][32]_i_2__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][32] ));
  FDCE \command_queue_mem_reg[2][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][3]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][3] ));
  FDCE \command_queue_mem_reg[2][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][4]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][4] ));
  FDCE \command_queue_mem_reg[2][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][5]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][5] ));
  FDCE \command_queue_mem_reg[2][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][6]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][6] ));
  FDCE \command_queue_mem_reg[3][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][0]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][0] ));
  FDCE \command_queue_mem_reg[3][12] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][12]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][12] ));
  FDCE \command_queue_mem_reg[3][13] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][13]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][13] ));
  FDCE \command_queue_mem_reg[3][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][1]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][1] ));
  FDCE \command_queue_mem_reg[3][24] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][24]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][24] ));
  FDCE \command_queue_mem_reg[3][28] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][28]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][28] ));
  FDCE \command_queue_mem_reg[3][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][2]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][2] ));
  FDCE \command_queue_mem_reg[3][32] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][32]_i_2__0_n_0 ),
        .Q(p_5_in));
  FDCE \command_queue_mem_reg[3][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][3]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][3] ));
  FDCE \command_queue_mem_reg[3][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][4]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][4] ));
  FDCE \command_queue_mem_reg[3][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][5]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][5] ));
  FDCE \command_queue_mem_reg[3][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][6]_i_1__0_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][6] ));
  LUT2 #(
    .INIT(4'h6)) 
    \command_queue_read_address[0]_i_1__0 
       (.I0(command_queue_read_reg_n_0),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .O(\command_queue_read_address[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \command_queue_read_address[1]_i_1__0 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(command_queue_read_reg_n_0),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .O(\command_queue_read_address[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \command_queue_read_address[2]_i_1__0 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(command_queue_read_reg_n_0),
        .I3(\command_queue_read_address_reg_n_0_[2] ),
        .O(\command_queue_read_address[2]_i_1__0_n_0 ));
  FDCE \command_queue_read_address_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[0]_i_1__0_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[0] ));
  FDCE \command_queue_read_address_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[1]_i_1__0_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[1] ));
  FDCE \command_queue_read_address_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[2]_i_1__0_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    command_queue_read_i_1__0
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(command_queue_read_i_2__0_n_0),
        .O(command_queue_read_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    command_queue_read_i_2__0
       (.I0(command_queue_write_address[0]),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_write_address[1]),
        .I4(command_queue_write_address__0),
        .I5(\command_queue_read_address_reg_n_0_[2] ),
        .O(command_queue_read_i_2__0_n_0));
  FDRE command_queue_read_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(command_queue_read_i_1__0_n_0),
        .Q(command_queue_read_reg_n_0),
        .R(\global_clock_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \command_queue_write_address[0]_i_1__0 
       (.I0(command_queue_write_reg_n_0),
        .I1(command_queue_write_address[0]),
        .O(\command_queue_write_address[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \command_queue_write_address[1]_i_1__0 
       (.I0(command_queue_write_address[0]),
        .I1(command_queue_write_reg_n_0),
        .I2(command_queue_write_address[1]),
        .O(\command_queue_write_address[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \command_queue_write_address[2]_i_1__0 
       (.I0(command_queue_write_address[1]),
        .I1(command_queue_write_address[0]),
        .I2(command_queue_write_reg_n_0),
        .I3(command_queue_write_address__0),
        .O(\command_queue_write_address[2]_i_1__0_n_0 ));
  FDCE \command_queue_write_address_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[0]_i_1__0_n_0 ),
        .Q(command_queue_write_address[0]));
  FDCE \command_queue_write_address_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[1]_i_1__0_n_0 ),
        .Q(command_queue_write_address[1]));
  FDCE \command_queue_write_address_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[2]_i_1__0_n_0 ),
        .Q(command_queue_write_address__0));
  LUT3 #(
    .INIT(8'h04)) 
    command_queue_write_i_1__0
       (.I0(RAM_reg[0]),
        .I1(\toggle_bits_cpu_side_reg[0]_0 ),
        .I2(command_queue_write_i_3__0_n_0),
        .O(command_queue_write));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    command_queue_write_i_2__0
       (.I0(S_AXI_2_WVALID),
        .I1(S_AXI_2_AWVALID),
        .I2(axi_awready_reg_3),
        .I3(axi_wready_reg),
        .I4(rni_chipselect6_out),
        .O(\toggle_bits_cpu_side_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFACFCA)) 
    command_queue_write_i_3__0
       (.I0(S_AXI_2_AWADDR[3]),
        .I1(S_AXI_2_ARADDR[3]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I3(S_AXI_2_AWADDR[4]),
        .I4(S_AXI_2_ARADDR[4]),
        .I5(command_queue_write_i_4__0_n_0),
        .O(command_queue_write_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFFD8)) 
    command_queue_write_i_4__0
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I1(S_AXI_2_ARADDR[2]),
        .I2(S_AXI_2_AWADDR[2]),
        .I3(\rni_readdata_delayed_reg[0] ),
        .O(command_queue_write_i_4__0_n_0));
  FDCE command_queue_write_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(command_queue_write),
        .Q(command_queue_write_reg_n_0));
  LUT6 #(
    .INIT(64'h000000330A000A33)) 
    dap_rni_select_i_1__0
       (.I0(dap_rni_select_reg),
        .I1(S_AXI_2_AWADDR[9]),
        .I2(S_AXI_2_ARADDR[9]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[8]),
        .I5(S_AXI_2_ARADDR[8]),
        .O(rni_chipselect6_out));
  LUT3 #(
    .INIT(8'h08)) 
    dap_send_buffer_select_i_2__0
       (.I0(S_AXI_2_ARVALID),
        .I1(axi_arready_reg),
        .I2(axi_rvalid_reg),
        .O(dap_rni_select_reg));
  FDCE \data_reg_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [0]),
        .Q(RAM_reg_1[0]));
  FDCE \data_reg_reg[10] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [2]),
        .Q(RAM_reg_1[10]));
  FDCE \data_reg_reg[11] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [3]),
        .Q(RAM_reg_1[11]));
  FDCE \data_reg_reg[12] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [4]),
        .Q(RAM_reg_1[12]));
  FDCE \data_reg_reg[13] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [5]),
        .Q(RAM_reg_1[13]));
  FDCE \data_reg_reg[14] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [6]),
        .Q(RAM_reg_1[14]));
  FDCE \data_reg_reg[15] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [7]),
        .Q(RAM_reg_1[15]));
  FDCE \data_reg_reg[16] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [8]),
        .Q(RAM_reg_1[16]));
  FDCE \data_reg_reg[17] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [9]),
        .Q(RAM_reg_1[17]));
  FDCE \data_reg_reg[18] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [10]),
        .Q(RAM_reg_1[18]));
  FDCE \data_reg_reg[19] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [11]),
        .Q(RAM_reg_1[19]));
  FDCE \data_reg_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [1]),
        .Q(RAM_reg_1[1]));
  FDCE \data_reg_reg[20] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [12]),
        .Q(RAM_reg_1[20]));
  FDCE \data_reg_reg[21] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [13]),
        .Q(RAM_reg_1[21]));
  FDCE \data_reg_reg[22] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [14]),
        .Q(RAM_reg_1[22]));
  FDCE \data_reg_reg[23] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [15]),
        .Q(RAM_reg_1[23]));
  FDCE \data_reg_reg[24] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [16]),
        .Q(RAM_reg_1[24]));
  FDCE \data_reg_reg[25] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [17]),
        .Q(RAM_reg_1[25]));
  FDCE \data_reg_reg[26] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [18]),
        .Q(RAM_reg_1[26]));
  FDCE \data_reg_reg[27] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [19]),
        .Q(RAM_reg_1[27]));
  FDCE \data_reg_reg[28] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [20]),
        .Q(RAM_reg_1[28]));
  FDCE \data_reg_reg[29] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [21]),
        .Q(RAM_reg_1[29]));
  FDCE \data_reg_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [2]),
        .Q(RAM_reg_1[2]));
  FDCE \data_reg_reg[30] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [22]),
        .Q(RAM_reg_1[30]));
  FDCE \data_reg_reg[31] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [23]),
        .Q(RAM_reg_1[31]));
  FDCE \data_reg_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [3]),
        .Q(RAM_reg_1[3]));
  FDCE \data_reg_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [4]),
        .Q(RAM_reg_1[4]));
  FDCE \data_reg_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [5]),
        .Q(RAM_reg_1[5]));
  FDCE \data_reg_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [6]),
        .Q(RAM_reg_1[6]));
  FDCE \data_reg_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [7]),
        .Q(RAM_reg_1[7]));
  FDCE \data_reg_reg[8] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [0]),
        .Q(RAM_reg_1[8]));
  FDCE \data_reg_reg[9] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [1]),
        .Q(RAM_reg_1[9]));
  LUT3 #(
    .INIT(8'h01)) 
    \delay[0]_i_1__0 
       (.I0(out[0]),
        .I1(delay__0[0]),
        .I2(out[1]),
        .O(\delay[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[1]_i_1__0 
       (.I0(out[0]),
        .I1(delay__0[1]),
        .I2(delay__0[0]),
        .I3(out[1]),
        .O(\delay[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E1)) 
    \delay[2]_i_1__0 
       (.I0(delay__0[1]),
        .I1(delay__0[0]),
        .I2(delay__0[2]),
        .I3(out[0]),
        .O(\delay[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444441)) 
    \delay[3]_i_1__0 
       (.I0(out[0]),
        .I1(delay__0[3]),
        .I2(delay__0[1]),
        .I3(delay__0[0]),
        .I4(delay__0[2]),
        .I5(out[1]),
        .O(\delay[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[4]_i_1__0 
       (.I0(out[0]),
        .I1(delay__0[4]),
        .I2(\delay[4]_i_2__0_n_0 ),
        .I3(out[1]),
        .O(\delay[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay[4]_i_2__0 
       (.I0(delay__0[2]),
        .I1(delay__0[0]),
        .I2(delay__0[1]),
        .I3(delay__0[3]),
        .O(\delay[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \delay[5]_i_1__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .I4(S_AXI_2_ARESETN),
        .O(\delay[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[5]_i_2__0 
       (.I0(out[0]),
        .I1(delay__0[5]),
        .I2(\delay[5]_i_3__0_n_0 ),
        .I3(out[1]),
        .O(\delay[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delay[5]_i_3__0 
       (.I0(delay__0[3]),
        .I1(delay__0[1]),
        .I2(delay__0[0]),
        .I3(delay__0[2]),
        .I4(delay__0[4]),
        .O(\delay[5]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \delay[6]_i_1__0 
       (.I0(\delay[8]_i_5__0_n_0 ),
        .I1(delay__0[6]),
        .I2(out[0]),
        .O(\delay[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E1)) 
    \delay[7]_i_1__0 
       (.I0(delay__0[6]),
        .I1(\delay[8]_i_5__0_n_0 ),
        .I2(delay__0[7]),
        .I3(out[0]),
        .O(\delay[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \delay[8]_i_1__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .I4(S_AXI_2_ARESETN),
        .O(\delay[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5008000800000000)) 
    \delay[8]_i_2__0 
       (.I0(out[2]),
        .I1(\delay[8]_i_4__0_n_0 ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(read_R),
        .I5(S_AXI_2_ARESETN),
        .O(\delay[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \delay[8]_i_3__0 
       (.I0(delay__0[7]),
        .I1(\delay[8]_i_5__0_n_0 ),
        .I2(delay__0[6]),
        .I3(delay__0[8]),
        .I4(out[0]),
        .O(\delay[8]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay[8]_i_4__0 
       (.I0(delay__0[7]),
        .I1(\delay[8]_i_5__0_n_0 ),
        .I2(delay__0[6]),
        .I3(delay__0[8]),
        .O(\delay[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay[8]_i_5__0 
       (.I0(delay__0[4]),
        .I1(delay__0[2]),
        .I2(delay__0[0]),
        .I3(delay__0[1]),
        .I4(delay__0[3]),
        .I5(delay__0[5]),
        .O(\delay[8]_i_5__0_n_0 ));
  FDSE \delay_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[0]_i_1__0_n_0 ),
        .Q(delay__0[0]),
        .S(\delay[5]_i_1__0_n_0 ));
  FDSE \delay_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[1]_i_1__0_n_0 ),
        .Q(delay__0[1]),
        .S(\delay[5]_i_1__0_n_0 ));
  FDRE \delay_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[2]_i_1__0_n_0 ),
        .Q(delay__0[2]),
        .R(\delay[8]_i_1__0_n_0 ));
  FDSE \delay_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[3]_i_1__0_n_0 ),
        .Q(delay__0[3]),
        .S(\delay[5]_i_1__0_n_0 ));
  FDSE \delay_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[4]_i_1__0_n_0 ),
        .Q(delay__0[4]),
        .S(\delay[5]_i_1__0_n_0 ));
  FDSE \delay_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[5]_i_2__0_n_0 ),
        .Q(delay__0[5]),
        .S(\delay[5]_i_1__0_n_0 ));
  FDRE \delay_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[6]_i_1__0_n_0 ),
        .Q(delay__0[6]),
        .R(\delay[8]_i_1__0_n_0 ));
  FDRE \delay_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[7]_i_1__0_n_0 ),
        .Q(delay__0[7]),
        .R(\delay[8]_i_1__0_n_0 ));
  FDRE \delay_reg[8] 
       (.C(S_AXI_2_ACLK),
        .CE(\delay[8]_i_2__0_n_0 ),
        .D(\delay[8]_i_3__0_n_0 ),
        .Q(delay__0[8]),
        .R(\delay[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF78880)) 
    \dest_col[0]_i_1__0 
       (.I0(\src_buffer[1]_i_1__0_n_0 ),
        .I1(S_AXI_2_ARESETN),
        .I2(\dest_col[0]_i_2__0_n_0 ),
        .I3(\dest_col[0]_i_3__0_n_0 ),
        .I4(dest_col),
        .O(\dest_col[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4000444440004000)) 
    \dest_col[0]_i_2__0 
       (.I0(active_send_channel[1]),
        .I1(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ),
        .I3(\src_buffer[0]_i_2__0_n_0 ),
        .I4(\dest_pid[7]_i_9__0_n_0 ),
        .I5(\G_send_channels_1.send_channel_info_reg[0][EW] ),
        .O(\dest_col[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \dest_col[0]_i_3__0 
       (.I0(\dest_pid[7]_i_4__0_n_0 ),
        .I1(\G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ),
        .I2(\dest_pid[7]_i_5__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ),
        .I4(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I5(\dest_col[0]_i_4__0_n_0 ),
        .O(\dest_col[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_col[0]_i_4__0 
       (.I0(\command_queue_mem_reg_n_0_[3][28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][28] ),
        .I4(\command_queue_mem_reg_n_0_[1][28] ),
        .I5(\command_queue_mem_reg_n_0_[2][28] ),
        .O(\dest_col[0]_i_4__0_n_0 ));
  FDRE \dest_col_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(\dest_col[0]_i_1__0_n_0 ),
        .Q(dest_col),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[0]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [0]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [0]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\dest_pid[0]_i_2__0_n_0 ),
        .O(\dest_pid[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[0]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [0]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [0]),
        .O(\dest_pid[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[1]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [1]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [1]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\dest_pid[1]_i_2__0_n_0 ),
        .O(\dest_pid[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[1]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [1]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [1]),
        .O(\dest_pid[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[2]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [2]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [2]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\dest_pid[2]_i_2__0_n_0 ),
        .O(\dest_pid[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[2]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [2]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [2]),
        .O(\dest_pid[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[3]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [3]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [3]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\dest_pid[3]_i_2__0_n_0 ),
        .O(\dest_pid[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[3]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [3]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [3]),
        .O(\dest_pid[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[4]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [4]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [4]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\dest_pid[4]_i_2__0_n_0 ),
        .O(\dest_pid[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[4]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [4]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [4]),
        .O(\dest_pid[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[5]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [5]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [5]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\dest_pid[5]_i_2__0_n_0 ),
        .O(\dest_pid[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[5]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [5]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [5]),
        .O(\dest_pid[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[6]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [6]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [6]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\dest_pid[6]_i_2__0_n_0 ),
        .O(\dest_pid[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[6]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [6]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [6]),
        .O(\dest_pid[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \dest_pid[7]_i_1__0 
       (.I0(\src_buffer[1]_i_1__0_n_0 ),
        .I1(S_AXI_2_ARESETN),
        .I2(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .O(\dest_pid[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dest_pid[7]_i_2__0 
       (.I0(\src_buffer[1]_i_1__0_n_0 ),
        .I1(S_AXI_2_ARESETN),
        .O(\dest_pid[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[7]_i_3__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0__0 [7]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0__0 [7]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\dest_pid[7]_i_6__0_n_0 ),
        .O(\dest_pid[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dest_pid[7]_i_4__0 
       (.I0(\dest_pid[7]_i_7__0_n_0 ),
        .I1(\dest_pid[7]_i_8__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ),
        .O(\dest_pid[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \dest_pid[7]_i_5__0 
       (.I0(\dest_pid[7]_i_8__0_n_0 ),
        .I1(\dest_pid[7]_i_7__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ),
        .O(\dest_pid[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[7]_i_6__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0__0 [7]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0__0 [7]),
        .O(\dest_pid[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_pid[7]_i_7__0 
       (.I0(\command_queue_mem_reg_n_0_[3][12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][12] ),
        .I4(\command_queue_mem_reg_n_0_[1][12] ),
        .I5(\command_queue_mem_reg_n_0_[2][12] ),
        .O(\dest_pid[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_pid[7]_i_8__0 
       (.I0(\command_queue_mem_reg_n_0_[3][13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][13] ),
        .I4(\command_queue_mem_reg_n_0_[1][13] ),
        .I5(\command_queue_mem_reg_n_0_[2][13] ),
        .O(\dest_pid[7]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dest_pid[7]_i_9__0 
       (.I0(\dest_pid[7]_i_7__0_n_0 ),
        .I1(\dest_pid[7]_i_8__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[0][Enable]__0 ),
        .O(\dest_pid[7]_i_9__0_n_0 ));
  FDRE \dest_pid_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\dest_pid[0]_i_1__0_n_0 ),
        .Q(dest_pid[0]),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \dest_pid_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\dest_pid[1]_i_1__0_n_0 ),
        .Q(dest_pid[1]),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \dest_pid_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\dest_pid[2]_i_1__0_n_0 ),
        .Q(dest_pid[2]),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \dest_pid_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\dest_pid[3]_i_1__0_n_0 ),
        .Q(dest_pid[3]),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \dest_pid_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\dest_pid[4]_i_1__0_n_0 ),
        .Q(dest_pid[4]),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \dest_pid_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\dest_pid[5]_i_1__0_n_0 ),
        .Q(dest_pid[5]),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \dest_pid_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\dest_pid[6]_i_1__0_n_0 ),
        .Q(dest_pid[6]),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \dest_pid_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\dest_pid[7]_i_3__0_n_0 ),
        .Q(dest_pid[7]),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF78880)) 
    \dest_row[0]_i_1__0 
       (.I0(\src_buffer[1]_i_1__0_n_0 ),
        .I1(S_AXI_2_ARESETN),
        .I2(\dest_row[0]_i_2__0_n_0 ),
        .I3(\dest_row[0]_i_3__0_n_0 ),
        .I4(dest_row),
        .O(\dest_row[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4000444440004000)) 
    \dest_row[0]_i_2__0 
       (.I0(active_send_channel[1]),
        .I1(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ),
        .I3(\src_buffer[0]_i_2__0_n_0 ),
        .I4(\dest_pid[7]_i_9__0_n_0 ),
        .I5(\G_send_channels_1.send_channel_info_reg[0][NS] ),
        .O(\dest_row[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \dest_row[0]_i_3__0 
       (.I0(\dest_pid[7]_i_4__0_n_0 ),
        .I1(\G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ),
        .I2(\dest_pid[7]_i_5__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ),
        .I4(\FSM_sequential_xmit_state[0]_i_2__0_n_0 ),
        .I5(\dest_row[0]_i_4__0_n_0 ),
        .O(\dest_row[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_row[0]_i_4__0 
       (.I0(\command_queue_mem_reg_n_0_[3][24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][24] ),
        .I4(\command_queue_mem_reg_n_0_[1][24] ),
        .I5(\command_queue_mem_reg_n_0_[2][24] ),
        .O(\dest_row[0]_i_4__0_n_0 ));
  FDRE \dest_row_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(\dest_row[0]_i_1__0_n_0 ),
        .Q(dest_row),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_3__0 
       (.I0(global_clock_reg[3]),
        .O(\global_clock[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_4__0 
       (.I0(global_clock_reg[2]),
        .O(\global_clock[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_5__0 
       (.I0(global_clock_reg[1]),
        .O(\global_clock[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \global_clock[0]_i_6__0 
       (.I0(global_clock_reg[0]),
        .O(\global_clock[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_2__0 
       (.I0(global_clock_reg[15]),
        .O(\global_clock[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_3__0 
       (.I0(global_clock_reg[14]),
        .O(\global_clock[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_4__0 
       (.I0(global_clock_reg[13]),
        .O(\global_clock[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_5__0 
       (.I0(global_clock_reg[12]),
        .O(\global_clock[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_2__0 
       (.I0(global_clock_reg[19]),
        .O(\global_clock[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_3__0 
       (.I0(global_clock_reg[18]),
        .O(\global_clock[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_4__0 
       (.I0(global_clock_reg[17]),
        .O(\global_clock[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_5__0 
       (.I0(global_clock_reg[16]),
        .O(\global_clock[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_2__0 
       (.I0(global_clock_reg[23]),
        .O(\global_clock[20]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_3__0 
       (.I0(global_clock_reg[22]),
        .O(\global_clock[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_4__0 
       (.I0(global_clock_reg[21]),
        .O(\global_clock[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_5__0 
       (.I0(global_clock_reg[20]),
        .O(\global_clock[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_2__0 
       (.I0(global_clock_reg[27]),
        .O(\global_clock[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_3__0 
       (.I0(global_clock_reg[26]),
        .O(\global_clock[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_4__0 
       (.I0(global_clock_reg[25]),
        .O(\global_clock[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_5__0 
       (.I0(global_clock_reg[24]),
        .O(\global_clock[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_2__0 
       (.I0(global_clock_reg[31]),
        .O(\global_clock[28]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_3__0 
       (.I0(global_clock_reg[30]),
        .O(\global_clock[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_4__0 
       (.I0(global_clock_reg[29]),
        .O(\global_clock[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_5__0 
       (.I0(global_clock_reg[28]),
        .O(\global_clock[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_2__0 
       (.I0(global_clock_reg__0[35]),
        .O(\global_clock[32]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_3__0 
       (.I0(global_clock_reg__0[34]),
        .O(\global_clock[32]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_4__0 
       (.I0(global_clock_reg__0[33]),
        .O(\global_clock[32]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_5__0 
       (.I0(global_clock_reg__0[32]),
        .O(\global_clock[32]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_2__0 
       (.I0(global_clock_reg__0[39]),
        .O(\global_clock[36]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_3__0 
       (.I0(global_clock_reg__0[38]),
        .O(\global_clock[36]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_4__0 
       (.I0(global_clock_reg__0[37]),
        .O(\global_clock[36]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_5__0 
       (.I0(global_clock_reg__0[36]),
        .O(\global_clock[36]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_2__0 
       (.I0(global_clock_reg[7]),
        .O(\global_clock[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_3__0 
       (.I0(global_clock_reg[6]),
        .O(\global_clock[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_4__0 
       (.I0(global_clock_reg[5]),
        .O(\global_clock[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_5__0 
       (.I0(global_clock_reg[4]),
        .O(\global_clock[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_2__0 
       (.I0(global_clock_reg[11]),
        .O(\global_clock[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_3__0 
       (.I0(global_clock_reg[10]),
        .O(\global_clock[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_4__0 
       (.I0(global_clock_reg[9]),
        .O(\global_clock[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_5__0 
       (.I0(global_clock_reg[8]),
        .O(\global_clock[8]_i_5__0_n_0 ));
  FDCE \global_clock_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__0_n_7 ),
        .Q(global_clock_reg[0]));
  CARRY4 \global_clock_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\global_clock_reg[0]_i_2__0_n_0 ,\global_clock_reg[0]_i_2__0_n_1 ,\global_clock_reg[0]_i_2__0_n_2 ,\global_clock_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\global_clock_reg[0]_i_2__0_n_4 ,\global_clock_reg[0]_i_2__0_n_5 ,\global_clock_reg[0]_i_2__0_n_6 ,\global_clock_reg[0]_i_2__0_n_7 }),
        .S({\global_clock[0]_i_3__0_n_0 ,\global_clock[0]_i_4__0_n_0 ,\global_clock[0]_i_5__0_n_0 ,\global_clock[0]_i_6__0_n_0 }));
  FDCE \global_clock_reg[10] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__0_n_5 ),
        .Q(global_clock_reg[10]));
  FDCE \global_clock_reg[11] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__0_n_4 ),
        .Q(global_clock_reg[11]));
  FDCE \global_clock_reg[12] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__0_n_7 ),
        .Q(global_clock_reg[12]));
  CARRY4 \global_clock_reg[12]_i_1__0 
       (.CI(\global_clock_reg[8]_i_1__0_n_0 ),
        .CO({\global_clock_reg[12]_i_1__0_n_0 ,\global_clock_reg[12]_i_1__0_n_1 ,\global_clock_reg[12]_i_1__0_n_2 ,\global_clock_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[12]_i_1__0_n_4 ,\global_clock_reg[12]_i_1__0_n_5 ,\global_clock_reg[12]_i_1__0_n_6 ,\global_clock_reg[12]_i_1__0_n_7 }),
        .S({\global_clock[12]_i_2__0_n_0 ,\global_clock[12]_i_3__0_n_0 ,\global_clock[12]_i_4__0_n_0 ,\global_clock[12]_i_5__0_n_0 }));
  FDCE \global_clock_reg[13] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__0_n_6 ),
        .Q(global_clock_reg[13]));
  FDCE \global_clock_reg[14] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__0_n_5 ),
        .Q(global_clock_reg[14]));
  FDCE \global_clock_reg[15] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__0_n_4 ),
        .Q(global_clock_reg[15]));
  FDCE \global_clock_reg[16] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__0_n_7 ),
        .Q(global_clock_reg[16]));
  CARRY4 \global_clock_reg[16]_i_1__0 
       (.CI(\global_clock_reg[12]_i_1__0_n_0 ),
        .CO({\global_clock_reg[16]_i_1__0_n_0 ,\global_clock_reg[16]_i_1__0_n_1 ,\global_clock_reg[16]_i_1__0_n_2 ,\global_clock_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[16]_i_1__0_n_4 ,\global_clock_reg[16]_i_1__0_n_5 ,\global_clock_reg[16]_i_1__0_n_6 ,\global_clock_reg[16]_i_1__0_n_7 }),
        .S({\global_clock[16]_i_2__0_n_0 ,\global_clock[16]_i_3__0_n_0 ,\global_clock[16]_i_4__0_n_0 ,\global_clock[16]_i_5__0_n_0 }));
  FDCE \global_clock_reg[17] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__0_n_6 ),
        .Q(global_clock_reg[17]));
  FDCE \global_clock_reg[18] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__0_n_5 ),
        .Q(global_clock_reg[18]));
  FDCE \global_clock_reg[19] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__0_n_4 ),
        .Q(global_clock_reg[19]));
  FDCE \global_clock_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__0_n_6 ),
        .Q(global_clock_reg[1]));
  FDCE \global_clock_reg[20] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__0_n_7 ),
        .Q(global_clock_reg[20]));
  CARRY4 \global_clock_reg[20]_i_1__0 
       (.CI(\global_clock_reg[16]_i_1__0_n_0 ),
        .CO({\global_clock_reg[20]_i_1__0_n_0 ,\global_clock_reg[20]_i_1__0_n_1 ,\global_clock_reg[20]_i_1__0_n_2 ,\global_clock_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[20]_i_1__0_n_4 ,\global_clock_reg[20]_i_1__0_n_5 ,\global_clock_reg[20]_i_1__0_n_6 ,\global_clock_reg[20]_i_1__0_n_7 }),
        .S({\global_clock[20]_i_2__0_n_0 ,\global_clock[20]_i_3__0_n_0 ,\global_clock[20]_i_4__0_n_0 ,\global_clock[20]_i_5__0_n_0 }));
  FDCE \global_clock_reg[21] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__0_n_6 ),
        .Q(global_clock_reg[21]));
  FDCE \global_clock_reg[22] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__0_n_5 ),
        .Q(global_clock_reg[22]));
  FDCE \global_clock_reg[23] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__0_n_4 ),
        .Q(global_clock_reg[23]));
  FDCE \global_clock_reg[24] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__0_n_7 ),
        .Q(global_clock_reg[24]));
  CARRY4 \global_clock_reg[24]_i_1__0 
       (.CI(\global_clock_reg[20]_i_1__0_n_0 ),
        .CO({\global_clock_reg[24]_i_1__0_n_0 ,\global_clock_reg[24]_i_1__0_n_1 ,\global_clock_reg[24]_i_1__0_n_2 ,\global_clock_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[24]_i_1__0_n_4 ,\global_clock_reg[24]_i_1__0_n_5 ,\global_clock_reg[24]_i_1__0_n_6 ,\global_clock_reg[24]_i_1__0_n_7 }),
        .S({\global_clock[24]_i_2__0_n_0 ,\global_clock[24]_i_3__0_n_0 ,\global_clock[24]_i_4__0_n_0 ,\global_clock[24]_i_5__0_n_0 }));
  FDCE \global_clock_reg[25] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__0_n_6 ),
        .Q(global_clock_reg[25]));
  FDCE \global_clock_reg[26] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__0_n_5 ),
        .Q(global_clock_reg[26]));
  FDCE \global_clock_reg[27] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__0_n_4 ),
        .Q(global_clock_reg[27]));
  FDCE \global_clock_reg[28] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__0_n_7 ),
        .Q(global_clock_reg[28]));
  CARRY4 \global_clock_reg[28]_i_1__0 
       (.CI(\global_clock_reg[24]_i_1__0_n_0 ),
        .CO({\global_clock_reg[28]_i_1__0_n_0 ,\global_clock_reg[28]_i_1__0_n_1 ,\global_clock_reg[28]_i_1__0_n_2 ,\global_clock_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[28]_i_1__0_n_4 ,\global_clock_reg[28]_i_1__0_n_5 ,\global_clock_reg[28]_i_1__0_n_6 ,\global_clock_reg[28]_i_1__0_n_7 }),
        .S({\global_clock[28]_i_2__0_n_0 ,\global_clock[28]_i_3__0_n_0 ,\global_clock[28]_i_4__0_n_0 ,\global_clock[28]_i_5__0_n_0 }));
  FDCE \global_clock_reg[29] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__0_n_6 ),
        .Q(global_clock_reg[29]));
  FDCE \global_clock_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__0_n_5 ),
        .Q(global_clock_reg[2]));
  FDCE \global_clock_reg[30] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__0_n_5 ),
        .Q(global_clock_reg[30]));
  FDCE \global_clock_reg[31] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__0_n_4 ),
        .Q(global_clock_reg[31]));
  FDCE \global_clock_reg[32] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__0_n_7 ),
        .Q(global_clock_reg__0[32]));
  CARRY4 \global_clock_reg[32]_i_1__0 
       (.CI(\global_clock_reg[28]_i_1__0_n_0 ),
        .CO({\global_clock_reg[32]_i_1__0_n_0 ,\global_clock_reg[32]_i_1__0_n_1 ,\global_clock_reg[32]_i_1__0_n_2 ,\global_clock_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[32]_i_1__0_n_4 ,\global_clock_reg[32]_i_1__0_n_5 ,\global_clock_reg[32]_i_1__0_n_6 ,\global_clock_reg[32]_i_1__0_n_7 }),
        .S({\global_clock[32]_i_2__0_n_0 ,\global_clock[32]_i_3__0_n_0 ,\global_clock[32]_i_4__0_n_0 ,\global_clock[32]_i_5__0_n_0 }));
  FDCE \global_clock_reg[33] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__0_n_6 ),
        .Q(global_clock_reg__0[33]));
  FDCE \global_clock_reg[34] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__0_n_5 ),
        .Q(global_clock_reg__0[34]));
  FDCE \global_clock_reg[35] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__0_n_4 ),
        .Q(global_clock_reg__0[35]));
  FDCE \global_clock_reg[36] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__0_n_7 ),
        .Q(global_clock_reg__0[36]));
  CARRY4 \global_clock_reg[36]_i_1__0 
       (.CI(\global_clock_reg[32]_i_1__0_n_0 ),
        .CO({\NLW_global_clock_reg[36]_i_1__0_CO_UNCONNECTED [3],\global_clock_reg[36]_i_1__0_n_1 ,\global_clock_reg[36]_i_1__0_n_2 ,\global_clock_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[36]_i_1__0_n_4 ,\global_clock_reg[36]_i_1__0_n_5 ,\global_clock_reg[36]_i_1__0_n_6 ,\global_clock_reg[36]_i_1__0_n_7 }),
        .S({\global_clock[36]_i_2__0_n_0 ,\global_clock[36]_i_3__0_n_0 ,\global_clock[36]_i_4__0_n_0 ,\global_clock[36]_i_5__0_n_0 }));
  FDCE \global_clock_reg[37] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__0_n_6 ),
        .Q(global_clock_reg__0[37]));
  FDCE \global_clock_reg[38] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__0_n_5 ),
        .Q(global_clock_reg__0[38]));
  FDCE \global_clock_reg[39] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__0_n_4 ),
        .Q(global_clock_reg__0[39]));
  FDCE \global_clock_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__0_n_4 ),
        .Q(global_clock_reg[3]));
  FDCE \global_clock_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__0_n_7 ),
        .Q(global_clock_reg[4]));
  CARRY4 \global_clock_reg[4]_i_1__0 
       (.CI(\global_clock_reg[0]_i_2__0_n_0 ),
        .CO({\global_clock_reg[4]_i_1__0_n_0 ,\global_clock_reg[4]_i_1__0_n_1 ,\global_clock_reg[4]_i_1__0_n_2 ,\global_clock_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[4]_i_1__0_n_4 ,\global_clock_reg[4]_i_1__0_n_5 ,\global_clock_reg[4]_i_1__0_n_6 ,\global_clock_reg[4]_i_1__0_n_7 }),
        .S({\global_clock[4]_i_2__0_n_0 ,\global_clock[4]_i_3__0_n_0 ,\global_clock[4]_i_4__0_n_0 ,\global_clock[4]_i_5__0_n_0 }));
  FDCE \global_clock_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__0_n_6 ),
        .Q(global_clock_reg[5]));
  FDCE \global_clock_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__0_n_5 ),
        .Q(global_clock_reg[6]));
  FDCE \global_clock_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__0_n_4 ),
        .Q(global_clock_reg[7]));
  FDCE \global_clock_reg[8] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__0_n_7 ),
        .Q(global_clock_reg[8]));
  CARRY4 \global_clock_reg[8]_i_1__0 
       (.CI(\global_clock_reg[4]_i_1__0_n_0 ),
        .CO({\global_clock_reg[8]_i_1__0_n_0 ,\global_clock_reg[8]_i_1__0_n_1 ,\global_clock_reg[8]_i_1__0_n_2 ,\global_clock_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[8]_i_1__0_n_4 ,\global_clock_reg[8]_i_1__0_n_5 ,\global_clock_reg[8]_i_1__0_n_6 ,\global_clock_reg[8]_i_1__0_n_7 }),
        .S({\global_clock[8]_i_2__0_n_0 ,\global_clock[8]_i_3__0_n_0 ,\global_clock[8]_i_4__0_n_0 ,\global_clock[8]_i_5__0_n_0 }));
  FDCE \global_clock_reg[9] 
       (.C(S_AXI_2_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__0_n_6 ),
        .Q(global_clock_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \interrupt[0]_i_1__0 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(write_R),
        .I3(mem_address[0]),
        .I4(\channel_status_reg[1][0]_0 ),
        .O(\interrupt[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \interrupt[1]_i_1__0 
       (.I0(\recv_counter[3][6]_i_4__0_n_0 ),
        .I1(\interrupt[1]_i_2__0_n_0 ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(\interrupt[1]_i_3__0_n_0 ),
        .O(\interrupt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \interrupt[1]_i_2__0 
       (.I0(\recv_counter_reg[3]__0__0 [5]),
        .I1(\recv_counter_reg[3]__0__0 [6]),
        .I2(\recv_counter_reg[3]__0__0 [2]),
        .I3(\recv_counter_reg[3]__0__0 [1]),
        .I4(\recv_counter_reg[3]__0__0 [0]),
        .I5(\interrupt[1]_i_4__0_n_0 ),
        .O(\interrupt[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \interrupt[1]_i_3__0 
       (.I0(\recv_counter_reg[2]__0__0 [2]),
        .I1(\recv_counter_reg[2]__0__0 [4]),
        .I2(\recv_counter_reg[2]__0__0 [5]),
        .I3(\interrupt[1]_i_5__0_n_0 ),
        .O(\interrupt[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \interrupt[1]_i_4__0 
       (.I0(\recv_counter_reg[3]__0__0 [3]),
        .I1(\recv_counter_reg[3]__0__0 [4]),
        .O(\interrupt[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \interrupt[1]_i_5__0 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\recv_counter_reg[2]__0__0 [3]),
        .I3(\recv_counter_reg[2]__0__0 [6]),
        .I4(\recv_counter_reg[2]__0__0 [1]),
        .I5(\recv_counter_reg[2]__0__0 [0]),
        .O(\interrupt[1]_i_5__0_n_0 ));
  FDCE \interrupt_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt[0]_i_1__0_n_0 ),
        .Q(\interrupt_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFF04FFFF04040404)) 
    \interrupt_reg[0]_i_1__0 
       (.I0(\interrupt_reg_n_0_[1] ),
        .I1(interrupt_request_reg_n_0),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__0_n_0 ),
        .I4(\interrupt_reg[0]_i_2__0_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[0] ),
        .O(\interrupt_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \interrupt_reg[0]_i_2__0 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_2_WDATA[0]),
        .I2(S_AXI_2_WDATA[1]),
        .O(\interrupt_reg[0]_i_2__0_n_0 ));
  FDCE \interrupt_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt[1]_i_1__0_n_0 ),
        .Q(\interrupt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFF40FFFF40404040)) 
    \interrupt_reg[1]_i_1__0 
       (.I0(\interrupt_reg_n_0_[1] ),
        .I1(interrupt_request_reg_n_0),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__0_n_0 ),
        .I4(\toggle_bits_cpu_side[1]_i_2__0_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[1] ),
        .O(\interrupt_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFF08080808)) 
    \interrupt_reg[2]_i_1__0 
       (.I0(interrupt_request_reg_n_0),
        .I1(\interrupt_reg_n_0_[1] ),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__0_n_0 ),
        .I4(\toggle_bits_cpu_side[2]_i_2__0_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[2] ),
        .O(\interrupt_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFF80808080)) 
    \interrupt_reg[3]_i_1__0 
       (.I0(interrupt_request_reg_n_0),
        .I1(\interrupt_reg_n_0_[1] ),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__0_n_0 ),
        .I4(\interrupt_reg[3]_i_3__0_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[3] ),
        .O(\interrupt_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFAEEFAFFFFEEFFFF)) 
    \interrupt_reg[3]_i_2__0 
       (.I0(command_queue_write_i_3__0_n_0),
        .I1(S_AXI_2_AWADDR[1]),
        .I2(S_AXI_2_ARADDR[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[0]),
        .I5(S_AXI_2_ARADDR[0]),
        .O(\interrupt_reg[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \interrupt_reg[3]_i_3__0 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_2_WDATA[0]),
        .I2(S_AXI_2_WDATA[1]),
        .O(\interrupt_reg[3]_i_3__0_n_0 ));
  FDCE \interrupt_reg_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[0]_i_1__0_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[0] ));
  FDCE \interrupt_reg_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[1]_i_1__0_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[1] ));
  FDCE \interrupt_reg_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[2]_i_1__0_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[2] ));
  FDCE \interrupt_reg_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[3]_i_1__0_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    interrupt_request_i_1__0
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(write_R),
        .I3(\channel_status_reg[1][0]_0 ),
        .O(interrupt_request_i_1__0_n_0));
  FDCE interrupt_request_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(interrupt_request_i_1__0_n_0),
        .Q(interrupt_request_reg_n_0));
  FDRE \mem_address_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(write_R_reg_1),
        .Q(mem_address[0]),
        .R(1'b0));
  FDRE \mem_address_reg[8] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(write_R_reg_0),
        .Q(mem_address[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \minusOp_inferred__1/i_/i_ 
       (.I0(\Flit_id_reg_n_0_[3] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[2] ),
        .I4(\Flit_id_reg_n_0_[4] ),
        .O(\minusOp_inferred__1/i_/i__n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \msg_length_reg[0][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__0_n_0 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[0][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \msg_length_reg[1][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__0_n_0 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[1][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \msg_length_reg[2][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[2][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \msg_length_reg[3][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[3][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \msg_length_reg[4][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__0_n_0 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[4][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \msg_length_reg[5][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__0_n_0 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[5][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \msg_length_reg[6][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(toggle_address_noc_side[2]),
        .I2(\mem_reg[64]_1 ),
        .O(\msg_length_reg[6][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \msg_length_reg[7][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[7][6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \msg_length_reg[7][6]_i_2__0 
       (.I0(toggle_address_noc_side[2]),
        .I1(toggle_address_noc_side[3]),
        .I2(\recv_address_reg[8]_0 ),
        .I3(channel_nr[0]),
        .I4(toggle_address_noc_side[0]),
        .I5(toggle_address_noc_side[1]),
        .O(channel_nr[1]));
  FDCE \msg_length_reg_reg[0][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[0]__0__0 [0]));
  FDCE \msg_length_reg_reg[0][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[0]__0__0 [1]));
  FDCE \msg_length_reg_reg[0][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[0]__0__0 [2]));
  FDCE \msg_length_reg_reg[0][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[0]__0__0 [3]));
  FDCE \msg_length_reg_reg[0][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[0]__0__0 [4]));
  FDCE \msg_length_reg_reg[0][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[0]__0__0 [5]));
  FDCE \msg_length_reg_reg[0][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[0]__0__0 [6]));
  FDCE \msg_length_reg_reg[1][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[1]__0__0 [0]));
  FDCE \msg_length_reg_reg[1][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[1]__0__0 [1]));
  FDCE \msg_length_reg_reg[1][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[1]__0__0 [2]));
  FDCE \msg_length_reg_reg[1][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[1]__0__0 [3]));
  FDCE \msg_length_reg_reg[1][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[1]__0__0 [4]));
  FDCE \msg_length_reg_reg[1][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[1]__0__0 [5]));
  FDCE \msg_length_reg_reg[1][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[1]__0__0 [6]));
  FDCE \msg_length_reg_reg[2][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[2]__0__0 [0]));
  FDCE \msg_length_reg_reg[2][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[2]__0__0 [1]));
  FDCE \msg_length_reg_reg[2][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[2]__0__0 [2]));
  FDCE \msg_length_reg_reg[2][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[2]__0__0 [3]));
  FDCE \msg_length_reg_reg[2][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[2]__0__0 [4]));
  FDCE \msg_length_reg_reg[2][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[2]__0__0 [5]));
  FDCE \msg_length_reg_reg[2][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[2]__0__0 [6]));
  FDCE \msg_length_reg_reg[3][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[3]__0__0 [0]));
  FDCE \msg_length_reg_reg[3][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[3]__0__0 [1]));
  FDCE \msg_length_reg_reg[3][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[3]__0__0 [2]));
  FDCE \msg_length_reg_reg[3][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[3]__0__0 [3]));
  FDCE \msg_length_reg_reg[3][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[3]__0__0 [4]));
  FDCE \msg_length_reg_reg[3][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[3]__0__0 [5]));
  FDCE \msg_length_reg_reg[3][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[3]__0__0 [6]));
  FDCE \msg_length_reg_reg[4][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[4]__0__0 [0]));
  FDCE \msg_length_reg_reg[4][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[4]__0__0 [1]));
  FDCE \msg_length_reg_reg[4][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[4]__0__0 [2]));
  FDCE \msg_length_reg_reg[4][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[4]__0__0 [3]));
  FDCE \msg_length_reg_reg[4][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[4]__0__0 [4]));
  FDCE \msg_length_reg_reg[4][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[4]__0__0 [5]));
  FDCE \msg_length_reg_reg[4][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[4]__0__0 [6]));
  FDCE \msg_length_reg_reg[5][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[5]__0__0 [0]));
  FDCE \msg_length_reg_reg[5][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[5]__0__0 [1]));
  FDCE \msg_length_reg_reg[5][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[5]__0__0 [2]));
  FDCE \msg_length_reg_reg[5][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[5]__0__0 [3]));
  FDCE \msg_length_reg_reg[5][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[5]__0__0 [4]));
  FDCE \msg_length_reg_reg[5][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[5]__0__0 [5]));
  FDCE \msg_length_reg_reg[5][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[5]__0__0 [6]));
  FDCE \msg_length_reg_reg[6][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[6]__0__0 [0]));
  FDCE \msg_length_reg_reg[6][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[6]__0__0 [1]));
  FDCE \msg_length_reg_reg[6][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[6]__0__0 [2]));
  FDCE \msg_length_reg_reg[6][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[6]__0__0 [3]));
  FDCE \msg_length_reg_reg[6][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[6]__0__0 [4]));
  FDCE \msg_length_reg_reg[6][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[6]__0__0 [5]));
  FDCE \msg_length_reg_reg[6][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[6]__0__0 [6]));
  FDCE \msg_length_reg_reg[7][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[7]__0__0 [0]));
  FDCE \msg_length_reg_reg[7][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[7]__0__0 [1]));
  FDCE \msg_length_reg_reg[7][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[7]__0__0 [2]));
  FDCE \msg_length_reg_reg[7][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[7]__0__0 [3]));
  FDCE \msg_length_reg_reg[7][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[7]__0__0 [4]));
  FDCE \msg_length_reg_reg[7][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[7]__0__0 [5]));
  FDCE \msg_length_reg_reg[7][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[7]__0__0 [6]));
  FDCE old_GlobalSync_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(Heartbeat),
        .Q(\toggle_bits_cpu_side_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[0]_i_1__0 
       (.I0(out[1]),
        .I1(global_clock_reg__0[32]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[0]_i_2__0_n_0 ),
        .O(\outport[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[0]_i_2__0 
       (.I0(global_clock_reg[0]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0014FFFF00140000)) 
    \outport[10]_i_1__0 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_3__0_n_0 ),
        .I2(\Flit_id[2]_i_5__0_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[10]_i_2__0_n_0 ),
        .O(\outport[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[10]_i_2__0 
       (.I0(global_clock_reg[10]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[10]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[11]_i_2__0 
       (.I0(global_clock_reg[11]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[11]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \outport[11]_i_3__0 
       (.I0(out[1]),
        .I1(\send_counter[3]_i_3__0_n_0 ),
        .I2(\Flit_id[2]_i_5__0_n_0 ),
        .I3(\Flit_id[2]_i_3__0_n_0 ),
        .I4(out[2]),
        .O(\outport[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0041FFFF00410000)) 
    \outport[12]_i_1__0 
       (.I0(out[1]),
        .I1(\outport[12]_i_2__0_n_0 ),
        .I2(\outport[12]_i_3__0_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[12]_i_4__0_n_0 ),
        .O(\outport[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \outport[12]_i_2__0 
       (.I0(\Flit_id[2]_i_5__0_n_0 ),
        .I1(\Flit_id[2]_i_3__0_n_0 ),
        .I2(\send_counter[3]_i_3__0_n_0 ),
        .O(\outport[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \outport[12]_i_3__0 
       (.I0(\command_queue_mem_reg_n_0_[3][4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][4] ),
        .I4(\command_queue_mem_reg_n_0_[1][4] ),
        .I5(\command_queue_mem_reg_n_0_[2][4] ),
        .O(\outport[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[12]_i_4__0 
       (.I0(global_clock_reg[12]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[12]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0014FFFF00140000)) 
    \outport[13]_i_1__0 
       (.I0(out[1]),
        .I1(\outport[13]_i_2__0_n_0 ),
        .I2(\outport[13]_i_3__0_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[13]_i_4__0_n_0 ),
        .O(\outport[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \outport[13]_i_2__0 
       (.I0(\command_queue_mem_reg_n_0_[3][5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][5] ),
        .I4(\command_queue_mem_reg_n_0_[1][5] ),
        .I5(\command_queue_mem_reg_n_0_[2][5] ),
        .O(\outport[13]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outport[13]_i_3__0 
       (.I0(\outport[12]_i_3__0_n_0 ),
        .I1(\outport[12]_i_2__0_n_0 ),
        .O(\outport[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[13]_i_4__0 
       (.I0(global_clock_reg[13]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[13]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[14]_i_2__0 
       (.I0(global_clock_reg[14]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[14]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[14]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \outport[14]_i_3__0 
       (.I0(out[1]),
        .I1(\Flit_id[6]_i_5__0_n_0 ),
        .I2(\outport[13]_i_3__0_n_0 ),
        .I3(\outport[13]_i_2__0_n_0 ),
        .I4(out[2]),
        .O(\outport[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[15]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[15]),
        .I3(send_clock10_out),
        .I4(DOADO[15]),
        .I5(out[1]),
        .O(\outport[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[16]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[16]),
        .I3(send_clock10_out),
        .I4(DOADO[16]),
        .I5(out[1]),
        .O(\outport[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[17]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[17]),
        .I3(send_clock10_out),
        .I4(DOADO[17]),
        .I5(out[1]),
        .O(\outport[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[18]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[18]),
        .I3(send_clock10_out),
        .I4(DOADO[18]),
        .I5(out[1]),
        .O(\outport[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[19]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[19]),
        .I3(send_clock10_out),
        .I4(DOADO[19]),
        .I5(out[1]),
        .O(\outport[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[1]_i_1__0 
       (.I0(out[1]),
        .I1(global_clock_reg__0[33]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[1]_i_2__0_n_0 ),
        .O(\outport[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[1]_i_2__0 
       (.I0(global_clock_reg[1]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[1]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[20]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[20]),
        .I3(send_clock10_out),
        .I4(DOADO[20]),
        .I5(out[1]),
        .O(\outport[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[21]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[21]),
        .I3(send_clock10_out),
        .I4(DOADO[21]),
        .I5(out[1]),
        .O(\outport[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[22]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[22]),
        .I3(send_clock10_out),
        .I4(DOADO[22]),
        .I5(out[1]),
        .O(\outport[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[23]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[23]),
        .I3(send_clock10_out),
        .I4(DOADO[23]),
        .I5(out[1]),
        .O(\outport[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[24]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[24]),
        .I3(send_clock10_out),
        .I4(DOADO[24]),
        .I5(out[1]),
        .O(\outport[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[25]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[25]),
        .I3(send_clock10_out),
        .I4(DOADO[25]),
        .I5(out[1]),
        .O(\outport[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[26]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[26]),
        .I3(send_clock10_out),
        .I4(DOADO[26]),
        .I5(out[1]),
        .O(\outport[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[27]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[27]),
        .I3(send_clock10_out),
        .I4(DOADO[27]),
        .I5(out[1]),
        .O(\outport[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[28]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[28]),
        .I3(send_clock10_out),
        .I4(DOADO[28]),
        .I5(out[1]),
        .O(\outport[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[29]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[29]),
        .I3(send_clock10_out),
        .I4(DOADO[29]),
        .I5(out[1]),
        .O(\outport[29]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[2]_i_1__0 
       (.I0(out[1]),
        .I1(global_clock_reg__0[34]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[2]_i_2__0_n_0 ),
        .O(\outport[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[2]_i_2__0 
       (.I0(global_clock_reg[2]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[2]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[30]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[30]),
        .I3(send_clock10_out),
        .I4(DOADO[30]),
        .I5(out[1]),
        .O(\outport[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[31]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[31]),
        .I3(send_clock10_out),
        .I4(DOADO[31]),
        .I5(out[1]),
        .O(\outport[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outport[31]_i_2__0 
       (.I0(\send_counter_reg[0]_0 ),
        .I1(\send_counter_reg[0]_1 ),
        .O(send_clock10_out));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[32]_i_1__0 
       (.I0(out[0]),
        .I1(dest_col),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[33]_i_1__0 
       (.I0(out[0]),
        .I1(dest_row),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[33]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[3]_i_1__0 
       (.I0(out[1]),
        .I1(global_clock_reg__0[35]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[3]_i_2__0_n_0 ),
        .O(\outport[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[3]_i_2__0 
       (.I0(global_clock_reg[3]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[3]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[40]_i_1__0 
       (.I0(out[0]),
        .I1(dest_pid[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[41]_i_1__0 
       (.I0(out[0]),
        .I1(dest_pid[1]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[42]_i_1__0 
       (.I0(out[0]),
        .I1(dest_pid[2]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[43]_i_1__0 
       (.I0(out[0]),
        .I1(dest_pid[3]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[44]_i_1__0 
       (.I0(out[0]),
        .I1(dest_pid[4]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[45]_i_1__0 
       (.I0(out[0]),
        .I1(dest_pid[5]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[46]_i_1__0 
       (.I0(out[0]),
        .I1(dest_pid[6]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[47]_i_1__0 
       (.I0(out[0]),
        .I1(dest_pid[7]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[48]_i_1__0 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[49]_i_1__0 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[49]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[4]_i_1__0 
       (.I0(out[1]),
        .I1(global_clock_reg__0[36]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[4]_i_2__0_n_0 ),
        .O(\outport[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[4]_i_2__0 
       (.I0(global_clock_reg[4]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[4]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[50]_i_1__0 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[51]_i_1__0 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[52]_i_1__0 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[53]_i_1__0 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[54]_i_1__0 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[55]_i_1__0 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[7] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[56]_i_1__0 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[57]_i_1__0 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[58]_i_1__0 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[59]_i_1__0 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[59]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[5]_i_1__0 
       (.I0(out[1]),
        .I1(global_clock_reg__0[37]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[5]_i_2__0_n_0 ),
        .O(\outport[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[5]_i_2__0 
       (.I0(global_clock_reg[5]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[5]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[60]_i_1__0 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[61]_i_1__0 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[62]_i_1__0 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1104)) 
    \outport[63]_i_1__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\send_counter_reg[0]_1 ),
        .I3(out[0]),
        .O(\outport[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h5515)) 
    \outport[64]_i_1__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .O(\outport[64]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1140)) 
    \outport[64]_i_2__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\send_counter_reg[0]_1 ),
        .I3(out[0]),
        .O(\outport[64]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[6]_i_1__0 
       (.I0(out[1]),
        .I1(global_clock_reg__0[38]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[6]_i_2__0_n_0 ),
        .O(\outport[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[6]_i_2__0 
       (.I0(global_clock_reg[6]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[6]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[7]_i_1__0 
       (.I0(out[1]),
        .I1(global_clock_reg__0[39]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[7]_i_2__0_n_0 ),
        .O(\outport[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[7]_i_2__0 
       (.I0(global_clock_reg[7]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[7]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[8]_i_1__0 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_4__0_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[8]_i_2__0_n_0 ),
        .O(\outport[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[8]_i_2__0 
       (.I0(global_clock_reg[8]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[8]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \outport[9]_i_1__0 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_3__0_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[9]_i_2__0_n_0 ),
        .O(\outport[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[9]_i_2__0 
       (.I0(global_clock_reg[9]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[9]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[9]_i_2__0_n_0 ));
  FDRE \outport_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[0]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [0]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[10] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[10]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [10]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[11] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport_reg[11]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [11]),
        .R(\global_clock_reg[0]_0 ));
  MUXF7 \outport_reg[11]_i_1__0 
       (.I0(\outport[11]_i_2__0_n_0 ),
        .I1(\outport[11]_i_3__0_n_0 ),
        .O(\outport_reg[11]_i_1__0_n_0 ),
        .S(out[0]));
  FDRE \outport_reg[12] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[12]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [12]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[13] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[13]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [13]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[14] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport_reg[14]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [14]),
        .R(\global_clock_reg[0]_0 ));
  MUXF7 \outport_reg[14]_i_1__0 
       (.I0(\outport[14]_i_2__0_n_0 ),
        .I1(\outport[14]_i_3__0_n_0 ),
        .O(\outport_reg[14]_i_1__0_n_0 ),
        .S(out[0]));
  FDRE \outport_reg[15] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[15]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [15]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[16] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[16]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [16]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[17] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[17]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [17]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[18] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[18]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [18]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[19] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[19]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [19]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[1]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [1]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[20] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[20]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [20]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[21] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[21]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [21]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[22] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[22]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [22]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[23] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[23]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [23]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[24] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[24]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [24]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[25] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[25]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [25]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[26] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[26]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [26]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[27] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[27]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [27]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[28] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[28]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [28]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[29] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[29]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [29]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[2]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [2]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[30] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[30]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [30]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[31] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[31]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [31]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[32] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[32]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [32]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[33] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[33]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [33]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[3]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [3]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[40] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[40]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [34]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[41] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[41]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [35]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[42] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[42]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [36]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[43] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[43]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [37]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[44] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[44]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [38]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[45] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[45]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [39]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[46] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[46]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [40]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[47] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[47]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [41]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[48] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[48]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [42]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[49] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[49]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [43]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[4]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [4]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[50] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[50]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [44]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[51] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[51]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [45]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[52] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[52]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [46]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[53] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[53]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [47]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[54] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[54]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [48]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[55] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[55]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [49]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[56] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[56]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [50]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[57] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[57]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [51]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[58] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[58]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [52]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[59] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[59]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [53]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[5]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [5]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[60] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[60]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [54]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[61] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[61]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [55]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[62] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[62]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [56]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[63] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[63]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [57]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[64] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[64]_i_2__0_n_0 ),
        .Q(\G0.mem_reg[64] [58]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[6]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [6]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[7]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [7]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[8] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[8]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [8]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[9] 
       (.C(S_AXI_2_ACLK),
        .CE(\outport[64]_i_1__0_n_0 ),
        .D(\outport[9]_i_1__0_n_0 ),
        .Q(\G0.mem_reg[64] [9]),
        .R(\global_clock_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \recv_address[7]_i_1 
       (.I0(\recv_address[8]_i_6__0_n_0 ),
        .I1(\recv_address[8]_i_5__0_n_0 ),
        .I2(\recv_address[8]_i_3__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ),
        .O(channel_nr[0]));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \recv_address[8]_i_10__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [3]),
        .I1(\mem_reg[64]_2 [18]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [2]),
        .I3(\mem_reg[64]_2 [25]),
        .I4(\mem_reg[64]_2 [15]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [0]),
        .O(\recv_address[8]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_11__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [7]),
        .I1(\mem_reg[64]_2 [30]),
        .I2(\mem_reg[64]_2 [29]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [6]),
        .I4(\mem_reg[64]_2 [25]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [2]),
        .O(\recv_address[8]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_12__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [3]),
        .I1(\mem_reg[64]_2 [26]),
        .I2(\mem_reg[64]_2 [21]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [6]),
        .I4(\mem_reg[64]_2 [24]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [1]),
        .O(\recv_address[8]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_16__0 
       (.I0(\recv_address[8]_i_36__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ),
        .I2(\mem_reg[64]_2 [28]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [5]),
        .I4(\mem_reg[64]_2 [20]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 [5]),
        .O(\recv_address_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_17__0 
       (.I0(\recv_address[8]_i_37__0_n_0 ),
        .I1(\recv_address_reg[7]_1 [1]),
        .I2(\mem_reg[64]_2 [17]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [2]),
        .I4(\mem_reg[64]_2 [25]),
        .I5(\recv_address[8]_i_38__0_n_0 ),
        .O(\recv_address_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_18__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 [0]),
        .I1(\mem_reg[64]_2 [15]),
        .I2(\mem_reg[64]_2 [21]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 [6]),
        .I4(\mem_reg[64]_2 [24]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [1]),
        .O(\recv_address_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \recv_address[8]_i_19__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [6]),
        .I1(\mem_reg[64]_2 [21]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [4]),
        .I3(\mem_reg[64]_2 [19]),
        .I4(\mem_reg[64]_2 [30]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 [7]),
        .O(\recv_address[8]_i_19__0_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \recv_address[8]_i_1__0 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(write_R),
        .O(\recv_address[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \recv_address[8]_i_2 
       (.I0(\recv_address[8]_i_3__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ),
        .I2(\recv_address[8]_i_5__0_n_0 ),
        .I3(\recv_address[8]_i_6__0_n_0 ),
        .O(\recv_address_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_20__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 [1]),
        .I1(\mem_reg[64]_2 [24]),
        .I2(\mem_reg[64]_2 [21]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [6]),
        .I4(Q[2]),
        .I5(\mem_reg[64]_2 [27]),
        .O(\recv_address[8]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    \recv_address[8]_i_21__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [4]),
        .I1(\mem_reg[64]_2 [19]),
        .I2(\mem_reg[64]_2 [29]),
        .I3(Q[3]),
        .I4(\mem_reg[64]_2 [15]),
        .I5(\recv_address_reg[8]_2 [0]),
        .O(\recv_address[8]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_24__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 [2]),
        .I1(\mem_reg[64]_2 [25]),
        .I2(\mem_reg[64]_2 [16]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [1]),
        .I4(\mem_reg[64]_2 [22]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0 [7]),
        .O(\recv_address[8]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_25__0 
       (.I0(\recv_address[8]_i_42__0_n_0 ),
        .I1(\mem_reg[64]_2 [15]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [3]),
        .I4(\mem_reg[64]_2 [26]),
        .I5(\recv_address[8]_i_43__0_n_0 ),
        .O(\recv_address[8]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \recv_address[8]_i_26__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [1]),
        .I1(\mem_reg[64]_2 [16]),
        .I2(\mem_reg[64]_2 [24]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [7]),
        .I5(\mem_reg[64]_2 [30]),
        .O(\recv_address[8]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_27__0 
       (.I0(\recv_address[8]_i_44__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ),
        .I2(\mem_reg[64]_2 [20]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [5]),
        .I4(\mem_reg[64]_2 [21]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [6]),
        .O(\recv_address[8]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_28__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [2]),
        .I1(\mem_reg[64]_2 [25]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [1]),
        .I3(\mem_reg[64]_2 [24]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [3]),
        .I5(\mem_reg[64]_2 [26]),
        .O(\recv_address[8]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_29__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [4]),
        .I1(\mem_reg[64]_2 [27]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [4]),
        .I3(\mem_reg[64]_2 [19]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [0]),
        .I5(\mem_reg[64]_2 [23]),
        .O(\recv_address[8]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_30__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [7]),
        .I1(\mem_reg[64]_2 [22]),
        .I2(\mem_reg[64]_2 [18]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [3]),
        .I4(\mem_reg[64]_2 [29]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [6]),
        .O(\recv_address[8]_i_30__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_32__0 
       (.I0(\mem_reg[64]_2 [16]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [1]),
        .I2(\mem_reg[64]_2 [23]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [0]),
        .I4(\recv_address[8]_i_45__0_n_0 ),
        .O(\recv_address_reg[8]_3 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_33__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [4]),
        .I1(\mem_reg[64]_2 [27]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [1]),
        .I3(\mem_reg[64]_2 [16]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [0]),
        .I5(\mem_reg[64]_2 [23]),
        .O(\recv_address[8]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_36__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [3]),
        .I1(\mem_reg[64]_2 [26]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [5]),
        .I3(\mem_reg[64]_2 [28]),
        .I4(\recv_address_reg[7]_1 [2]),
        .I5(\mem_reg[64]_2 [18]),
        .O(\recv_address[8]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_37__0 
       (.I0(\recv_address_reg[7]_2 [3]),
        .I1(\mem_reg[64]_2 [30]),
        .I2(\recv_address_reg[7]_2 [0]),
        .I3(\mem_reg[64]_2 [23]),
        .O(\recv_address[8]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_38__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0 [4]),
        .I1(\mem_reg[64]_2 [19]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0 [2]),
        .I3(\mem_reg[64]_2 [25]),
        .I4(\mem_reg[64]_2 [27]),
        .I5(\recv_address_reg[7]_2 [1]),
        .O(\recv_address[8]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \recv_address[8]_i_3__0 
       (.I0(\mem_reg[42] ),
        .I1(\mem_reg[53] ),
        .I2(\recv_address[8]_i_9__0_n_0 ),
        .I3(\recv_address[8]_i_10__0_n_0 ),
        .I4(\recv_address[8]_i_11__0_n_0 ),
        .I5(\recv_address[8]_i_12__0_n_0 ),
        .O(\recv_address[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_41__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0 [5]),
        .I1(\mem_reg[64]_2 [28]),
        .I2(\mem_reg[64]_2 [17]),
        .I3(\recv_address_reg[8]_2 [1]),
        .I4(\mem_reg[64]_2 [23]),
        .I5(Q[0]),
        .O(\recv_address_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_42__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [7]),
        .I1(\mem_reg[64]_2 [30]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [5]),
        .I3(\mem_reg[64]_2 [28]),
        .O(\recv_address[8]_i_42__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_43__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [5]),
        .I1(\mem_reg[64]_2 [28]),
        .I2(\mem_reg[64]_2 [23]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [0]),
        .I4(\recv_address[8]_i_46_n_0 ),
        .O(\recv_address[8]_i_43__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_44__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [5]),
        .I1(\mem_reg[64]_2 [20]),
        .I2(\mem_reg[64]_2 [17]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [2]),
        .I4(\mem_reg[64]_2 [27]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0 [4]),
        .O(\recv_address[8]_i_44__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_45__0 
       (.I0(\recv_address_reg[8]_4 [0]),
        .I1(\mem_reg[64]_2 [17]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [3]),
        .I3(\mem_reg[64]_2 [18]),
        .O(\recv_address[8]_i_45__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_46 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [0]),
        .I1(\mem_reg[64]_2 [15]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0 [1]),
        .I3(\mem_reg[64]_2 [16]),
        .O(\recv_address[8]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \recv_address[8]_i_5__0 
       (.I0(\recv_address[8]_i_19__0_n_0 ),
        .I1(\recv_address[8]_i_20__0_n_0 ),
        .I2(\recv_address[8]_i_21__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 ),
        .I5(\recv_address[8]_i_24__0_n_0 ),
        .O(\recv_address[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \recv_address[8]_i_6__0 
       (.I0(\recv_address[8]_i_25__0_n_0 ),
        .I1(\recv_address[8]_i_26__0_n_0 ),
        .I2(\recv_address[8]_i_27__0_n_0 ),
        .I3(\recv_address[8]_i_28__0_n_0 ),
        .I4(\recv_address[8]_i_29__0_n_0 ),
        .I5(\recv_address[8]_i_30__0_n_0 ),
        .O(\recv_address[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_9__0 
       (.I0(\recv_address[8]_i_33__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0 [6]),
        .I3(\mem_reg[64]_2 [29]),
        .I4(\mem_reg[64]_2 [22]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0 [7]),
        .O(\recv_address[8]_i_9__0_n_0 ));
  FDCE \recv_address_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [31]),
        .Q(RAM_reg_0[0]));
  FDCE \recv_address_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [32]),
        .Q(RAM_reg_0[1]));
  FDCE \recv_address_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [33]),
        .Q(RAM_reg_0[2]));
  FDCE \recv_address_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [34]),
        .Q(RAM_reg_0[3]));
  FDCE \recv_address_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [35]),
        .Q(RAM_reg_0[4]));
  FDCE \recv_address_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [36]),
        .Q(RAM_reg_0[5]));
  FDCE \recv_address_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [37]),
        .Q(RAM_reg_0[6]));
  FDCE \recv_address_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(channel_nr[0]),
        .Q(RAM_reg_0[7]));
  FDCE \recv_address_reg[8] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_address[8]_i_1__0_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\recv_address_reg[8]_0 ),
        .Q(RAM_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    recv_buffer_write_i_1__0
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .O(recv_buffer_write_i_1__0_n_0));
  FDCE recv_buffer_write_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(recv_buffer_write_i_1__0_n_0),
        .Q(WEA));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[0][0]_i_1__0 
       (.I0(\mem_reg[64]_2 [8]),
        .I1(\recv_counter_reg[0]__0__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[0][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[0][1]_i_1__0 
       (.I0(\mem_reg[64]_2 [9]),
        .I1(\recv_counter_reg[0]__0__0 [0]),
        .I2(\recv_counter_reg[0]__0__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[0][1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[0][2]_i_1__0 
       (.I0(\recv_counter_reg[0]__0__0 [2]),
        .I1(\recv_counter_reg[0]__0__0 [1]),
        .I2(\recv_counter_reg[0]__0__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [10]),
        .O(\recv_counter[0][2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[0][3]_i_1__0 
       (.I0(\recv_counter_reg[0]__0__0 [3]),
        .I1(\recv_counter_reg[0]__0__0 [2]),
        .I2(\recv_counter_reg[0]__0__0 [0]),
        .I3(\recv_counter_reg[0]__0__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [11]),
        .O(\recv_counter[0][3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[0][4]_i_1__0 
       (.I0(\recv_counter_reg[0]__0__0 [4]),
        .I1(\recv_counter_reg[0]__0__0 [3]),
        .I2(\recv_counter[0][6]_i_4__0_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [12]),
        .O(\recv_counter[0][4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[0][5]_i_1__0 
       (.I0(\recv_counter_reg[0]__0__0 [5]),
        .I1(\recv_counter_reg[0]__0__0 [3]),
        .I2(\recv_counter_reg[0]__0__0 [4]),
        .I3(\recv_counter[0][6]_i_4__0_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [13]),
        .O(\recv_counter[0][5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010F010101010)) 
    \recv_counter[0][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__0_n_0 ),
        .I2(S_AXI_2_ARESETN),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .I5(\recv_counter[3][6]_i_4__0_n_0 ),
        .O(\recv_counter[0][6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[0][6]_i_2__0 
       (.I0(\recv_counter_reg[0]__0__0 [6]),
        .I1(\recv_counter[0][6]_i_3__0_n_0 ),
        .I2(\recv_counter[0][6]_i_4__0_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [14]),
        .O(\recv_counter[0][6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[0][6]_i_3__0 
       (.I0(\recv_counter_reg[0]__0__0 [5]),
        .I1(\recv_counter_reg[0]__0__0 [4]),
        .I2(\recv_counter_reg[0]__0__0 [3]),
        .O(\recv_counter[0][6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[0][6]_i_4__0 
       (.I0(\recv_counter_reg[0]__0__0 [1]),
        .I1(\recv_counter_reg[0]__0__0 [0]),
        .I2(\recv_counter_reg[0]__0__0 [2]),
        .O(\recv_counter[0][6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[1][0]_i_1__0 
       (.I0(\mem_reg[64]_2 [8]),
        .I1(\recv_counter_reg[1]__0__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[1][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[1][1]_i_1__0 
       (.I0(\mem_reg[64]_2 [9]),
        .I1(\recv_counter_reg[1]__0__0 [0]),
        .I2(\recv_counter_reg[1]__0__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[1][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[1][2]_i_1__0 
       (.I0(\recv_counter_reg[1]__0__0 [2]),
        .I1(\recv_counter_reg[1]__0__0 [1]),
        .I2(\recv_counter_reg[1]__0__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [10]),
        .O(\recv_counter[1][2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[1][3]_i_1__0 
       (.I0(\recv_counter_reg[1]__0__0 [3]),
        .I1(\recv_counter_reg[1]__0__0 [2]),
        .I2(\recv_counter_reg[1]__0__0 [0]),
        .I3(\recv_counter_reg[1]__0__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [11]),
        .O(\recv_counter[1][3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[1][4]_i_1__0 
       (.I0(\recv_counter_reg[1]__0__0 [4]),
        .I1(\recv_counter_reg[1]__0__0 [3]),
        .I2(\recv_counter[1][6]_i_5__0_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [12]),
        .O(\recv_counter[1][4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[1][5]_i_1__0 
       (.I0(\recv_counter_reg[1]__0__0 [5]),
        .I1(\recv_counter_reg[1]__0__0 [3]),
        .I2(\recv_counter_reg[1]__0__0 [4]),
        .I3(\recv_counter[1][6]_i_5__0_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [13]),
        .O(\recv_counter[1][5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2020F02020202020)) 
    \recv_counter[1][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__0_n_0 ),
        .I2(S_AXI_2_ARESETN),
        .I3(\recv_counter[3][6]_i_4__0_n_0 ),
        .I4(mem_address[1]),
        .I5(mem_address[0]),
        .O(\recv_counter[1][6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[1][6]_i_2__0 
       (.I0(\recv_counter_reg[1]__0__0 [6]),
        .I1(\recv_counter[1][6]_i_4__0_n_0 ),
        .I2(\recv_counter[1][6]_i_5__0_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [14]),
        .O(\recv_counter[1][6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \recv_counter[1][6]_i_3__0 
       (.I0(\recv_address_reg[8]_0 ),
        .I1(\mem_reg[64]_2 [39]),
        .I2(\mem_reg[64]_2 [38]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(write_R),
        .O(\recv_counter[1][6]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[1][6]_i_4__0 
       (.I0(\recv_counter_reg[1]__0__0 [5]),
        .I1(\recv_counter_reg[1]__0__0 [4]),
        .I2(\recv_counter_reg[1]__0__0 [3]),
        .O(\recv_counter[1][6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[1][6]_i_5__0 
       (.I0(\recv_counter_reg[1]__0__0 [1]),
        .I1(\recv_counter_reg[1]__0__0 [0]),
        .I2(\recv_counter_reg[1]__0__0 [2]),
        .O(\recv_counter[1][6]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[2][0]_i_1__0 
       (.I0(\mem_reg[64]_2 [8]),
        .I1(\recv_counter_reg[2]__0__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[2][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[2][1]_i_1__0 
       (.I0(\mem_reg[64]_2 [9]),
        .I1(\recv_counter_reg[2]__0__0 [0]),
        .I2(\recv_counter_reg[2]__0__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[2][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[2][2]_i_1__0 
       (.I0(\recv_counter_reg[2]__0__0 [2]),
        .I1(\recv_counter_reg[2]__0__0 [1]),
        .I2(\recv_counter_reg[2]__0__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [10]),
        .O(\recv_counter[2][2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[2][3]_i_1__0 
       (.I0(\recv_counter_reg[2]__0__0 [3]),
        .I1(\recv_counter_reg[2]__0__0 [2]),
        .I2(\recv_counter_reg[2]__0__0 [0]),
        .I3(\recv_counter_reg[2]__0__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [11]),
        .O(\recv_counter[2][3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[2][4]_i_1__0 
       (.I0(\recv_counter_reg[2]__0__0 [4]),
        .I1(\recv_counter_reg[2]__0__0 [3]),
        .I2(\recv_counter[2][6]_i_5__0_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [12]),
        .O(\recv_counter[2][4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \recv_counter[2][5]_i_1__0 
       (.I0(\recv_counter_reg[2]__0__0 [5]),
        .I1(\recv_counter_reg[2]__0__0 [4]),
        .I2(\recv_counter[2][6]_i_5__0_n_0 ),
        .I3(\recv_counter_reg[2]__0__0 [3]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [13]),
        .O(\recv_counter[2][5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h10F01010)) 
    \recv_counter[2][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(S_AXI_2_ARESETN),
        .I3(\recv_counter[2][6]_i_3__0_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .O(\recv_counter[2][6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[2][6]_i_2__0 
       (.I0(\recv_counter_reg[2]__0__0 [6]),
        .I1(\recv_counter[2][6]_i_4__0_n_0 ),
        .I2(\recv_counter[2][6]_i_5__0_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [14]),
        .O(\recv_counter[2][6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \recv_counter[2][6]_i_3__0 
       (.I0(write_R),
        .I1(mem_address[0]),
        .I2(mem_address[1]),
        .I3(\channel_status_reg[1][1]_0 ),
        .O(\recv_counter[2][6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[2][6]_i_4__0 
       (.I0(\recv_counter_reg[2]__0__0 [4]),
        .I1(\recv_counter_reg[2]__0__0 [5]),
        .I2(\recv_counter_reg[2]__0__0 [3]),
        .O(\recv_counter[2][6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[2][6]_i_5__0 
       (.I0(\recv_counter_reg[2]__0__0 [1]),
        .I1(\recv_counter_reg[2]__0__0 [0]),
        .I2(\recv_counter_reg[2]__0__0 [2]),
        .O(\recv_counter[2][6]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[3][0]_i_1__0 
       (.I0(\mem_reg[64]_2 [8]),
        .I1(\recv_counter_reg[3]__0__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[3][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[3][1]_i_1__0 
       (.I0(\mem_reg[64]_2 [9]),
        .I1(\recv_counter_reg[3]__0__0 [0]),
        .I2(\recv_counter_reg[3]__0__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[3][1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[3][2]_i_1__0 
       (.I0(\recv_counter_reg[3]__0__0 [2]),
        .I1(\recv_counter_reg[3]__0__0 [1]),
        .I2(\recv_counter_reg[3]__0__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [10]),
        .O(\recv_counter[3][2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[3][3]_i_1__0 
       (.I0(\recv_counter_reg[3]__0__0 [3]),
        .I1(\recv_counter_reg[3]__0__0 [2]),
        .I2(\recv_counter_reg[3]__0__0 [0]),
        .I3(\recv_counter_reg[3]__0__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [11]),
        .O(\recv_counter[3][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[3][4]_i_1__0 
       (.I0(\recv_counter_reg[3]__0__0 [4]),
        .I1(\recv_counter_reg[3]__0__0 [3]),
        .I2(\recv_counter[3][5]_i_2__0_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [12]),
        .O(\recv_counter[3][4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[3][5]_i_1__0 
       (.I0(\recv_counter_reg[3]__0__0 [5]),
        .I1(\recv_counter_reg[3]__0__0 [3]),
        .I2(\recv_counter_reg[3]__0__0 [4]),
        .I3(\recv_counter[3][5]_i_2__0_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [13]),
        .O(\recv_counter[3][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[3][5]_i_2__0 
       (.I0(\recv_counter_reg[3]__0__0 [1]),
        .I1(\recv_counter_reg[3]__0__0 [0]),
        .I2(\recv_counter_reg[3]__0__0 [2]),
        .O(\recv_counter[3][5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF020202020202020)) 
    \recv_counter[3][6]_i_1__0 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(S_AXI_2_ARESETN),
        .I3(\recv_counter[3][6]_i_4__0_n_0 ),
        .I4(mem_address[1]),
        .I5(mem_address[0]),
        .O(\recv_counter[3][6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[3][6]_i_2__0 
       (.I0(\recv_counter_reg[3]__0__0 [6]),
        .I1(\recv_counter_reg[3]__0__0 [5]),
        .I2(\recv_counter[3][6]_i_5__0_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [14]),
        .O(\recv_counter[3][6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \recv_counter[3][6]_i_4__0 
       (.I0(write_R),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[3][6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \recv_counter[3][6]_i_5__0 
       (.I0(\recv_counter_reg[3]__0__0 [2]),
        .I1(\recv_counter_reg[3]__0__0 [0]),
        .I2(\recv_counter_reg[3]__0__0 [1]),
        .I3(\recv_counter_reg[3]__0__0 [4]),
        .I4(\recv_counter_reg[3]__0__0 [3]),
        .O(\recv_counter[3][6]_i_5__0_n_0 ));
  FDRE \recv_counter_reg[0][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[0][6]_i_1__0_n_0 ),
        .D(\recv_counter[0][0]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[0]__0__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[0][6]_i_1__0_n_0 ),
        .D(\recv_counter[0][1]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[0]__0__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[0][6]_i_1__0_n_0 ),
        .D(\recv_counter[0][2]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[0]__0__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[0][6]_i_1__0_n_0 ),
        .D(\recv_counter[0][3]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[0]__0__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[0][6]_i_1__0_n_0 ),
        .D(\recv_counter[0][4]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[0]__0__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[0][6]_i_1__0_n_0 ),
        .D(\recv_counter[0][5]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[0]__0__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[0][6]_i_1__0_n_0 ),
        .D(\recv_counter[0][6]_i_2__0_n_0 ),
        .Q(\recv_counter_reg[0]__0__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[1][6]_i_1__0_n_0 ),
        .D(\recv_counter[1][0]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[1]__0__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[1][6]_i_1__0_n_0 ),
        .D(\recv_counter[1][1]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[1]__0__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[1][6]_i_1__0_n_0 ),
        .D(\recv_counter[1][2]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[1]__0__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[1][6]_i_1__0_n_0 ),
        .D(\recv_counter[1][3]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[1]__0__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[1][6]_i_1__0_n_0 ),
        .D(\recv_counter[1][4]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[1]__0__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[1][6]_i_1__0_n_0 ),
        .D(\recv_counter[1][5]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[1]__0__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[1][6]_i_1__0_n_0 ),
        .D(\recv_counter[1][6]_i_2__0_n_0 ),
        .Q(\recv_counter_reg[1]__0__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[2][6]_i_1__0_n_0 ),
        .D(\recv_counter[2][0]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[2]__0__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[2][6]_i_1__0_n_0 ),
        .D(\recv_counter[2][1]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[2]__0__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[2][6]_i_1__0_n_0 ),
        .D(\recv_counter[2][2]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[2]__0__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[2][6]_i_1__0_n_0 ),
        .D(\recv_counter[2][3]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[2]__0__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[2][6]_i_1__0_n_0 ),
        .D(\recv_counter[2][4]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[2]__0__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[2][6]_i_1__0_n_0 ),
        .D(\recv_counter[2][5]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[2]__0__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[2][6]_i_1__0_n_0 ),
        .D(\recv_counter[2][6]_i_2__0_n_0 ),
        .Q(\recv_counter_reg[2]__0__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][0] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[3][6]_i_1__0_n_0 ),
        .D(\recv_counter[3][0]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[3]__0__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][1] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[3][6]_i_1__0_n_0 ),
        .D(\recv_counter[3][1]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[3]__0__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][2] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[3][6]_i_1__0_n_0 ),
        .D(\recv_counter[3][2]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[3]__0__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][3] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[3][6]_i_1__0_n_0 ),
        .D(\recv_counter[3][3]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[3]__0__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][4] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[3][6]_i_1__0_n_0 ),
        .D(\recv_counter[3][4]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[3]__0__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][5] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[3][6]_i_1__0_n_0 ),
        .D(\recv_counter[3][5]_i_1__0_n_0 ),
        .Q(\recv_counter_reg[3]__0__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][6] 
       (.C(S_AXI_2_ACLK),
        .CE(\recv_counter[3][6]_i_1__0_n_0 ),
        .D(\recv_counter[3][6]_i_2__0_n_0 ),
        .Q(\recv_counter_reg[3]__0__0 [6]),
        .R(1'b0));
  FDCE \recv_state_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_0 ),
        .Q(\channel_status_reg[1][1]_0 ));
  FDCE \recv_state_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64] ),
        .Q(recv_buffer_write_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_10__0 
       (.I0(\msg_length_reg_reg[7]__0__0 [0]),
        .I1(\msg_length_reg_reg[6]__0__0 [0]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[5]__0__0 [0]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[4]__0__0 [0]),
        .O(\rni_readdata_delayed[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_11__0 
       (.I0(\msg_length_reg_reg[3]__0__0 [0]),
        .I1(\msg_length_reg_reg[2]__0__0 [0]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[1]__0__0 [0]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[0]__0__0 [0]),
        .O(\rni_readdata_delayed[0]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \rni_readdata_delayed[0]_i_12__0 
       (.I0(\channel_status_reg[5]__0__0 [1]),
        .I1(\channel_status_reg[5]__0__0 [0]),
        .I2(RAM_reg[0]),
        .I3(\channel_status_reg[4]__0__0 [1]),
        .I4(\channel_status_reg[4]__0__0 [0]),
        .O(\rni_readdata_delayed[0]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \rni_readdata_delayed[0]_i_13__0 
       (.I0(\channel_status_reg[7]__0__0 [1]),
        .I1(\channel_status_reg[7]__0__0 [0]),
        .I2(RAM_reg[0]),
        .I3(\channel_status_reg[6]__0__0 [1]),
        .I4(\channel_status_reg[6]__0__0 [0]),
        .O(\rni_readdata_delayed[0]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \rni_readdata_delayed[0]_i_14__0 
       (.I0(\channel_status_reg[1]__0__0 [1]),
        .I1(\channel_status_reg[1]__0__0 [0]),
        .I2(RAM_reg[0]),
        .I3(\channel_status_reg[0]__0__0 [1]),
        .I4(\channel_status_reg[0]__0__0 [0]),
        .O(\rni_readdata_delayed[0]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \rni_readdata_delayed[0]_i_15__0 
       (.I0(\channel_status_reg[3]__0__0 [1]),
        .I1(\channel_status_reg[3]__0__0 [0]),
        .I2(RAM_reg[0]),
        .I3(\channel_status_reg[2]__0__0 [1]),
        .I4(\channel_status_reg[2]__0__0 [0]),
        .O(\rni_readdata_delayed[0]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[0]_i_1__0 
       (.I0(\rni_readdata_delayed_reg[0]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB833B800B833B833)) 
    \rni_readdata_delayed[0]_i_3__0 
       (.I0(clock_tick_reg[0]),
        .I1(slave_address[1]),
        .I2(\rni_readdata_delayed[0]_i_5__0_n_0 ),
        .I3(axi_awready_reg_0),
        .I4(out[1]),
        .I5(\rni_readdata_delayed[0]_i_7_n_0 ),
        .O(\rni_readdata_delayed[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_4__0 
       (.I0(\rni_readdata_delayed_reg[0]_i_8__0_n_0 ),
        .I1(\rni_readdata_delayed_reg[0]_i_9__0_n_0 ),
        .I2(RAM_reg[2]),
        .I3(\rni_readdata_delayed[0]_i_10__0_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__0_n_0 ),
        .I5(\rni_readdata_delayed[0]_i_11__0_n_0 ),
        .O(\rni_readdata_delayed[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rni_readdata_delayed[0]_i_5__0 
       (.I0(synchronize_flag),
        .I1(RAM_reg[0]),
        .I2(\interrupt_reg_reg_n_0_[0] ),
        .O(\rni_readdata_delayed[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rni_readdata_delayed[0]_i_7 
       (.I0(out[0]),
        .I1(out[2]),
        .O(\rni_readdata_delayed[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[10]_i_1__0 
       (.I0(\rni_readdata_delayed[10]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[10]_i_2__0 
       (.I0(clock_tick_reg[10]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[11]_i_1__0 
       (.I0(\rni_readdata_delayed[11]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[11]_i_2__0 
       (.I0(clock_tick_reg[11]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[12]_i_1__0 
       (.I0(\rni_readdata_delayed[12]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[12]_i_2__0 
       (.I0(clock_tick_reg[12]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[13]_i_1__0 
       (.I0(\rni_readdata_delayed[13]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[13]_i_2__0 
       (.I0(clock_tick_reg[13]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[13]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[14]_i_1__0 
       (.I0(\rni_readdata_delayed[14]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[14]_i_2__0 
       (.I0(clock_tick_reg[14]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[15]_i_1__0 
       (.I0(\rni_readdata_delayed[15]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[15]_i_2__0 
       (.I0(clock_tick_reg[15]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[16]_i_1__0 
       (.I0(\rni_readdata_delayed[16]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[16]_i_2__0 
       (.I0(clock_tick_reg[16]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[16]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[17]_i_1__0 
       (.I0(\rni_readdata_delayed[17]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[17]_i_2__0 
       (.I0(clock_tick_reg[17]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[17]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[18]_i_1__0 
       (.I0(\rni_readdata_delayed[18]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[18]_i_2__0 
       (.I0(clock_tick_reg[18]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[18]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[19]_i_1__0 
       (.I0(\rni_readdata_delayed[19]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[19]_i_2__0 
       (.I0(clock_tick_reg[19]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[19]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[1]_i_1__0 
       (.I0(\rni_readdata_delayed_reg[1]_i_2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFCFC)) 
    \rni_readdata_delayed[1]_i_3__0 
       (.I0(S_AXI_2_ARADDR[7]),
        .I1(S_AXI_2_AWADDR[7]),
        .I2(S_AXI_2_AWADDR[5]),
        .I3(S_AXI_2_ARADDR[5]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I5(RAM_reg[2]),
        .O(\rni_readdata_delayed_reg[0] ));
  LUT5 #(
    .INIT(32'hF0F800F8)) 
    \rni_readdata_delayed[1]_i_4__0 
       (.I0(\interrupt_reg_reg_n_0_[1] ),
        .I1(slave_address[0]),
        .I2(slave_address[1]),
        .I3(RAM_reg[0]),
        .I4(clock_tick_reg[1]),
        .O(\rni_readdata_delayed[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \rni_readdata_delayed[1]_i_5__0 
       (.I0(\rni_readdata_delayed[1]_i_6_n_0 ),
        .I1(\rni_readdata_delayed[6]_i_5__0_n_0 ),
        .I2(\rni_readdata_delayed[1]_i_7_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_ARADDR[6]),
        .I5(S_AXI_2_AWADDR[6]),
        .O(\rni_readdata_delayed[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[1]_i_6 
       (.I0(\msg_length_reg_reg[3]__0__0 [1]),
        .I1(\msg_length_reg_reg[2]__0__0 [1]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[1]__0__0 [1]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[0]__0__0 [1]),
        .O(\rni_readdata_delayed[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[1]_i_7 
       (.I0(\msg_length_reg_reg[7]__0__0 [1]),
        .I1(\msg_length_reg_reg[6]__0__0 [1]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[5]__0__0 [1]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[4]__0__0 [1]),
        .O(\rni_readdata_delayed[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[20]_i_1__0 
       (.I0(\rni_readdata_delayed[20]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[20]_i_2__0 
       (.I0(clock_tick_reg[20]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[20]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[21]_i_1__0 
       (.I0(\rni_readdata_delayed[21]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[21]_i_2__0 
       (.I0(clock_tick_reg[21]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[21]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[22]_i_1__0 
       (.I0(\rni_readdata_delayed[22]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[22]_i_2__0 
       (.I0(clock_tick_reg[22]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[22]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[23]_i_1__0 
       (.I0(\rni_readdata_delayed[23]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[23]_i_2__0 
       (.I0(clock_tick_reg[23]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[23]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[24]_i_1__0 
       (.I0(\rni_readdata_delayed[24]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[24]_i_2__0 
       (.I0(clock_tick_reg[24]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[24]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[25]_i_1__0 
       (.I0(\rni_readdata_delayed[25]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[25]_i_2__0 
       (.I0(clock_tick_reg[25]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[25]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[26]_i_1__0 
       (.I0(\rni_readdata_delayed[26]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[26]_i_2__0 
       (.I0(clock_tick_reg[26]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[26]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[27]_i_1__0 
       (.I0(\rni_readdata_delayed[27]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[27]_i_2__0 
       (.I0(clock_tick_reg[27]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[27]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[28]_i_1__0 
       (.I0(\rni_readdata_delayed[28]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[28]_i_2__0 
       (.I0(clock_tick_reg[28]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[28]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[29]_i_1__0 
       (.I0(\rni_readdata_delayed[29]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[29]_i_2__0 
       (.I0(clock_tick_reg[29]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[29]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[2]_i_1__0 
       (.I0(\rni_readdata_delayed[2]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rni_readdata_delayed[2]_i_2__0 
       (.I0(axi_awready_reg_2),
        .I1(\rni_readdata_delayed[2]_i_3__0_n_0 ),
        .I2(\rni_readdata_delayed[6]_i_5__0_n_0 ),
        .I3(\rni_readdata_delayed[2]_i_4__0_n_0 ),
        .I4(\rni_readdata_delayed[2]_i_5__0_n_0 ),
        .O(\rni_readdata_delayed[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[2]_i_3__0 
       (.I0(\msg_length_reg_reg[7]__0__0 [2]),
        .I1(\msg_length_reg_reg[6]__0__0 [2]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[5]__0__0 [2]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[4]__0__0 [2]),
        .O(\rni_readdata_delayed[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[2]_i_4__0 
       (.I0(\msg_length_reg_reg[3]__0__0 [2]),
        .I1(\msg_length_reg_reg[2]__0__0 [2]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[1]__0__0 [2]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[0]__0__0 [2]),
        .O(\rni_readdata_delayed[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000800000008)) 
    \rni_readdata_delayed[2]_i_5__0 
       (.I0(slave_address[0]),
        .I1(\interrupt_reg_reg_n_0_[2] ),
        .I2(\rni_readdata_delayed_reg[0] ),
        .I3(slave_address[1]),
        .I4(RAM_reg[0]),
        .I5(clock_tick_reg[2]),
        .O(\rni_readdata_delayed[2]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[30]_i_1__0 
       (.I0(\rni_readdata_delayed[30]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[30]_i_2__0 
       (.I0(clock_tick_reg[30]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[30]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[31]_i_1__0 
       (.I0(\rni_readdata_delayed[31]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[31]_i_2__0 
       (.I0(clock_tick_reg[31]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[3]_i_1__0 
       (.I0(\rni_readdata_delayed[3]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rni_readdata_delayed[3]_i_2__0 
       (.I0(axi_awready_reg_2),
        .I1(\rni_readdata_delayed[3]_i_3__0_n_0 ),
        .I2(\rni_readdata_delayed[6]_i_5__0_n_0 ),
        .I3(\rni_readdata_delayed[3]_i_4__0_n_0 ),
        .I4(\rni_readdata_delayed[3]_i_5__0_n_0 ),
        .O(\rni_readdata_delayed[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[3]_i_3__0 
       (.I0(\msg_length_reg_reg[7]__0__0 [3]),
        .I1(\msg_length_reg_reg[6]__0__0 [3]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[5]__0__0 [3]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[4]__0__0 [3]),
        .O(\rni_readdata_delayed[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[3]_i_4__0 
       (.I0(\msg_length_reg_reg[3]__0__0 [3]),
        .I1(\msg_length_reg_reg[2]__0__0 [3]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[1]__0__0 [3]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[0]__0__0 [3]),
        .O(\rni_readdata_delayed[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000800000008)) 
    \rni_readdata_delayed[3]_i_5__0 
       (.I0(slave_address[0]),
        .I1(\interrupt_reg_reg_n_0_[3] ),
        .I2(\rni_readdata_delayed_reg[0] ),
        .I3(slave_address[1]),
        .I4(RAM_reg[0]),
        .I5(clock_tick_reg[3]),
        .O(\rni_readdata_delayed[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[4]_i_1__0 
       (.I0(\rni_readdata_delayed[4]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[4]_i_2__0 
       (.I0(axi_awready_reg_1),
        .I1(clock_tick_reg[4]),
        .I2(axi_awready_reg_2),
        .I3(\rni_readdata_delayed[4]_i_3__0_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__0_n_0 ),
        .I5(\rni_readdata_delayed[4]_i_4__0_n_0 ),
        .O(\rni_readdata_delayed[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[4]_i_3__0 
       (.I0(\msg_length_reg_reg[7]__0__0 [4]),
        .I1(\msg_length_reg_reg[6]__0__0 [4]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[5]__0__0 [4]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[4]__0__0 [4]),
        .O(\rni_readdata_delayed[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[4]_i_4__0 
       (.I0(\msg_length_reg_reg[3]__0__0 [4]),
        .I1(\msg_length_reg_reg[2]__0__0 [4]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[1]__0__0 [4]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[0]__0__0 [4]),
        .O(\rni_readdata_delayed[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[5]_i_1__0 
       (.I0(\rni_readdata_delayed[5]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \rni_readdata_delayed[5]_i_2__0 
       (.I0(axi_awready_reg_1),
        .I1(clock_tick_reg[5]),
        .I2(axi_awready_reg_2),
        .I3(\rni_readdata_delayed[5]_i_3__0_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__0_n_0 ),
        .I5(\rni_readdata_delayed[5]_i_4__0_n_0 ),
        .O(\rni_readdata_delayed[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[5]_i_3__0 
       (.I0(\msg_length_reg_reg[3]__0__0 [5]),
        .I1(\msg_length_reg_reg[2]__0__0 [5]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[1]__0__0 [5]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[0]__0__0 [5]),
        .O(\rni_readdata_delayed[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[5]_i_4__0 
       (.I0(\msg_length_reg_reg[7]__0__0 [5]),
        .I1(\msg_length_reg_reg[6]__0__0 [5]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[5]__0__0 [5]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[4]__0__0 [5]),
        .O(\rni_readdata_delayed[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[6]_i_1__0 
       (.I0(\rni_readdata_delayed[6]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[6]_i_2__0 
       (.I0(axi_awready_reg_1),
        .I1(clock_tick_reg[6]),
        .I2(axi_awready_reg_2),
        .I3(\rni_readdata_delayed[6]_i_4__0_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__0_n_0 ),
        .I5(\rni_readdata_delayed[6]_i_6__0_n_0 ),
        .O(\rni_readdata_delayed[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_4__0 
       (.I0(\msg_length_reg_reg[7]__0__0 [6]),
        .I1(\msg_length_reg_reg[6]__0__0 [6]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[5]__0__0 [6]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[4]__0__0 [6]),
        .O(\rni_readdata_delayed[6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h27D8)) 
    \rni_readdata_delayed[6]_i_5__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I1(S_AXI_2_ARADDR[2]),
        .I2(S_AXI_2_AWADDR[2]),
        .I3(\rni_readdata_delayed[6]_i_7__0_n_0 ),
        .O(\rni_readdata_delayed[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_6__0 
       (.I0(\msg_length_reg_reg[3]__0__0 [6]),
        .I1(\msg_length_reg_reg[2]__0__0 [6]),
        .I2(slave_address[0]),
        .I3(\msg_length_reg_reg[1]__0__0 [6]),
        .I4(RAM_reg[0]),
        .I5(\msg_length_reg_reg[0]__0__0 [6]),
        .O(\rni_readdata_delayed[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_7__0 
       (.I0(toggle_address_cpu_side[3]),
        .I1(toggle_address_cpu_side[2]),
        .I2(slave_address[0]),
        .I3(toggle_address_cpu_side[1]),
        .I4(RAM_reg[0]),
        .I5(toggle_address_cpu_side[0]),
        .O(\rni_readdata_delayed[6]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[7]_i_1__0 
       (.I0(\rni_readdata_delayed[7]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[7]_i_2__0 
       (.I0(clock_tick_reg[7]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[8]_i_1__0 
       (.I0(\rni_readdata_delayed[8]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[8]_i_2__0 
       (.I0(clock_tick_reg[8]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[9]_i_1__0 
       (.I0(\rni_readdata_delayed[9]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[9]_i_2__0 
       (.I0(clock_tick_reg[9]),
        .I1(axi_awready_reg_1),
        .O(\rni_readdata_delayed[9]_i_2__0_n_0 ));
  MUXF7 \rni_readdata_delayed_reg[0]_i_2__0 
       (.I0(\rni_readdata_delayed[0]_i_3__0_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_4__0_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_2__0_n_0 ),
        .S(\rni_readdata_delayed_reg[0] ));
  MUXF7 \rni_readdata_delayed_reg[0]_i_8__0 
       (.I0(\rni_readdata_delayed[0]_i_12__0_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_13__0_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_8__0_n_0 ),
        .S(slave_address[0]));
  MUXF7 \rni_readdata_delayed_reg[0]_i_9__0 
       (.I0(\rni_readdata_delayed[0]_i_14__0_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_15__0_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_9__0_n_0 ),
        .S(slave_address[0]));
  MUXF7 \rni_readdata_delayed_reg[1]_i_2 
       (.I0(\rni_readdata_delayed[1]_i_4__0_n_0 ),
        .I1(\rni_readdata_delayed[1]_i_5__0_n_0 ),
        .O(\rni_readdata_delayed_reg[1]_i_2_n_0 ),
        .S(\rni_readdata_delayed_reg[0] ));
  FDRE send_clock_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state_reg[2]_0 ),
        .Q(\send_counter_reg[0]_0 ),
        .R(\global_clock_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h001D)) 
    \send_counter[0]_i_1__0 
       (.I0(\Flit_id[2]_i_4__0_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[0]),
        .I3(out[2]),
        .O(\send_counter[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \send_counter[1]_i_1__0 
       (.I0(\Flit_id[2]_i_3__0_n_0 ),
        .I1(\Flit_id[2]_i_4__0_n_0 ),
        .I2(out[1]),
        .I3(send_buffer_address[1]),
        .I4(send_buffer_address[0]),
        .I5(out[2]),
        .O(\send_counter[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E22E)) 
    \send_counter[2]_i_1__0 
       (.I0(\send_counter[2]_i_2__0_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[2]),
        .I3(send_buffer_address[0]),
        .I4(send_buffer_address[1]),
        .I5(out[2]),
        .O(\send_counter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \send_counter[2]_i_2__0 
       (.I0(\Flit_id[2]_i_3__0_n_0 ),
        .I1(\Flit_id[2]_i_4__0_n_0 ),
        .I2(\Flit_id[2]_i_5__0_n_0 ),
        .O(\send_counter[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \send_counter[3]_i_1__0 
       (.I0(\send_counter[3]_i_2__0_n_0 ),
        .I1(\send_counter[3]_i_3__0_n_0 ),
        .I2(out[1]),
        .I3(send_buffer_address[3]),
        .I4(\send_counter[3]_i_4__0_n_0 ),
        .I5(out[2]),
        .O(\send_counter[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[3]_i_2__0 
       (.I0(\Flit_id[2]_i_5__0_n_0 ),
        .I1(\Flit_id[2]_i_4__0_n_0 ),
        .I2(\Flit_id[2]_i_3__0_n_0 ),
        .O(\send_counter[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \send_counter[3]_i_3__0 
       (.I0(\command_queue_mem_reg_n_0_[3][3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][3] ),
        .I4(\command_queue_mem_reg_n_0_[1][3] ),
        .I5(\command_queue_mem_reg_n_0_[2][3] ),
        .O(\send_counter[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[3]_i_4__0 
       (.I0(send_buffer_address[1]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[2]),
        .O(\send_counter[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \send_counter[4]_i_1__0 
       (.I0(\send_counter[4]_i_2__0_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[4]),
        .I3(\send_counter[4]_i_3__0_n_0 ),
        .I4(out[2]),
        .O(\send_counter[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \send_counter[4]_i_2__0 
       (.I0(\outport[12]_i_3__0_n_0 ),
        .I1(\Flit_id[2]_i_5__0_n_0 ),
        .I2(\Flit_id[2]_i_4__0_n_0 ),
        .I3(\Flit_id[2]_i_3__0_n_0 ),
        .I4(\send_counter[3]_i_3__0_n_0 ),
        .O(\send_counter[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_counter[4]_i_3__0 
       (.I0(send_buffer_address[2]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[1]),
        .I3(send_buffer_address[3]),
        .O(\send_counter[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \send_counter[5]_i_1__0 
       (.I0(\send_counter[5]_i_2__0_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[5]),
        .I3(\send_counter[6]_i_4__0_n_0 ),
        .I4(out[2]),
        .O(\send_counter[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \send_counter[5]_i_2__0 
       (.I0(\outport[13]_i_2__0_n_0 ),
        .I1(\outport[12]_i_3__0_n_0 ),
        .I2(\send_counter[3]_i_3__0_n_0 ),
        .I3(\Flit_id[2]_i_3__0_n_0 ),
        .I4(\Flit_id[2]_i_4__0_n_0 ),
        .I5(\Flit_id[2]_i_5__0_n_0 ),
        .O(\send_counter[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010111011101110)) 
    \send_counter[6]_i_1__0 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(MSG_type14_out),
        .I3(out[1]),
        .I4(\send_counter_reg[0]_0 ),
        .I5(\send_counter_reg[0]_1 ),
        .O(\send_counter[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E22E)) 
    \send_counter[6]_i_2__0 
       (.I0(\send_counter[6]_i_3__0_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[6]),
        .I3(\send_counter[6]_i_4__0_n_0 ),
        .I4(send_buffer_address[5]),
        .I5(out[2]),
        .O(\send_counter[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \send_counter[6]_i_3__0 
       (.I0(\Flit_id[6]_i_5__0_n_0 ),
        .I1(\outport[13]_i_2__0_n_0 ),
        .I2(\send_counter[3]_i_2__0_n_0 ),
        .I3(\send_counter[3]_i_3__0_n_0 ),
        .I4(\outport[12]_i_3__0_n_0 ),
        .O(\send_counter[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \send_counter[6]_i_4__0 
       (.I0(send_buffer_address[3]),
        .I1(send_buffer_address[1]),
        .I2(send_buffer_address[0]),
        .I3(send_buffer_address[2]),
        .I4(send_buffer_address[4]),
        .O(\send_counter[6]_i_4__0_n_0 ));
  FDRE \send_counter_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_counter[6]_i_1__0_n_0 ),
        .D(\send_counter[0]_i_1__0_n_0 ),
        .Q(send_buffer_address[0]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_counter[6]_i_1__0_n_0 ),
        .D(\send_counter[1]_i_1__0_n_0 ),
        .Q(send_buffer_address[1]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_counter[6]_i_1__0_n_0 ),
        .D(\send_counter[2]_i_1__0_n_0 ),
        .Q(send_buffer_address[2]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_counter[6]_i_1__0_n_0 ),
        .D(\send_counter[3]_i_1__0_n_0 ),
        .Q(send_buffer_address[3]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_counter[6]_i_1__0_n_0 ),
        .D(\send_counter[4]_i_1__0_n_0 ),
        .Q(send_buffer_address[4]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_counter[6]_i_1__0_n_0 ),
        .D(\send_counter[5]_i_1__0_n_0 ),
        .Q(send_buffer_address[5]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(\send_counter[6]_i_1__0_n_0 ),
        .D(\send_counter[6]_i_2__0_n_0 ),
        .Q(send_buffer_address[6]),
        .R(\global_clock_reg[0]_0 ));
  FDRE slave_irq_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(\heartbeat_generator.GlobalSync_retimed_reg ),
        .Q(NoC_Irq_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \src_buffer[0]_i_1__0 
       (.I0(\src_buffer[0]_i_2__0_n_0 ),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .O(active_send_channel[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \src_buffer[0]_i_2__0 
       (.I0(\dest_pid[7]_i_8__0_n_0 ),
        .I1(\dest_pid[7]_i_7__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][Enable]__0 ),
        .O(\src_buffer[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \src_buffer[1]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(MSG_type14_out),
        .I3(out[1]),
        .O(\src_buffer[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \src_buffer[1]_i_2__0 
       (.I0(\dest_pid[7]_i_4__0_n_0 ),
        .I1(\dest_pid[7]_i_5__0_n_0 ),
        .O(active_send_channel[1]));
  FDRE \src_buffer_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\src_buffer[1]_i_1__0_n_0 ),
        .D(active_send_channel[0]),
        .Q(send_buffer_address[7]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \src_buffer_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\src_buffer[1]_i_1__0_n_0 ),
        .D(active_send_channel[1]),
        .Q(send_buffer_address[8]),
        .R(\global_clock_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[0]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [0]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [0]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\src_pid[0]_i_2__0_n_0 ),
        .O(\src_pid[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[0]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [0]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [0]),
        .O(\src_pid[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[1]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [1]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [1]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\src_pid[1]_i_2__0_n_0 ),
        .O(\src_pid[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[1]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [1]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [1]),
        .O(\src_pid[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[2]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [2]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [2]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\src_pid[2]_i_2__0_n_0 ),
        .O(\src_pid[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[2]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [2]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [2]),
        .O(\src_pid[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[3]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [3]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [3]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\src_pid[3]_i_2__0_n_0 ),
        .O(\src_pid[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[3]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [3]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [3]),
        .O(\src_pid[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[4]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [4]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [4]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\src_pid[4]_i_2__0_n_0 ),
        .O(\src_pid[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[4]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [4]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [4]),
        .O(\src_pid[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[5]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [5]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [5]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\src_pid[5]_i_2__0_n_0 ),
        .O(\src_pid[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[5]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [5]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [5]),
        .O(\src_pid[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[6]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [6]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [6]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\src_pid[6]_i_2__0_n_0 ),
        .O(\src_pid[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[6]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [6]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [6]),
        .O(\src_pid[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[7]_i_1__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0__0 [7]),
        .I1(\dest_pid[7]_i_4__0_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0__0 [7]),
        .I3(\dest_pid[7]_i_5__0_n_0 ),
        .I4(\src_pid[7]_i_2__0_n_0 ),
        .O(\src_pid[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[7]_i_2__0 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0__0 [7]),
        .I1(\dest_pid[7]_i_9__0_n_0 ),
        .I2(\src_buffer[0]_i_2__0_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0__0 [7]),
        .O(\src_pid[7]_i_2__0_n_0 ));
  FDRE \src_pid_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\src_pid[0]_i_1__0_n_0 ),
        .Q(\src_pid_reg_n_0_[0] ),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \src_pid_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\src_pid[1]_i_1__0_n_0 ),
        .Q(\src_pid_reg_n_0_[1] ),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \src_pid_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\src_pid[2]_i_1__0_n_0 ),
        .Q(\src_pid_reg_n_0_[2] ),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \src_pid_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\src_pid[3]_i_1__0_n_0 ),
        .Q(\src_pid_reg_n_0_[3] ),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \src_pid_reg[4] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\src_pid[4]_i_1__0_n_0 ),
        .Q(\src_pid_reg_n_0_[4] ),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \src_pid_reg[5] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\src_pid[5]_i_1__0_n_0 ),
        .Q(\src_pid_reg_n_0_[5] ),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \src_pid_reg[6] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\src_pid[6]_i_1__0_n_0 ),
        .Q(\src_pid_reg_n_0_[6] ),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  FDRE \src_pid_reg[7] 
       (.C(S_AXI_2_ACLK),
        .CE(\dest_pid[7]_i_2__0_n_0 ),
        .D(\src_pid[7]_i_1__0_n_0 ),
        .Q(\src_pid_reg_n_0_[7] ),
        .R(\dest_pid[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_10__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_11__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_12__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_14__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_15__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_16__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_17__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_19__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_19__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_20__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_21__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_22__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_24__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_25__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_26__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_26__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_27__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_27__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_29__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hAFBBAFFFFFBBFFFF)) 
    synchronize_flag_i_2__0
       (.I0(command_queue_write_i_3__0_n_0),
        .I1(S_AXI_2_AWADDR[0]),
        .I2(S_AXI_2_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_2_AWADDR[1]),
        .I5(S_AXI_2_ARADDR[1]),
        .O(synchronize_flag_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_30__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_30__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_31__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_31__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_32__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_32__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_34__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_34__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_35__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_35__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_36__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_36__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_37__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_37__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_39__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_39__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_40__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_40__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_41__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_41__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_42__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_42__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_44__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_44__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    synchronize_flag_i_45__0
       (.I0(S_AXI_2_WDATA[31]),
        .I1(S_AXI_2_WDATA[30]),
        .O(synchronize_flag_i_45__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_46__0
       (.I0(S_AXI_2_WDATA[27]),
        .I1(S_AXI_2_WDATA[28]),
        .I2(S_AXI_2_WDATA[29]),
        .O(synchronize_flag_i_46__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_47__0
       (.I0(S_AXI_2_WDATA[24]),
        .I1(S_AXI_2_WDATA[25]),
        .I2(S_AXI_2_WDATA[26]),
        .O(synchronize_flag_i_47__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_49__0
       (.I0(S_AXI_2_WDATA[21]),
        .I1(S_AXI_2_WDATA[22]),
        .I2(S_AXI_2_WDATA[23]),
        .O(synchronize_flag_i_49__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_50__0
       (.I0(S_AXI_2_WDATA[18]),
        .I1(S_AXI_2_WDATA[19]),
        .I2(S_AXI_2_WDATA[20]),
        .O(synchronize_flag_i_50__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_51__0
       (.I0(S_AXI_2_WDATA[15]),
        .I1(S_AXI_2_WDATA[16]),
        .I2(S_AXI_2_WDATA[17]),
        .O(synchronize_flag_i_51__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_52__0
       (.I0(S_AXI_2_WDATA[12]),
        .I1(S_AXI_2_WDATA[13]),
        .I2(S_AXI_2_WDATA[14]),
        .O(synchronize_flag_i_52__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_53__0
       (.I0(S_AXI_2_WDATA[9]),
        .I1(S_AXI_2_WDATA[10]),
        .I2(S_AXI_2_WDATA[11]),
        .O(synchronize_flag_i_53__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_54__0
       (.I0(S_AXI_2_WDATA[6]),
        .I1(S_AXI_2_WDATA[7]),
        .I2(S_AXI_2_WDATA[8]),
        .O(synchronize_flag_i_54__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_55__0
       (.I0(S_AXI_2_WDATA[3]),
        .I1(S_AXI_2_WDATA[4]),
        .I2(S_AXI_2_WDATA[5]),
        .O(synchronize_flag_i_55__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_56__0
       (.I0(S_AXI_2_WDATA[2]),
        .I1(S_AXI_2_WDATA[0]),
        .I2(S_AXI_2_WDATA[1]),
        .O(synchronize_flag_i_56__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_5__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_6__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_7__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_9__0
       (.I0(S_AXI_2_WDATA[31]),
        .O(synchronize_flag_i_9__0_n_0));
  FDCE synchronize_flag_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(old_GlobalSync_reg_0),
        .Q(synchronize_flag));
  CARRY4 synchronize_flag_reg_i_13__0
       (.CI(synchronize_flag_reg_i_18__0_n_0),
        .CO({synchronize_flag_reg_i_13__0_n_0,synchronize_flag_reg_i_13__0_n_1,synchronize_flag_reg_i_13__0_n_2,synchronize_flag_reg_i_13__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_13__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_19__0_n_0,synchronize_flag_i_20__0_n_0,synchronize_flag_i_21__0_n_0,synchronize_flag_i_22__0_n_0}));
  CARRY4 synchronize_flag_reg_i_18__0
       (.CI(synchronize_flag_reg_i_23__0_n_0),
        .CO({synchronize_flag_reg_i_18__0_n_0,synchronize_flag_reg_i_18__0_n_1,synchronize_flag_reg_i_18__0_n_2,synchronize_flag_reg_i_18__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_18__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_24__0_n_0,synchronize_flag_i_25__0_n_0,synchronize_flag_i_26__0_n_0,synchronize_flag_i_27__0_n_0}));
  CARRY4 synchronize_flag_reg_i_23__0
       (.CI(synchronize_flag_reg_i_28__0_n_0),
        .CO({synchronize_flag_reg_i_23__0_n_0,synchronize_flag_reg_i_23__0_n_1,synchronize_flag_reg_i_23__0_n_2,synchronize_flag_reg_i_23__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_23__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_29__0_n_0,synchronize_flag_i_30__0_n_0,synchronize_flag_i_31__0_n_0,synchronize_flag_i_32__0_n_0}));
  CARRY4 synchronize_flag_reg_i_28__0
       (.CI(synchronize_flag_reg_i_33__0_n_0),
        .CO({synchronize_flag_reg_i_28__0_n_0,synchronize_flag_reg_i_28__0_n_1,synchronize_flag_reg_i_28__0_n_2,synchronize_flag_reg_i_28__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_28__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_34__0_n_0,synchronize_flag_i_35__0_n_0,synchronize_flag_i_36__0_n_0,synchronize_flag_i_37__0_n_0}));
  CARRY4 synchronize_flag_reg_i_33__0
       (.CI(synchronize_flag_reg_i_38__0_n_0),
        .CO({synchronize_flag_reg_i_33__0_n_0,synchronize_flag_reg_i_33__0_n_1,synchronize_flag_reg_i_33__0_n_2,synchronize_flag_reg_i_33__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_33__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_39__0_n_0,synchronize_flag_i_40__0_n_0,synchronize_flag_i_41__0_n_0,synchronize_flag_i_42__0_n_0}));
  CARRY4 synchronize_flag_reg_i_38__0
       (.CI(synchronize_flag_reg_i_43__0_n_0),
        .CO({synchronize_flag_reg_i_38__0_n_0,synchronize_flag_reg_i_38__0_n_1,synchronize_flag_reg_i_38__0_n_2,synchronize_flag_reg_i_38__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_38__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_44__0_n_0,synchronize_flag_i_45__0_n_0,synchronize_flag_i_46__0_n_0,synchronize_flag_i_47__0_n_0}));
  CARRY4 synchronize_flag_reg_i_3__0
       (.CI(synchronize_flag_reg_i_4__0_n_0),
        .CO({NLW_synchronize_flag_reg_i_3__0_CO_UNCONNECTED[3],CO,synchronize_flag_reg_i_3__0_n_2,synchronize_flag_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({1'b0,synchronize_flag_i_5__0_n_0,synchronize_flag_i_6__0_n_0,synchronize_flag_i_7__0_n_0}));
  CARRY4 synchronize_flag_reg_i_43__0
       (.CI(synchronize_flag_reg_i_48__0_n_0),
        .CO({synchronize_flag_reg_i_43__0_n_0,synchronize_flag_reg_i_43__0_n_1,synchronize_flag_reg_i_43__0_n_2,synchronize_flag_reg_i_43__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_43__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_49__0_n_0,synchronize_flag_i_50__0_n_0,synchronize_flag_i_51__0_n_0,synchronize_flag_i_52__0_n_0}));
  CARRY4 synchronize_flag_reg_i_48__0
       (.CI(1'b0),
        .CO({synchronize_flag_reg_i_48__0_n_0,synchronize_flag_reg_i_48__0_n_1,synchronize_flag_reg_i_48__0_n_2,synchronize_flag_reg_i_48__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_48__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_53__0_n_0,synchronize_flag_i_54__0_n_0,synchronize_flag_i_55__0_n_0,synchronize_flag_i_56__0_n_0}));
  CARRY4 synchronize_flag_reg_i_4__0
       (.CI(synchronize_flag_reg_i_8__0_n_0),
        .CO({synchronize_flag_reg_i_4__0_n_0,synchronize_flag_reg_i_4__0_n_1,synchronize_flag_reg_i_4__0_n_2,synchronize_flag_reg_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_4__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_9__0_n_0,synchronize_flag_i_10__0_n_0,synchronize_flag_i_11__0_n_0,synchronize_flag_i_12__0_n_0}));
  CARRY4 synchronize_flag_reg_i_8__0
       (.CI(synchronize_flag_reg_i_13__0_n_0),
        .CO({synchronize_flag_reg_i_8__0_n_0,synchronize_flag_reg_i_8__0_n_1,synchronize_flag_reg_i_8__0_n_2,synchronize_flag_reg_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_8__0_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_14__0_n_0,synchronize_flag_i_15__0_n_0,synchronize_flag_i_16__0_n_0,synchronize_flag_i_17__0_n_0}));
  LUT6 #(
    .INIT(64'hBFBF00BF4040FF40)) 
    \toggle_bits_cpu_side[0]_i_1__0 
       (.I0(\toggle_bits_cpu_side[0]_i_2__0_n_0 ),
        .I1(\toggle_bits_cpu_side_reg[0]_0 ),
        .I2(\toggle_bits_cpu_side[0]_i_3__0_n_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[0]),
        .O(\toggle_bits_cpu_side[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \toggle_bits_cpu_side[0]_i_2__0 
       (.I0(S_AXI_2_WDATA[1]),
        .I1(S_AXI_2_WDATA[0]),
        .O(\toggle_bits_cpu_side[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \toggle_bits_cpu_side[0]_i_3__0 
       (.I0(CO),
        .I1(\toggle_bits_cpu_side[0]_i_4__0_n_0 ),
        .I2(synchronize_flag_reg_0),
        .O(\toggle_bits_cpu_side[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFFACF0AC0FAC00A)) 
    \toggle_bits_cpu_side[0]_i_4__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I2(S_AXI_2_WDATA[1]),
        .I3(S_AXI_2_WDATA[0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\toggle_bits_cpu_side[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h7777707788888F88)) 
    \toggle_bits_cpu_side[1]_i_1__0 
       (.I0(\toggle_bits_cpu_side[0]_i_3__0_n_0 ),
        .I1(\toggle_bits_cpu_side[1]_i_2__0_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[1]_0 ),
        .I3(Heartbeat),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[1]),
        .O(\toggle_bits_cpu_side[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \toggle_bits_cpu_side[1]_i_2__0 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_2_WDATA[0]),
        .I2(S_AXI_2_WDATA[1]),
        .O(\toggle_bits_cpu_side[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7777707788888F88)) 
    \toggle_bits_cpu_side[2]_i_1__0 
       (.I0(\toggle_bits_cpu_side[0]_i_3__0_n_0 ),
        .I1(\toggle_bits_cpu_side[2]_i_2__0_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[1]_0 ),
        .I3(Heartbeat),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[2]),
        .O(\toggle_bits_cpu_side[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \toggle_bits_cpu_side[2]_i_2__0 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_2_WDATA[1]),
        .I2(S_AXI_2_WDATA[0]),
        .O(\toggle_bits_cpu_side[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF00DF2020FF20)) 
    \toggle_bits_cpu_side[3]_i_1__0 
       (.I0(\toggle_bits_cpu_side[0]_i_3__0_n_0 ),
        .I1(\toggle_bits_cpu_side[3]_i_2__0_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[0]_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\toggle_bits_cpu_side[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \toggle_bits_cpu_side[3]_i_2__0 
       (.I0(S_AXI_2_WDATA[1]),
        .I1(S_AXI_2_WDATA[0]),
        .O(\toggle_bits_cpu_side[3]_i_2__0_n_0 ));
  FDCE \toggle_bits_cpu_side_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[0]_i_1__0_n_0 ),
        .Q(toggle_address_cpu_side[0]));
  FDCE \toggle_bits_cpu_side_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[1]_i_1__0_n_0 ),
        .Q(toggle_address_cpu_side[1]));
  FDCE \toggle_bits_cpu_side_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[2]_i_1__0_n_0 ),
        .Q(toggle_address_cpu_side[2]));
  FDCE \toggle_bits_cpu_side_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[3]_i_1__0_n_0 ),
        .Q(toggle_address_cpu_side[3]));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[0]_i_1__0 
       (.I0(toggle_address_cpu_side[0]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[0]_i_2__0_n_0 ),
        .I5(toggle_address_noc_side[0]),
        .O(\toggle_bits_noc_side[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \toggle_bits_noc_side[0]_i_2__0 
       (.I0(\toggle_bits_noc_side[0]_i_3__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(\recv_counter[3][6]_i_4__0_n_0 ),
        .O(\toggle_bits_noc_side[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \toggle_bits_noc_side[0]_i_3__0 
       (.I0(\recv_counter[0][6]_i_3__0_n_0 ),
        .I1(\recv_counter_reg[0]__0__0 [6]),
        .I2(\recv_counter_reg[0]__0__0 [1]),
        .I3(\recv_counter_reg[0]__0__0 [0]),
        .I4(\recv_counter_reg[0]__0__0 [2]),
        .O(\toggle_bits_noc_side[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[1]_i_1__0 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[1]_i_2__0_n_0 ),
        .I5(toggle_address_noc_side[1]),
        .O(\toggle_bits_noc_side[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \toggle_bits_noc_side[1]_i_2__0 
       (.I0(\toggle_bits_noc_side[1]_i_3__0_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(\channel_status_reg[1][1]_0 ),
        .I5(write_R),
        .O(\toggle_bits_noc_side[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \toggle_bits_noc_side[1]_i_3__0 
       (.I0(\recv_counter[1][6]_i_4__0_n_0 ),
        .I1(\recv_counter_reg[1]__0__0 [6]),
        .I2(\recv_counter_reg[1]__0__0 [0]),
        .I3(\recv_counter_reg[1]__0__0 [1]),
        .I4(mem_address[0]),
        .I5(\recv_counter_reg[1]__0__0 [2]),
        .O(\toggle_bits_noc_side[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[2]_i_1__0 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[2]_i_2__0_n_0 ),
        .I5(toggle_address_noc_side[2]),
        .O(\toggle_bits_noc_side[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \toggle_bits_noc_side[2]_i_2__0 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I1(write_R),
        .I2(\channel_status_reg[1][1]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\interrupt[1]_i_3__0_n_0 ),
        .O(\toggle_bits_noc_side[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[3]_i_1__0 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[3]_i_2__0_n_0 ),
        .I5(toggle_address_noc_side[3]),
        .O(\toggle_bits_noc_side[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \toggle_bits_noc_side[3]_i_2__0 
       (.I0(mem_address[0]),
        .I1(mem_address[1]),
        .I2(\recv_counter[3][6]_i_4__0_n_0 ),
        .I3(\interrupt[1]_i_2__0_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\toggle_bits_noc_side[3]_i_2__0_n_0 ));
  FDCE \toggle_bits_noc_side_reg[0] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[0]_i_1__0_n_0 ),
        .Q(toggle_address_noc_side[0]));
  FDCE \toggle_bits_noc_side_reg[1] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[1]_i_1__0_n_0 ),
        .Q(toggle_address_noc_side[1]));
  FDCE \toggle_bits_noc_side_reg[2] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[2]_i_1__0_n_0 ),
        .Q(toggle_address_noc_side[2]));
  FDCE \toggle_bits_noc_side_reg[3] 
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[3]_i_1__0_n_0 ),
        .Q(toggle_address_noc_side[3]));
endmodule

(* ORIG_REF_NAME = "kth_interface_to_Nostrum_noc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized3
   (\global_clock_reg[0]_0 ,
    \toggle_bits_cpu_side_reg[1]_0 ,
    recv_buffer_write_reg_0,
    \channel_status_reg[1][1]_0 ,
    WEA,
    \send_counter_reg[0]_0 ,
    \send_counter_reg[0]_1 ,
    NoC_Irq_1,
    \channel_nr_reg[2]_0 ,
    synchronize_flag,
    mem_address,
    out,
    send_buffer_address,
    \G_send_channels_1.send_channel_info_reg[0][Enable]_0 ,
    synchronize_flag_reg_0,
    dap_rni_select_reg,
    channel_nr,
    toggle_address_noc_side,
    D,
    \rni_readdata_delayed_reg[0] ,
    slave_address,
    CO,
    rni_chipselect6_out,
    \toggle_bits_cpu_side_reg[0]_0 ,
    \recv_address_reg[8]_0 ,
    Q,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[7]_3 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \recv_address_reg[8]_6 ,
    \channel_status_reg[1][0]_0 ,
    ADDRBWRADDR,
    RAM_reg,
    RAM_reg_0,
    \G0.mem_reg[64] ,
    S_AXI_1_ACLK,
    S_AXI_1_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    \FSM_sequential_xmit_state_reg[2]_0 ,
    \heartbeat_generator.GlobalSync_retimed_reg ,
    write_R_reg,
    old_GlobalSync_reg_0,
    write_R_reg_0,
    write_R_reg_1,
    read_R,
    S_AXI_1_ARESETN,
    S_AXI_1_AWADDR,
    S_AXI_1_ARADDR,
    write_R,
    S_AXI_1_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    \mem_reg[64]_1 ,
    axi_awready_reg,
    axi_awready_reg_0,
    axi_awready_reg_1,
    axi_awready_reg_2,
    \recv_state_reg[0]_0 ,
    write_R_reg_2,
    S_AXI_1_WVALID,
    S_AXI_1_AWVALID,
    axi_awready_reg_3,
    axi_wready_reg,
    \mem_reg[64]_2 ,
    \mem_reg[44] ,
    \mem_reg[46] ,
    \mem_reg[42] ,
    \mem_reg[51] ,
    \mem_reg[52] ,
    \mem_reg[49] ,
    \mem_reg[54] ,
    \mem_reg[49]_0 ,
    \mem_reg[48] ,
    axi_awready_reg_4,
    axi_awready_reg_5,
    \mem_reg[31] ,
    DOADO);
  output \global_clock_reg[0]_0 ;
  output \toggle_bits_cpu_side_reg[1]_0 ;
  output recv_buffer_write_reg_0;
  output \channel_status_reg[1][1]_0 ;
  output [0:0]WEA;
  output \send_counter_reg[0]_0 ;
  output \send_counter_reg[0]_1 ;
  output NoC_Irq_1;
  output \channel_nr_reg[2]_0 ;
  output synchronize_flag;
  output [1:0]mem_address;
  output [2:0]out;
  output [8:0]send_buffer_address;
  output \G_send_channels_1.send_channel_info_reg[0][Enable]_0 ;
  output synchronize_flag_reg_0;
  output dap_rni_select_reg;
  output [1:0]channel_nr;
  output [0:3]toggle_address_noc_side;
  output [31:0]D;
  output \rni_readdata_delayed_reg[0] ;
  output [2:0]slave_address;
  output [0:0]CO;
  output rni_chipselect6_out;
  output \toggle_bits_cpu_side_reg[0]_0 ;
  output \recv_address_reg[8]_0 ;
  output [1:0]Q;
  output [2:0]\recv_address_reg[8]_1 ;
  output \recv_address_reg[7]_0 ;
  output [4:0]\recv_address_reg[7]_1 ;
  output [3:0]\recv_address_reg[7]_2 ;
  output \recv_address_reg[7]_3 ;
  output [3:0]\recv_address_reg[8]_2 ;
  output [2:0]\recv_address_reg[8]_3 ;
  output \recv_address_reg[8]_4 ;
  output [3:0]\recv_address_reg[8]_5 ;
  output [6:0]\recv_address_reg[8]_6 ;
  output \channel_status_reg[1][0]_0 ;
  output [0:0]ADDRBWRADDR;
  output [8:0]RAM_reg;
  output [31:0]RAM_reg_0;
  output [58:0]\G0.mem_reg[64] ;
  input S_AXI_1_ACLK;
  input [31:0]S_AXI_1_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input \FSM_sequential_xmit_state_reg[2]_0 ;
  input \heartbeat_generator.GlobalSync_retimed_reg ;
  input write_R_reg;
  input old_GlobalSync_reg_0;
  input write_R_reg_0;
  input write_R_reg_1;
  input [0:0]read_R;
  input S_AXI_1_ARESETN;
  input [9:0]S_AXI_1_AWADDR;
  input [9:0]S_AXI_1_ARADDR;
  input [0:0]write_R;
  input S_AXI_1_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input \mem_reg[64]_1 ;
  input axi_awready_reg;
  input [1:0]axi_awready_reg_0;
  input axi_awready_reg_1;
  input axi_awready_reg_2;
  input \recv_state_reg[0]_0 ;
  input write_R_reg_2;
  input S_AXI_1_WVALID;
  input S_AXI_1_AWVALID;
  input axi_awready_reg_3;
  input axi_wready_reg;
  input [39:0]\mem_reg[64]_2 ;
  input \mem_reg[44] ;
  input \mem_reg[46] ;
  input \mem_reg[42] ;
  input \mem_reg[51] ;
  input \mem_reg[52] ;
  input \mem_reg[49] ;
  input \mem_reg[54] ;
  input \mem_reg[49]_0 ;
  input \mem_reg[48] ;
  input axi_awready_reg_4;
  input [0:0]axi_awready_reg_5;
  input [23:0]\mem_reg[31] ;
  input [31:0]DOADO;

  wire [0:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire \FSM_sequential_xmit_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_xmit_state[0]_i_2__1_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_1__1_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_2__1_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_3__1_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_4__1_n_0 ;
  wire \FSM_sequential_xmit_state[2]_i_1__1_n_0 ;
  wire \FSM_sequential_xmit_state[2]_i_2__1_n_0 ;
  wire \FSM_sequential_xmit_state_reg[2]_0 ;
  wire \Flit_id[0]_i_1__1_n_0 ;
  wire \Flit_id[1]_i_1__1_n_0 ;
  wire \Flit_id[2]_i_1__1_n_0 ;
  wire \Flit_id[2]_i_2__1_n_0 ;
  wire \Flit_id[2]_i_3__1_n_0 ;
  wire \Flit_id[2]_i_4__1_n_0 ;
  wire \Flit_id[2]_i_5__1_n_0 ;
  wire \Flit_id[3]_i_1__1_n_0 ;
  wire \Flit_id[3]_i_2__1_n_0 ;
  wire \Flit_id[4]_i_2__1_n_0 ;
  wire \Flit_id[4]_i_3__1_n_0 ;
  wire \Flit_id[5]_i_2__1_n_0 ;
  wire \Flit_id[5]_i_3__1_n_0 ;
  wire \Flit_id[5]_i_4__1_n_0 ;
  wire \Flit_id[6]_i_1__1_n_0 ;
  wire \Flit_id[6]_i_2__1_n_0 ;
  wire \Flit_id[6]_i_4__1_n_0 ;
  wire \Flit_id[6]_i_5__1_n_0 ;
  wire \Flit_id[6]_i_6__1_n_0 ;
  wire \Flit_id_reg[4]_i_1__1_n_0 ;
  wire \Flit_id_reg[5]_i_1__1_n_0 ;
  wire \Flit_id_reg_n_0_[0] ;
  wire \Flit_id_reg_n_0_[1] ;
  wire \Flit_id_reg_n_0_[2] ;
  wire \Flit_id_reg_n_0_[3] ;
  wire \Flit_id_reg_n_0_[4] ;
  wire \Flit_id_reg_n_0_[5] ;
  wire \Flit_id_reg_n_0_[6] ;
  wire [58:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ;
  wire \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ;
  wire \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ;
  wire \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ;
  wire [5:0]\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 ;
  wire [7:1]\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ;
  wire [7:3]\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 ;
  wire [7:2]\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ;
  wire [7:7]\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 ;
  wire [7:1]\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 ;
  wire \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ;
  wire \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ;
  wire \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ;
  wire \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][EW] ;
  wire \G_send_channels_1.send_channel_info_reg[0][Enable]_0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][Enable]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][NS] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[0][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[0][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[1][Enable]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[1][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[1][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ;
  wire \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[2][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[2][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ;
  wire \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[3][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[3][Target]__0 ;
  wire Heartbeat;
  wire MSG_type14_out;
  wire MSG_type_i_1__1_n_0;
  wire NoC_Irq_1;
  wire [1:0]Q;
  wire [8:0]RAM_reg;
  wire [31:0]RAM_reg_0;
  wire S_AXI_1_ACLK;
  wire [9:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARESETN;
  wire S_AXI_1_ARVALID;
  wire [9:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire S_AXI_1_WVALID;
  wire [0:0]WEA;
  wire [1:0]active_send_channel;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire [1:0]axi_awready_reg_0;
  wire axi_awready_reg_1;
  wire axi_awready_reg_2;
  wire axi_awready_reg_3;
  wire axi_awready_reg_4;
  wire [0:0]axi_awready_reg_5;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [1:0]channel_nr;
  wire \channel_nr_reg[2]_0 ;
  wire \channel_status[0][0]_i_1__1_n_0 ;
  wire \channel_status[0][1]_i_1__1_n_0 ;
  wire \channel_status[0][1]_i_2__1_n_0 ;
  wire \channel_status[0][1]_i_3__1_n_0 ;
  wire \channel_status[0][1]_i_4__1_n_0 ;
  wire \channel_status[0][1]_i_5__1_n_0 ;
  wire \channel_status[0][1]_i_6__1_n_0 ;
  wire \channel_status[0][1]_i_8__1_n_0 ;
  wire \channel_status[0][1]_i_9__1_n_0 ;
  wire \channel_status[1][0]_i_1__1_n_0 ;
  wire \channel_status[1][0]_i_2__1_n_0 ;
  wire \channel_status[1][0]_i_3__1_n_0 ;
  wire \channel_status[1][0]_i_5__1_n_0 ;
  wire \channel_status[1][1]_i_1__1_n_0 ;
  wire \channel_status[1][1]_i_2__1_n_0 ;
  wire \channel_status[1][1]_i_3__1_n_0 ;
  wire \channel_status[1][1]_i_5__1_n_0 ;
  wire \channel_status[1][1]_i_6__1_n_0 ;
  wire \channel_status[1][1]_i_7__1_n_0 ;
  wire \channel_status[2][0]_i_1__1_n_0 ;
  wire \channel_status[2][0]_i_2__1_n_0 ;
  wire \channel_status[2][0]_i_3__1_n_0 ;
  wire \channel_status[2][1]_i_1__1_n_0 ;
  wire \channel_status[2][1]_i_2__1_n_0 ;
  wire \channel_status[2][1]_i_3__1_n_0 ;
  wire \channel_status[2][1]_i_4__1_n_0 ;
  wire \channel_status[2][1]_i_5__1_n_0 ;
  wire \channel_status[2][1]_i_6__1_n_0 ;
  wire \channel_status[3][0]_i_1__1_n_0 ;
  wire \channel_status[3][0]_i_2__1_n_0 ;
  wire \channel_status[3][1]_i_1__1_n_0 ;
  wire \channel_status[3][1]_i_2__1_n_0 ;
  wire \channel_status[3][1]_i_3__1_n_0 ;
  wire \channel_status[3][1]_i_4__1_n_0 ;
  wire \channel_status[3][1]_i_5__1_n_0 ;
  wire \channel_status[3][1]_i_6__1_n_0 ;
  wire \channel_status[3][1]_i_7__1_n_0 ;
  wire \channel_status[4][0]_i_1__1_n_0 ;
  wire \channel_status[4][0]_i_2__1_n_0 ;
  wire \channel_status[4][0]_i_3__1_n_0 ;
  wire \channel_status[4][0]_i_4__1_n_0 ;
  wire \channel_status[4][0]_i_5__1_n_0 ;
  wire \channel_status[4][1]_i_1__1_n_0 ;
  wire \channel_status[4][1]_i_2__1_n_0 ;
  wire \channel_status[4][1]_i_3__1_n_0 ;
  wire \channel_status[4][1]_i_4__1_n_0 ;
  wire \channel_status[4][1]_i_5__1_n_0 ;
  wire \channel_status[5][0]_i_1__1_n_0 ;
  wire \channel_status[5][0]_i_2__1_n_0 ;
  wire \channel_status[5][0]_i_3__1_n_0 ;
  wire \channel_status[5][1]_i_1__1_n_0 ;
  wire \channel_status[5][1]_i_2__1_n_0 ;
  wire \channel_status[5][1]_i_3__1_n_0 ;
  wire \channel_status[5][1]_i_4__1_n_0 ;
  wire \channel_status[5][1]_i_5__1_n_0 ;
  wire \channel_status[5][1]_i_6__2_n_0 ;
  wire \channel_status[6][0]_i_1__1_n_0 ;
  wire \channel_status[6][0]_i_2__1_n_0 ;
  wire \channel_status[6][0]_i_3__1_n_0 ;
  wire \channel_status[6][1]_i_1__1_n_0 ;
  wire \channel_status[6][1]_i_2__1_n_0 ;
  wire \channel_status[6][1]_i_3__1_n_0 ;
  wire \channel_status[6][1]_i_4__1_n_0 ;
  wire \channel_status[6][1]_i_5__1_n_0 ;
  wire \channel_status[6][1]_i_6__2_n_0 ;
  wire \channel_status[7][0]_i_1__1_n_0 ;
  wire \channel_status[7][0]_i_2__1_n_0 ;
  wire \channel_status[7][0]_i_3__1_n_0 ;
  wire \channel_status[7][1]_i_1__1_n_0 ;
  wire \channel_status[7][1]_i_2__1_n_0 ;
  wire \channel_status[7][1]_i_3__1_n_0 ;
  wire \channel_status[7][1]_i_4__1_n_0 ;
  wire [1:0]\channel_status_reg[0]__0 ;
  wire \channel_status_reg[1][0]_0 ;
  wire \channel_status_reg[1][1]_0 ;
  wire [1:0]\channel_status_reg[1]__0 ;
  wire [1:0]\channel_status_reg[2]__0 ;
  wire [1:0]\channel_status_reg[3]__0 ;
  wire [1:0]\channel_status_reg[4]__0 ;
  wire [1:0]\channel_status_reg[5]__0 ;
  wire [1:0]\channel_status_reg[6]__0 ;
  wire [1:0]\channel_status_reg[7]__0 ;
  wire \clock_tick[0]_i_2__1_n_0 ;
  wire \clock_tick[0]_i_3__1_n_0 ;
  wire \clock_tick[0]_i_4__1_n_0 ;
  wire \clock_tick[0]_i_5__1_n_0 ;
  wire \clock_tick[12]_i_2__1_n_0 ;
  wire \clock_tick[12]_i_3__1_n_0 ;
  wire \clock_tick[12]_i_4__1_n_0 ;
  wire \clock_tick[12]_i_5__1_n_0 ;
  wire \clock_tick[16]_i_2__1_n_0 ;
  wire \clock_tick[16]_i_3__1_n_0 ;
  wire \clock_tick[16]_i_4__1_n_0 ;
  wire \clock_tick[16]_i_5__1_n_0 ;
  wire \clock_tick[20]_i_2__1_n_0 ;
  wire \clock_tick[20]_i_3__1_n_0 ;
  wire \clock_tick[20]_i_4__1_n_0 ;
  wire \clock_tick[20]_i_5__1_n_0 ;
  wire \clock_tick[24]_i_2__1_n_0 ;
  wire \clock_tick[24]_i_3__1_n_0 ;
  wire \clock_tick[24]_i_4__1_n_0 ;
  wire \clock_tick[24]_i_5__1_n_0 ;
  wire \clock_tick[28]_i_2__1_n_0 ;
  wire \clock_tick[28]_i_3__1_n_0 ;
  wire \clock_tick[28]_i_4__1_n_0 ;
  wire \clock_tick[28]_i_5__1_n_0 ;
  wire \clock_tick[4]_i_2__1_n_0 ;
  wire \clock_tick[4]_i_3__1_n_0 ;
  wire \clock_tick[4]_i_4__1_n_0 ;
  wire \clock_tick[4]_i_5__1_n_0 ;
  wire \clock_tick[8]_i_2__1_n_0 ;
  wire \clock_tick[8]_i_3__1_n_0 ;
  wire \clock_tick[8]_i_4__1_n_0 ;
  wire \clock_tick[8]_i_5__1_n_0 ;
  wire [31:0]clock_tick_reg;
  wire \clock_tick_reg[0]_i_1__1_n_0 ;
  wire \clock_tick_reg[0]_i_1__1_n_1 ;
  wire \clock_tick_reg[0]_i_1__1_n_2 ;
  wire \clock_tick_reg[0]_i_1__1_n_3 ;
  wire \clock_tick_reg[0]_i_1__1_n_4 ;
  wire \clock_tick_reg[0]_i_1__1_n_5 ;
  wire \clock_tick_reg[0]_i_1__1_n_6 ;
  wire \clock_tick_reg[0]_i_1__1_n_7 ;
  wire \clock_tick_reg[12]_i_1__1_n_0 ;
  wire \clock_tick_reg[12]_i_1__1_n_1 ;
  wire \clock_tick_reg[12]_i_1__1_n_2 ;
  wire \clock_tick_reg[12]_i_1__1_n_3 ;
  wire \clock_tick_reg[12]_i_1__1_n_4 ;
  wire \clock_tick_reg[12]_i_1__1_n_5 ;
  wire \clock_tick_reg[12]_i_1__1_n_6 ;
  wire \clock_tick_reg[12]_i_1__1_n_7 ;
  wire \clock_tick_reg[16]_i_1__1_n_0 ;
  wire \clock_tick_reg[16]_i_1__1_n_1 ;
  wire \clock_tick_reg[16]_i_1__1_n_2 ;
  wire \clock_tick_reg[16]_i_1__1_n_3 ;
  wire \clock_tick_reg[16]_i_1__1_n_4 ;
  wire \clock_tick_reg[16]_i_1__1_n_5 ;
  wire \clock_tick_reg[16]_i_1__1_n_6 ;
  wire \clock_tick_reg[16]_i_1__1_n_7 ;
  wire \clock_tick_reg[20]_i_1__1_n_0 ;
  wire \clock_tick_reg[20]_i_1__1_n_1 ;
  wire \clock_tick_reg[20]_i_1__1_n_2 ;
  wire \clock_tick_reg[20]_i_1__1_n_3 ;
  wire \clock_tick_reg[20]_i_1__1_n_4 ;
  wire \clock_tick_reg[20]_i_1__1_n_5 ;
  wire \clock_tick_reg[20]_i_1__1_n_6 ;
  wire \clock_tick_reg[20]_i_1__1_n_7 ;
  wire \clock_tick_reg[24]_i_1__1_n_0 ;
  wire \clock_tick_reg[24]_i_1__1_n_1 ;
  wire \clock_tick_reg[24]_i_1__1_n_2 ;
  wire \clock_tick_reg[24]_i_1__1_n_3 ;
  wire \clock_tick_reg[24]_i_1__1_n_4 ;
  wire \clock_tick_reg[24]_i_1__1_n_5 ;
  wire \clock_tick_reg[24]_i_1__1_n_6 ;
  wire \clock_tick_reg[24]_i_1__1_n_7 ;
  wire \clock_tick_reg[28]_i_1__1_n_1 ;
  wire \clock_tick_reg[28]_i_1__1_n_2 ;
  wire \clock_tick_reg[28]_i_1__1_n_3 ;
  wire \clock_tick_reg[28]_i_1__1_n_4 ;
  wire \clock_tick_reg[28]_i_1__1_n_5 ;
  wire \clock_tick_reg[28]_i_1__1_n_6 ;
  wire \clock_tick_reg[28]_i_1__1_n_7 ;
  wire \clock_tick_reg[4]_i_1__1_n_0 ;
  wire \clock_tick_reg[4]_i_1__1_n_1 ;
  wire \clock_tick_reg[4]_i_1__1_n_2 ;
  wire \clock_tick_reg[4]_i_1__1_n_3 ;
  wire \clock_tick_reg[4]_i_1__1_n_4 ;
  wire \clock_tick_reg[4]_i_1__1_n_5 ;
  wire \clock_tick_reg[4]_i_1__1_n_6 ;
  wire \clock_tick_reg[4]_i_1__1_n_7 ;
  wire \clock_tick_reg[8]_i_1__1_n_0 ;
  wire \clock_tick_reg[8]_i_1__1_n_1 ;
  wire \clock_tick_reg[8]_i_1__1_n_2 ;
  wire \clock_tick_reg[8]_i_1__1_n_3 ;
  wire \clock_tick_reg[8]_i_1__1_n_4 ;
  wire \clock_tick_reg[8]_i_1__1_n_5 ;
  wire \clock_tick_reg[8]_i_1__1_n_6 ;
  wire \clock_tick_reg[8]_i_1__1_n_7 ;
  wire \command_queue_in[32]_i_1__1_n_0 ;
  wire \command_queue_in_reg_n_0_[0] ;
  wire \command_queue_in_reg_n_0_[12] ;
  wire \command_queue_in_reg_n_0_[13] ;
  wire \command_queue_in_reg_n_0_[1] ;
  wire \command_queue_in_reg_n_0_[24] ;
  wire \command_queue_in_reg_n_0_[28] ;
  wire \command_queue_in_reg_n_0_[2] ;
  wire \command_queue_in_reg_n_0_[32] ;
  wire \command_queue_in_reg_n_0_[3] ;
  wire \command_queue_in_reg_n_0_[4] ;
  wire \command_queue_in_reg_n_0_[5] ;
  wire \command_queue_in_reg_n_0_[6] ;
  wire \command_queue_mem[0][0]_i_1__1_n_0 ;
  wire \command_queue_mem[0][12]_i_1__1_n_0 ;
  wire \command_queue_mem[0][13]_i_1__1_n_0 ;
  wire \command_queue_mem[0][1]_i_1__1_n_0 ;
  wire \command_queue_mem[0][24]_i_1__1_n_0 ;
  wire \command_queue_mem[0][28]_i_1__1_n_0 ;
  wire \command_queue_mem[0][2]_i_1__1_n_0 ;
  wire \command_queue_mem[0][32]_i_1__1_n_0 ;
  wire \command_queue_mem[0][32]_i_2__1_n_0 ;
  wire \command_queue_mem[0][3]_i_1__1_n_0 ;
  wire \command_queue_mem[0][4]_i_1__1_n_0 ;
  wire \command_queue_mem[0][5]_i_1__1_n_0 ;
  wire \command_queue_mem[0][6]_i_1__1_n_0 ;
  wire \command_queue_mem[1][0]_i_1__1_n_0 ;
  wire \command_queue_mem[1][12]_i_1__1_n_0 ;
  wire \command_queue_mem[1][13]_i_1__1_n_0 ;
  wire \command_queue_mem[1][1]_i_1__1_n_0 ;
  wire \command_queue_mem[1][24]_i_1__1_n_0 ;
  wire \command_queue_mem[1][28]_i_1__1_n_0 ;
  wire \command_queue_mem[1][2]_i_1__1_n_0 ;
  wire \command_queue_mem[1][32]_i_1__1_n_0 ;
  wire \command_queue_mem[1][32]_i_2__1_n_0 ;
  wire \command_queue_mem[1][3]_i_1__1_n_0 ;
  wire \command_queue_mem[1][4]_i_1__1_n_0 ;
  wire \command_queue_mem[1][5]_i_1__1_n_0 ;
  wire \command_queue_mem[1][6]_i_1__1_n_0 ;
  wire \command_queue_mem[2][0]_i_1__1_n_0 ;
  wire \command_queue_mem[2][12]_i_1__1_n_0 ;
  wire \command_queue_mem[2][13]_i_1__1_n_0 ;
  wire \command_queue_mem[2][1]_i_1__1_n_0 ;
  wire \command_queue_mem[2][24]_i_1__1_n_0 ;
  wire \command_queue_mem[2][28]_i_1__1_n_0 ;
  wire \command_queue_mem[2][2]_i_1__1_n_0 ;
  wire \command_queue_mem[2][32]_i_1__1_n_0 ;
  wire \command_queue_mem[2][32]_i_2__1_n_0 ;
  wire \command_queue_mem[2][3]_i_1__1_n_0 ;
  wire \command_queue_mem[2][4]_i_1__1_n_0 ;
  wire \command_queue_mem[2][5]_i_1__1_n_0 ;
  wire \command_queue_mem[2][6]_i_1__1_n_0 ;
  wire \command_queue_mem[3][0]_i_1__1_n_0 ;
  wire \command_queue_mem[3][12]_i_1__1_n_0 ;
  wire \command_queue_mem[3][13]_i_1__1_n_0 ;
  wire \command_queue_mem[3][1]_i_1__1_n_0 ;
  wire \command_queue_mem[3][24]_i_1__1_n_0 ;
  wire \command_queue_mem[3][28]_i_1__1_n_0 ;
  wire \command_queue_mem[3][2]_i_1__1_n_0 ;
  wire \command_queue_mem[3][32]_i_1__1_n_0 ;
  wire \command_queue_mem[3][32]_i_2__1_n_0 ;
  wire \command_queue_mem[3][3]_i_1__1_n_0 ;
  wire \command_queue_mem[3][4]_i_1__1_n_0 ;
  wire \command_queue_mem[3][5]_i_1__1_n_0 ;
  wire \command_queue_mem[3][6]_i_1__1_n_0 ;
  wire \command_queue_mem_reg_n_0_[0][0] ;
  wire \command_queue_mem_reg_n_0_[0][12] ;
  wire \command_queue_mem_reg_n_0_[0][13] ;
  wire \command_queue_mem_reg_n_0_[0][1] ;
  wire \command_queue_mem_reg_n_0_[0][24] ;
  wire \command_queue_mem_reg_n_0_[0][28] ;
  wire \command_queue_mem_reg_n_0_[0][2] ;
  wire \command_queue_mem_reg_n_0_[0][32] ;
  wire \command_queue_mem_reg_n_0_[0][3] ;
  wire \command_queue_mem_reg_n_0_[0][4] ;
  wire \command_queue_mem_reg_n_0_[0][5] ;
  wire \command_queue_mem_reg_n_0_[0][6] ;
  wire \command_queue_mem_reg_n_0_[1][0] ;
  wire \command_queue_mem_reg_n_0_[1][12] ;
  wire \command_queue_mem_reg_n_0_[1][13] ;
  wire \command_queue_mem_reg_n_0_[1][1] ;
  wire \command_queue_mem_reg_n_0_[1][24] ;
  wire \command_queue_mem_reg_n_0_[1][28] ;
  wire \command_queue_mem_reg_n_0_[1][2] ;
  wire \command_queue_mem_reg_n_0_[1][32] ;
  wire \command_queue_mem_reg_n_0_[1][3] ;
  wire \command_queue_mem_reg_n_0_[1][4] ;
  wire \command_queue_mem_reg_n_0_[1][5] ;
  wire \command_queue_mem_reg_n_0_[1][6] ;
  wire \command_queue_mem_reg_n_0_[2][0] ;
  wire \command_queue_mem_reg_n_0_[2][12] ;
  wire \command_queue_mem_reg_n_0_[2][13] ;
  wire \command_queue_mem_reg_n_0_[2][1] ;
  wire \command_queue_mem_reg_n_0_[2][24] ;
  wire \command_queue_mem_reg_n_0_[2][28] ;
  wire \command_queue_mem_reg_n_0_[2][2] ;
  wire \command_queue_mem_reg_n_0_[2][32] ;
  wire \command_queue_mem_reg_n_0_[2][3] ;
  wire \command_queue_mem_reg_n_0_[2][4] ;
  wire \command_queue_mem_reg_n_0_[2][5] ;
  wire \command_queue_mem_reg_n_0_[2][6] ;
  wire \command_queue_mem_reg_n_0_[3][0] ;
  wire \command_queue_mem_reg_n_0_[3][12] ;
  wire \command_queue_mem_reg_n_0_[3][13] ;
  wire \command_queue_mem_reg_n_0_[3][1] ;
  wire \command_queue_mem_reg_n_0_[3][24] ;
  wire \command_queue_mem_reg_n_0_[3][28] ;
  wire \command_queue_mem_reg_n_0_[3][2] ;
  wire \command_queue_mem_reg_n_0_[3][3] ;
  wire \command_queue_mem_reg_n_0_[3][4] ;
  wire \command_queue_mem_reg_n_0_[3][5] ;
  wire \command_queue_mem_reg_n_0_[3][6] ;
  wire \command_queue_read_address[0]_i_1__1_n_0 ;
  wire \command_queue_read_address[1]_i_1__1_n_0 ;
  wire \command_queue_read_address[2]_i_1__1_n_0 ;
  wire \command_queue_read_address_reg_n_0_[0] ;
  wire \command_queue_read_address_reg_n_0_[1] ;
  wire \command_queue_read_address_reg_n_0_[2] ;
  wire command_queue_read_i_1__1_n_0;
  wire command_queue_read_i_2__1_n_0;
  wire command_queue_read_reg_n_0;
  wire command_queue_write;
  wire [1:0]command_queue_write_address;
  wire \command_queue_write_address[0]_i_1__1_n_0 ;
  wire \command_queue_write_address[1]_i_1__1_n_0 ;
  wire \command_queue_write_address[2]_i_1__1_n_0 ;
  wire [2:2]command_queue_write_address__0;
  wire command_queue_write_i_3__1_n_0;
  wire command_queue_write_i_4__1_n_0;
  wire command_queue_write_reg_n_0;
  wire dap_rni_select_reg;
  wire \delay[0]_i_1__1_n_0 ;
  wire \delay[1]_i_1__1_n_0 ;
  wire \delay[2]_i_1__1_n_0 ;
  wire \delay[3]_i_1__1_n_0 ;
  wire \delay[4]_i_1__1_n_0 ;
  wire \delay[4]_i_2__1_n_0 ;
  wire \delay[5]_i_1__1_n_0 ;
  wire \delay[5]_i_2__1_n_0 ;
  wire \delay[5]_i_3__1_n_0 ;
  wire \delay[6]_i_1__1_n_0 ;
  wire \delay[7]_i_1__1_n_0 ;
  wire \delay[8]_i_1__1_n_0 ;
  wire \delay[8]_i_2__1_n_0 ;
  wire \delay[8]_i_3__1_n_0 ;
  wire \delay[8]_i_4__1_n_0 ;
  wire \delay[8]_i_5__1_n_0 ;
  wire [8:0]delay__0;
  wire dest_col;
  wire \dest_col[0]_i_1__1_n_0 ;
  wire \dest_col[0]_i_2__1_n_0 ;
  wire \dest_col[0]_i_3__1_n_0 ;
  wire \dest_col[0]_i_4__1_n_0 ;
  wire [7:0]dest_pid;
  wire \dest_pid[0]_i_1__1_n_0 ;
  wire \dest_pid[0]_i_2__1_n_0 ;
  wire \dest_pid[1]_i_1__1_n_0 ;
  wire \dest_pid[1]_i_2__1_n_0 ;
  wire \dest_pid[2]_i_1__1_n_0 ;
  wire \dest_pid[2]_i_2__1_n_0 ;
  wire \dest_pid[3]_i_1__1_n_0 ;
  wire \dest_pid[3]_i_2__1_n_0 ;
  wire \dest_pid[4]_i_1__1_n_0 ;
  wire \dest_pid[4]_i_2__1_n_0 ;
  wire \dest_pid[5]_i_1__1_n_0 ;
  wire \dest_pid[5]_i_2__1_n_0 ;
  wire \dest_pid[6]_i_1__1_n_0 ;
  wire \dest_pid[6]_i_2__1_n_0 ;
  wire \dest_pid[7]_i_1__1_n_0 ;
  wire \dest_pid[7]_i_2__1_n_0 ;
  wire \dest_pid[7]_i_3__1_n_0 ;
  wire \dest_pid[7]_i_4__1_n_0 ;
  wire \dest_pid[7]_i_5__1_n_0 ;
  wire \dest_pid[7]_i_6__1_n_0 ;
  wire \dest_pid[7]_i_7__1_n_0 ;
  wire \dest_pid[7]_i_8__1_n_0 ;
  wire \dest_pid[7]_i_9__1_n_0 ;
  wire dest_row;
  wire \dest_row[0]_i_1__1_n_0 ;
  wire \dest_row[0]_i_2__1_n_0 ;
  wire \dest_row[0]_i_3__1_n_0 ;
  wire \dest_row[0]_i_4__1_n_0 ;
  wire \global_clock[0]_i_3__1_n_0 ;
  wire \global_clock[0]_i_4__1_n_0 ;
  wire \global_clock[0]_i_5__1_n_0 ;
  wire \global_clock[0]_i_6__1_n_0 ;
  wire \global_clock[12]_i_2__1_n_0 ;
  wire \global_clock[12]_i_3__1_n_0 ;
  wire \global_clock[12]_i_4__1_n_0 ;
  wire \global_clock[12]_i_5__1_n_0 ;
  wire \global_clock[16]_i_2__1_n_0 ;
  wire \global_clock[16]_i_3__1_n_0 ;
  wire \global_clock[16]_i_4__1_n_0 ;
  wire \global_clock[16]_i_5__1_n_0 ;
  wire \global_clock[20]_i_2__1_n_0 ;
  wire \global_clock[20]_i_3__1_n_0 ;
  wire \global_clock[20]_i_4__1_n_0 ;
  wire \global_clock[20]_i_5__1_n_0 ;
  wire \global_clock[24]_i_2__1_n_0 ;
  wire \global_clock[24]_i_3__1_n_0 ;
  wire \global_clock[24]_i_4__1_n_0 ;
  wire \global_clock[24]_i_5__1_n_0 ;
  wire \global_clock[28]_i_2__1_n_0 ;
  wire \global_clock[28]_i_3__1_n_0 ;
  wire \global_clock[28]_i_4__1_n_0 ;
  wire \global_clock[28]_i_5__1_n_0 ;
  wire \global_clock[32]_i_2__1_n_0 ;
  wire \global_clock[32]_i_3__1_n_0 ;
  wire \global_clock[32]_i_4__1_n_0 ;
  wire \global_clock[32]_i_5__1_n_0 ;
  wire \global_clock[36]_i_2__1_n_0 ;
  wire \global_clock[36]_i_3__1_n_0 ;
  wire \global_clock[36]_i_4__1_n_0 ;
  wire \global_clock[36]_i_5__1_n_0 ;
  wire \global_clock[4]_i_2__1_n_0 ;
  wire \global_clock[4]_i_3__1_n_0 ;
  wire \global_clock[4]_i_4__1_n_0 ;
  wire \global_clock[4]_i_5__1_n_0 ;
  wire \global_clock[8]_i_2__1_n_0 ;
  wire \global_clock[8]_i_3__1_n_0 ;
  wire \global_clock[8]_i_4__1_n_0 ;
  wire \global_clock[8]_i_5__1_n_0 ;
  wire [31:0]global_clock_reg;
  wire \global_clock_reg[0]_0 ;
  wire \global_clock_reg[0]_i_2__1_n_0 ;
  wire \global_clock_reg[0]_i_2__1_n_1 ;
  wire \global_clock_reg[0]_i_2__1_n_2 ;
  wire \global_clock_reg[0]_i_2__1_n_3 ;
  wire \global_clock_reg[0]_i_2__1_n_4 ;
  wire \global_clock_reg[0]_i_2__1_n_5 ;
  wire \global_clock_reg[0]_i_2__1_n_6 ;
  wire \global_clock_reg[0]_i_2__1_n_7 ;
  wire \global_clock_reg[12]_i_1__1_n_0 ;
  wire \global_clock_reg[12]_i_1__1_n_1 ;
  wire \global_clock_reg[12]_i_1__1_n_2 ;
  wire \global_clock_reg[12]_i_1__1_n_3 ;
  wire \global_clock_reg[12]_i_1__1_n_4 ;
  wire \global_clock_reg[12]_i_1__1_n_5 ;
  wire \global_clock_reg[12]_i_1__1_n_6 ;
  wire \global_clock_reg[12]_i_1__1_n_7 ;
  wire \global_clock_reg[16]_i_1__1_n_0 ;
  wire \global_clock_reg[16]_i_1__1_n_1 ;
  wire \global_clock_reg[16]_i_1__1_n_2 ;
  wire \global_clock_reg[16]_i_1__1_n_3 ;
  wire \global_clock_reg[16]_i_1__1_n_4 ;
  wire \global_clock_reg[16]_i_1__1_n_5 ;
  wire \global_clock_reg[16]_i_1__1_n_6 ;
  wire \global_clock_reg[16]_i_1__1_n_7 ;
  wire \global_clock_reg[20]_i_1__1_n_0 ;
  wire \global_clock_reg[20]_i_1__1_n_1 ;
  wire \global_clock_reg[20]_i_1__1_n_2 ;
  wire \global_clock_reg[20]_i_1__1_n_3 ;
  wire \global_clock_reg[20]_i_1__1_n_4 ;
  wire \global_clock_reg[20]_i_1__1_n_5 ;
  wire \global_clock_reg[20]_i_1__1_n_6 ;
  wire \global_clock_reg[20]_i_1__1_n_7 ;
  wire \global_clock_reg[24]_i_1__1_n_0 ;
  wire \global_clock_reg[24]_i_1__1_n_1 ;
  wire \global_clock_reg[24]_i_1__1_n_2 ;
  wire \global_clock_reg[24]_i_1__1_n_3 ;
  wire \global_clock_reg[24]_i_1__1_n_4 ;
  wire \global_clock_reg[24]_i_1__1_n_5 ;
  wire \global_clock_reg[24]_i_1__1_n_6 ;
  wire \global_clock_reg[24]_i_1__1_n_7 ;
  wire \global_clock_reg[28]_i_1__1_n_0 ;
  wire \global_clock_reg[28]_i_1__1_n_1 ;
  wire \global_clock_reg[28]_i_1__1_n_2 ;
  wire \global_clock_reg[28]_i_1__1_n_3 ;
  wire \global_clock_reg[28]_i_1__1_n_4 ;
  wire \global_clock_reg[28]_i_1__1_n_5 ;
  wire \global_clock_reg[28]_i_1__1_n_6 ;
  wire \global_clock_reg[28]_i_1__1_n_7 ;
  wire \global_clock_reg[32]_i_1__1_n_0 ;
  wire \global_clock_reg[32]_i_1__1_n_1 ;
  wire \global_clock_reg[32]_i_1__1_n_2 ;
  wire \global_clock_reg[32]_i_1__1_n_3 ;
  wire \global_clock_reg[32]_i_1__1_n_4 ;
  wire \global_clock_reg[32]_i_1__1_n_5 ;
  wire \global_clock_reg[32]_i_1__1_n_6 ;
  wire \global_clock_reg[32]_i_1__1_n_7 ;
  wire \global_clock_reg[36]_i_1__1_n_1 ;
  wire \global_clock_reg[36]_i_1__1_n_2 ;
  wire \global_clock_reg[36]_i_1__1_n_3 ;
  wire \global_clock_reg[36]_i_1__1_n_4 ;
  wire \global_clock_reg[36]_i_1__1_n_5 ;
  wire \global_clock_reg[36]_i_1__1_n_6 ;
  wire \global_clock_reg[36]_i_1__1_n_7 ;
  wire \global_clock_reg[4]_i_1__1_n_0 ;
  wire \global_clock_reg[4]_i_1__1_n_1 ;
  wire \global_clock_reg[4]_i_1__1_n_2 ;
  wire \global_clock_reg[4]_i_1__1_n_3 ;
  wire \global_clock_reg[4]_i_1__1_n_4 ;
  wire \global_clock_reg[4]_i_1__1_n_5 ;
  wire \global_clock_reg[4]_i_1__1_n_6 ;
  wire \global_clock_reg[4]_i_1__1_n_7 ;
  wire \global_clock_reg[8]_i_1__1_n_0 ;
  wire \global_clock_reg[8]_i_1__1_n_1 ;
  wire \global_clock_reg[8]_i_1__1_n_2 ;
  wire \global_clock_reg[8]_i_1__1_n_3 ;
  wire \global_clock_reg[8]_i_1__1_n_4 ;
  wire \global_clock_reg[8]_i_1__1_n_5 ;
  wire \global_clock_reg[8]_i_1__1_n_6 ;
  wire \global_clock_reg[8]_i_1__1_n_7 ;
  wire [39:32]global_clock_reg__0;
  wire \heartbeat_generator.GlobalSync_retimed_reg ;
  wire \interrupt[0]_i_1__1_n_0 ;
  wire \interrupt[1]_i_1__1_n_0 ;
  wire \interrupt[1]_i_2__1_n_0 ;
  wire \interrupt[1]_i_3__1_n_0 ;
  wire \interrupt[1]_i_4__1_n_0 ;
  wire \interrupt[1]_i_5__1_n_0 ;
  wire \interrupt_reg[0]_i_1__1_n_0 ;
  wire \interrupt_reg[0]_i_2__1_n_0 ;
  wire \interrupt_reg[1]_i_1__1_n_0 ;
  wire \interrupt_reg[2]_i_1__1_n_0 ;
  wire \interrupt_reg[3]_i_1__1_n_0 ;
  wire \interrupt_reg[3]_i_2__1_n_0 ;
  wire \interrupt_reg[3]_i_3__1_n_0 ;
  wire \interrupt_reg_n_0_[0] ;
  wire \interrupt_reg_n_0_[1] ;
  wire \interrupt_reg_reg_n_0_[0] ;
  wire \interrupt_reg_reg_n_0_[1] ;
  wire \interrupt_reg_reg_n_0_[2] ;
  wire \interrupt_reg_reg_n_0_[3] ;
  wire interrupt_request_i_1__1_n_0;
  wire interrupt_request_reg_n_0;
  wire [1:0]mem_address;
  wire [23:0]\mem_reg[31] ;
  wire \mem_reg[42] ;
  wire \mem_reg[44] ;
  wire \mem_reg[46] ;
  wire \mem_reg[48] ;
  wire \mem_reg[49] ;
  wire \mem_reg[49]_0 ;
  wire \mem_reg[51] ;
  wire \mem_reg[52] ;
  wire \mem_reg[54] ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire [39:0]\mem_reg[64]_2 ;
  wire \minusOp_inferred__1/i_/i__n_0 ;
  wire \msg_length_reg[0][6]_i_1__1_n_0 ;
  wire \msg_length_reg[1][6]_i_1__1_n_0 ;
  wire \msg_length_reg[2][6]_i_1__1_n_0 ;
  wire \msg_length_reg[3][6]_i_1__1_n_0 ;
  wire \msg_length_reg[4][6]_i_1__1_n_0 ;
  wire \msg_length_reg[5][6]_i_1__1_n_0 ;
  wire \msg_length_reg[6][6]_i_1__1_n_0 ;
  wire \msg_length_reg[7][6]_i_1__1_n_0 ;
  wire [6:0]\msg_length_reg_reg[0]__0 ;
  wire [6:0]\msg_length_reg_reg[1]__0 ;
  wire [6:0]\msg_length_reg_reg[2]__0 ;
  wire [6:0]\msg_length_reg_reg[3]__0 ;
  wire [6:0]\msg_length_reg_reg[4]__0 ;
  wire [6:0]\msg_length_reg_reg[5]__0 ;
  wire [6:0]\msg_length_reg_reg[6]__0 ;
  wire [6:0]\msg_length_reg_reg[7]__0 ;
  wire old_GlobalSync_reg_0;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire \outport[0]_i_1__1_n_0 ;
  wire \outport[0]_i_2__1_n_0 ;
  wire \outport[10]_i_1__1_n_0 ;
  wire \outport[10]_i_2__1_n_0 ;
  wire \outport[11]_i_2__1_n_0 ;
  wire \outport[11]_i_3__1_n_0 ;
  wire \outport[12]_i_1__1_n_0 ;
  wire \outport[12]_i_2__1_n_0 ;
  wire \outport[12]_i_3__1_n_0 ;
  wire \outport[12]_i_4__1_n_0 ;
  wire \outport[13]_i_1__1_n_0 ;
  wire \outport[13]_i_2__1_n_0 ;
  wire \outport[13]_i_3__1_n_0 ;
  wire \outport[13]_i_4__1_n_0 ;
  wire \outport[14]_i_2__1_n_0 ;
  wire \outport[14]_i_3__1_n_0 ;
  wire \outport[15]_i_1__1_n_0 ;
  wire \outport[16]_i_1__1_n_0 ;
  wire \outport[17]_i_1__1_n_0 ;
  wire \outport[18]_i_1__1_n_0 ;
  wire \outport[19]_i_1__1_n_0 ;
  wire \outport[1]_i_1__1_n_0 ;
  wire \outport[1]_i_2__1_n_0 ;
  wire \outport[20]_i_1__1_n_0 ;
  wire \outport[21]_i_1__1_n_0 ;
  wire \outport[22]_i_1__1_n_0 ;
  wire \outport[23]_i_1__1_n_0 ;
  wire \outport[24]_i_1__1_n_0 ;
  wire \outport[25]_i_1__1_n_0 ;
  wire \outport[26]_i_1__1_n_0 ;
  wire \outport[27]_i_1__1_n_0 ;
  wire \outport[28]_i_1__1_n_0 ;
  wire \outport[29]_i_1__1_n_0 ;
  wire \outport[2]_i_1__1_n_0 ;
  wire \outport[2]_i_2__1_n_0 ;
  wire \outport[30]_i_1__1_n_0 ;
  wire \outport[31]_i_1__1_n_0 ;
  wire \outport[32]_i_1__1_n_0 ;
  wire \outport[33]_i_1__1_n_0 ;
  wire \outport[3]_i_1__1_n_0 ;
  wire \outport[3]_i_2__1_n_0 ;
  wire \outport[40]_i_1__1_n_0 ;
  wire \outport[41]_i_1__1_n_0 ;
  wire \outport[42]_i_1__1_n_0 ;
  wire \outport[43]_i_1__1_n_0 ;
  wire \outport[44]_i_1__1_n_0 ;
  wire \outport[45]_i_1__1_n_0 ;
  wire \outport[46]_i_1__1_n_0 ;
  wire \outport[47]_i_1__1_n_0 ;
  wire \outport[48]_i_1__1_n_0 ;
  wire \outport[49]_i_1__1_n_0 ;
  wire \outport[4]_i_1__1_n_0 ;
  wire \outport[4]_i_2__1_n_0 ;
  wire \outport[50]_i_1__1_n_0 ;
  wire \outport[51]_i_1__1_n_0 ;
  wire \outport[52]_i_1__1_n_0 ;
  wire \outport[53]_i_1__1_n_0 ;
  wire \outport[54]_i_1__1_n_0 ;
  wire \outport[55]_i_1__1_n_0 ;
  wire \outport[56]_i_1__1_n_0 ;
  wire \outport[57]_i_1__1_n_0 ;
  wire \outport[58]_i_1__1_n_0 ;
  wire \outport[59]_i_1__1_n_0 ;
  wire \outport[5]_i_1__1_n_0 ;
  wire \outport[5]_i_2__1_n_0 ;
  wire \outport[60]_i_1__1_n_0 ;
  wire \outport[61]_i_1__1_n_0 ;
  wire \outport[62]_i_1__1_n_0 ;
  wire \outport[63]_i_1__1_n_0 ;
  wire \outport[64]_i_1__1_n_0 ;
  wire \outport[64]_i_2__1_n_0 ;
  wire \outport[6]_i_1__1_n_0 ;
  wire \outport[6]_i_2__1_n_0 ;
  wire \outport[7]_i_1__1_n_0 ;
  wire \outport[7]_i_2__1_n_0 ;
  wire \outport[8]_i_1__1_n_0 ;
  wire \outport[8]_i_2__1_n_0 ;
  wire \outport[9]_i_1__1_n_0 ;
  wire \outport[9]_i_2__1_n_0 ;
  wire \outport_reg[11]_i_1__1_n_0 ;
  wire \outport_reg[14]_i_1__1_n_0 ;
  wire p_31_out;
  wire p_33_out;
  wire p_5_in;
  wire [0:0]read_R;
  wire \recv_address[8]_i_11__1_n_0 ;
  wire \recv_address[8]_i_12__1_n_0 ;
  wire \recv_address[8]_i_15__1_n_0 ;
  wire \recv_address[8]_i_16__1_n_0 ;
  wire \recv_address[8]_i_17__1_n_0 ;
  wire \recv_address[8]_i_18__1_n_0 ;
  wire \recv_address[8]_i_19__1_n_0 ;
  wire \recv_address[8]_i_1__1_n_0 ;
  wire \recv_address[8]_i_25__1_n_0 ;
  wire \recv_address[8]_i_26__1_n_0 ;
  wire \recv_address[8]_i_27__1_n_0 ;
  wire \recv_address[8]_i_33__1_n_0 ;
  wire \recv_address[8]_i_35__1_n_0 ;
  wire \recv_address[8]_i_36__1_n_0 ;
  wire \recv_address[8]_i_38__1_n_0 ;
  wire \recv_address[8]_i_39__1_n_0 ;
  wire \recv_address[8]_i_3__1_n_0 ;
  wire \recv_address[8]_i_40__1_n_0 ;
  wire \recv_address[8]_i_42__1_n_0 ;
  wire \recv_address[8]_i_44__1_n_0 ;
  wire \recv_address[8]_i_4__1_n_0 ;
  wire \recv_address[8]_i_5__1_n_0 ;
  wire \recv_address[8]_i_7__1_n_0 ;
  wire \recv_address[8]_i_8__1_n_0 ;
  wire \recv_address[8]_i_9__1_n_0 ;
  wire \recv_address_reg[7]_0 ;
  wire [4:0]\recv_address_reg[7]_1 ;
  wire [3:0]\recv_address_reg[7]_2 ;
  wire \recv_address_reg[7]_3 ;
  wire \recv_address_reg[8]_0 ;
  wire [2:0]\recv_address_reg[8]_1 ;
  wire [3:0]\recv_address_reg[8]_2 ;
  wire [2:0]\recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire [3:0]\recv_address_reg[8]_5 ;
  wire [6:0]\recv_address_reg[8]_6 ;
  wire recv_buffer_write_i_1__1_n_0;
  wire recv_buffer_write_reg_0;
  wire \recv_counter[0][0]_i_1__1_n_0 ;
  wire \recv_counter[0][1]_i_1__1_n_0 ;
  wire \recv_counter[0][2]_i_1__1_n_0 ;
  wire \recv_counter[0][3]_i_1__1_n_0 ;
  wire \recv_counter[0][4]_i_1__1_n_0 ;
  wire \recv_counter[0][5]_i_1__1_n_0 ;
  wire \recv_counter[0][6]_i_1__1_n_0 ;
  wire \recv_counter[0][6]_i_2__1_n_0 ;
  wire \recv_counter[0][6]_i_3__1_n_0 ;
  wire \recv_counter[0][6]_i_4__1_n_0 ;
  wire \recv_counter[1][0]_i_1__1_n_0 ;
  wire \recv_counter[1][1]_i_1__1_n_0 ;
  wire \recv_counter[1][2]_i_1__1_n_0 ;
  wire \recv_counter[1][3]_i_1__1_n_0 ;
  wire \recv_counter[1][4]_i_1__1_n_0 ;
  wire \recv_counter[1][5]_i_1__1_n_0 ;
  wire \recv_counter[1][6]_i_1__1_n_0 ;
  wire \recv_counter[1][6]_i_2__1_n_0 ;
  wire \recv_counter[1][6]_i_3__1_n_0 ;
  wire \recv_counter[1][6]_i_4__1_n_0 ;
  wire \recv_counter[1][6]_i_5__1_n_0 ;
  wire \recv_counter[2][0]_i_1__1_n_0 ;
  wire \recv_counter[2][1]_i_1__1_n_0 ;
  wire \recv_counter[2][2]_i_1__1_n_0 ;
  wire \recv_counter[2][3]_i_1__1_n_0 ;
  wire \recv_counter[2][4]_i_1__1_n_0 ;
  wire \recv_counter[2][5]_i_1__1_n_0 ;
  wire \recv_counter[2][6]_i_1__1_n_0 ;
  wire \recv_counter[2][6]_i_2__1_n_0 ;
  wire \recv_counter[2][6]_i_3__1_n_0 ;
  wire \recv_counter[2][6]_i_4__1_n_0 ;
  wire \recv_counter[2][6]_i_5__1_n_0 ;
  wire \recv_counter[3][0]_i_1__1_n_0 ;
  wire \recv_counter[3][1]_i_1__1_n_0 ;
  wire \recv_counter[3][2]_i_1__1_n_0 ;
  wire \recv_counter[3][3]_i_1__1_n_0 ;
  wire \recv_counter[3][4]_i_1__1_n_0 ;
  wire \recv_counter[3][5]_i_1__1_n_0 ;
  wire \recv_counter[3][5]_i_2__1_n_0 ;
  wire \recv_counter[3][6]_i_1__1_n_0 ;
  wire \recv_counter[3][6]_i_2__1_n_0 ;
  wire \recv_counter[3][6]_i_4__1_n_0 ;
  wire \recv_counter[3][6]_i_5__1_n_0 ;
  wire [6:0]\recv_counter_reg[0]__0 ;
  wire [6:0]\recv_counter_reg[1]__0 ;
  wire [6:0]\recv_counter_reg[2]__0 ;
  wire [6:0]\recv_counter_reg[3]__0 ;
  wire \recv_state_reg[0]_0 ;
  wire rni_chipselect6_out;
  wire \rni_readdata_delayed[0]_i_12__1_n_0 ;
  wire \rni_readdata_delayed[0]_i_13__1_n_0 ;
  wire \rni_readdata_delayed[0]_i_14__1_n_0 ;
  wire \rni_readdata_delayed[0]_i_15__1_n_0 ;
  wire \rni_readdata_delayed[0]_i_4__1_n_0 ;
  wire \rni_readdata_delayed[0]_i_5__1_n_0 ;
  wire \rni_readdata_delayed[0]_i_6__1_n_0 ;
  wire \rni_readdata_delayed[0]_i_7__2_n_0 ;
  wire \rni_readdata_delayed[0]_i_8_n_0 ;
  wire \rni_readdata_delayed[0]_i_9_n_0 ;
  wire \rni_readdata_delayed[10]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[11]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[12]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[13]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[14]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[15]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[16]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[17]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[18]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[19]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[1]_i_2__0_n_0 ;
  wire \rni_readdata_delayed[1]_i_3__1_n_0 ;
  wire \rni_readdata_delayed[1]_i_4__1_n_0 ;
  wire \rni_readdata_delayed[1]_i_5__1_n_0 ;
  wire \rni_readdata_delayed[20]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[21]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[22]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[23]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[24]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[25]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[26]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[27]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[28]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[29]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[2]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[2]_i_3__1_n_0 ;
  wire \rni_readdata_delayed[2]_i_4__1_n_0 ;
  wire \rni_readdata_delayed[2]_i_5__1_n_0 ;
  wire \rni_readdata_delayed[30]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[31]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[3]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[3]_i_3__1_n_0 ;
  wire \rni_readdata_delayed[3]_i_4__1_n_0 ;
  wire \rni_readdata_delayed[3]_i_5__1_n_0 ;
  wire \rni_readdata_delayed[4]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[4]_i_3__1_n_0 ;
  wire \rni_readdata_delayed[4]_i_4__1_n_0 ;
  wire \rni_readdata_delayed[5]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[5]_i_3__1_n_0 ;
  wire \rni_readdata_delayed[5]_i_4__1_n_0 ;
  wire \rni_readdata_delayed[6]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[6]_i_4__1_n_0 ;
  wire \rni_readdata_delayed[6]_i_5__1_n_0 ;
  wire \rni_readdata_delayed[6]_i_6__1_n_0 ;
  wire \rni_readdata_delayed[6]_i_7__1_n_0 ;
  wire \rni_readdata_delayed[7]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[8]_i_2__1_n_0 ;
  wire \rni_readdata_delayed[9]_i_2__1_n_0 ;
  wire \rni_readdata_delayed_reg[0] ;
  wire \rni_readdata_delayed_reg[0]_i_10_n_0 ;
  wire \rni_readdata_delayed_reg[0]_i_11_n_0 ;
  wire \rni_readdata_delayed_reg[0]_i_2__1_n_0 ;
  wire [8:0]send_buffer_address;
  wire send_clock10_out;
  wire \send_counter[0]_i_1__1_n_0 ;
  wire \send_counter[1]_i_1__1_n_0 ;
  wire \send_counter[2]_i_1__1_n_0 ;
  wire \send_counter[2]_i_2__1_n_0 ;
  wire \send_counter[3]_i_1__1_n_0 ;
  wire \send_counter[3]_i_2__1_n_0 ;
  wire \send_counter[3]_i_3__1_n_0 ;
  wire \send_counter[3]_i_4__1_n_0 ;
  wire \send_counter[4]_i_1__1_n_0 ;
  wire \send_counter[4]_i_2__1_n_0 ;
  wire \send_counter[4]_i_3__1_n_0 ;
  wire \send_counter[5]_i_1__1_n_0 ;
  wire \send_counter[5]_i_2__1_n_0 ;
  wire \send_counter[6]_i_1__1_n_0 ;
  wire \send_counter[6]_i_2__1_n_0 ;
  wire \send_counter[6]_i_3__1_n_0 ;
  wire \send_counter[6]_i_4__1_n_0 ;
  wire \send_counter_reg[0]_0 ;
  wire \send_counter_reg[0]_1 ;
  wire [2:0]slave_address;
  wire slave_irq0;
  wire \src_buffer[0]_i_2__1_n_0 ;
  wire \src_buffer[1]_i_1__1_n_0 ;
  wire \src_pid[0]_i_1__1_n_0 ;
  wire \src_pid[0]_i_2__1_n_0 ;
  wire \src_pid[1]_i_1__1_n_0 ;
  wire \src_pid[1]_i_2__1_n_0 ;
  wire \src_pid[2]_i_1__1_n_0 ;
  wire \src_pid[2]_i_2__1_n_0 ;
  wire \src_pid[3]_i_1__1_n_0 ;
  wire \src_pid[3]_i_2__1_n_0 ;
  wire \src_pid[4]_i_1__1_n_0 ;
  wire \src_pid[4]_i_2__1_n_0 ;
  wire \src_pid[5]_i_1__1_n_0 ;
  wire \src_pid[5]_i_2__1_n_0 ;
  wire \src_pid[6]_i_1__1_n_0 ;
  wire \src_pid[6]_i_2__1_n_0 ;
  wire \src_pid[7]_i_1__1_n_0 ;
  wire \src_pid[7]_i_2__1_n_0 ;
  wire \src_pid_reg_n_0_[0] ;
  wire \src_pid_reg_n_0_[1] ;
  wire \src_pid_reg_n_0_[2] ;
  wire \src_pid_reg_n_0_[3] ;
  wire \src_pid_reg_n_0_[4] ;
  wire \src_pid_reg_n_0_[5] ;
  wire \src_pid_reg_n_0_[6] ;
  wire \src_pid_reg_n_0_[7] ;
  wire synchronize_flag;
  wire synchronize_flag_i_10__1_n_0;
  wire synchronize_flag_i_11__1_n_0;
  wire synchronize_flag_i_12__1_n_0;
  wire synchronize_flag_i_14__1_n_0;
  wire synchronize_flag_i_15__1_n_0;
  wire synchronize_flag_i_16__1_n_0;
  wire synchronize_flag_i_17__1_n_0;
  wire synchronize_flag_i_19__1_n_0;
  wire synchronize_flag_i_20__1_n_0;
  wire synchronize_flag_i_21__1_n_0;
  wire synchronize_flag_i_22__1_n_0;
  wire synchronize_flag_i_24__1_n_0;
  wire synchronize_flag_i_25__1_n_0;
  wire synchronize_flag_i_26__1_n_0;
  wire synchronize_flag_i_27__1_n_0;
  wire synchronize_flag_i_29__1_n_0;
  wire synchronize_flag_i_30__1_n_0;
  wire synchronize_flag_i_31__1_n_0;
  wire synchronize_flag_i_32__1_n_0;
  wire synchronize_flag_i_34__1_n_0;
  wire synchronize_flag_i_35__1_n_0;
  wire synchronize_flag_i_36__1_n_0;
  wire synchronize_flag_i_37__1_n_0;
  wire synchronize_flag_i_39__1_n_0;
  wire synchronize_flag_i_40__1_n_0;
  wire synchronize_flag_i_41__1_n_0;
  wire synchronize_flag_i_42__1_n_0;
  wire synchronize_flag_i_44__1_n_0;
  wire synchronize_flag_i_45__1_n_0;
  wire synchronize_flag_i_46__1_n_0;
  wire synchronize_flag_i_47__1_n_0;
  wire synchronize_flag_i_49__1_n_0;
  wire synchronize_flag_i_50__1_n_0;
  wire synchronize_flag_i_51__1_n_0;
  wire synchronize_flag_i_52__1_n_0;
  wire synchronize_flag_i_53__1_n_0;
  wire synchronize_flag_i_54__1_n_0;
  wire synchronize_flag_i_55__1_n_0;
  wire synchronize_flag_i_56__1_n_0;
  wire synchronize_flag_i_5__1_n_0;
  wire synchronize_flag_i_6__1_n_0;
  wire synchronize_flag_i_7__1_n_0;
  wire synchronize_flag_i_9__1_n_0;
  wire synchronize_flag_reg_0;
  wire synchronize_flag_reg_i_13__1_n_0;
  wire synchronize_flag_reg_i_13__1_n_1;
  wire synchronize_flag_reg_i_13__1_n_2;
  wire synchronize_flag_reg_i_13__1_n_3;
  wire synchronize_flag_reg_i_18__1_n_0;
  wire synchronize_flag_reg_i_18__1_n_1;
  wire synchronize_flag_reg_i_18__1_n_2;
  wire synchronize_flag_reg_i_18__1_n_3;
  wire synchronize_flag_reg_i_23__1_n_0;
  wire synchronize_flag_reg_i_23__1_n_1;
  wire synchronize_flag_reg_i_23__1_n_2;
  wire synchronize_flag_reg_i_23__1_n_3;
  wire synchronize_flag_reg_i_28__1_n_0;
  wire synchronize_flag_reg_i_28__1_n_1;
  wire synchronize_flag_reg_i_28__1_n_2;
  wire synchronize_flag_reg_i_28__1_n_3;
  wire synchronize_flag_reg_i_33__1_n_0;
  wire synchronize_flag_reg_i_33__1_n_1;
  wire synchronize_flag_reg_i_33__1_n_2;
  wire synchronize_flag_reg_i_33__1_n_3;
  wire synchronize_flag_reg_i_38__1_n_0;
  wire synchronize_flag_reg_i_38__1_n_1;
  wire synchronize_flag_reg_i_38__1_n_2;
  wire synchronize_flag_reg_i_38__1_n_3;
  wire synchronize_flag_reg_i_3__1_n_2;
  wire synchronize_flag_reg_i_3__1_n_3;
  wire synchronize_flag_reg_i_43__1_n_0;
  wire synchronize_flag_reg_i_43__1_n_1;
  wire synchronize_flag_reg_i_43__1_n_2;
  wire synchronize_flag_reg_i_43__1_n_3;
  wire synchronize_flag_reg_i_48__1_n_0;
  wire synchronize_flag_reg_i_48__1_n_1;
  wire synchronize_flag_reg_i_48__1_n_2;
  wire synchronize_flag_reg_i_48__1_n_3;
  wire synchronize_flag_reg_i_4__1_n_0;
  wire synchronize_flag_reg_i_4__1_n_1;
  wire synchronize_flag_reg_i_4__1_n_2;
  wire synchronize_flag_reg_i_4__1_n_3;
  wire synchronize_flag_reg_i_8__1_n_0;
  wire synchronize_flag_reg_i_8__1_n_1;
  wire synchronize_flag_reg_i_8__1_n_2;
  wire synchronize_flag_reg_i_8__1_n_3;
  wire [0:3]toggle_address_cpu_side;
  wire [0:3]toggle_address_noc_side;
  wire \toggle_bits_cpu_side[0]_i_1__1_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_2__1_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_3__1_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_4__1_n_0 ;
  wire \toggle_bits_cpu_side[1]_i_1__1_n_0 ;
  wire \toggle_bits_cpu_side[1]_i_2__1_n_0 ;
  wire \toggle_bits_cpu_side[2]_i_1__1_n_0 ;
  wire \toggle_bits_cpu_side[2]_i_2__1_n_0 ;
  wire \toggle_bits_cpu_side[3]_i_1__1_n_0 ;
  wire \toggle_bits_cpu_side[3]_i_2__1_n_0 ;
  wire \toggle_bits_cpu_side_reg[0]_0 ;
  wire \toggle_bits_cpu_side_reg[1]_0 ;
  wire \toggle_bits_noc_side[0]_i_1__1_n_0 ;
  wire \toggle_bits_noc_side[0]_i_2__1_n_0 ;
  wire \toggle_bits_noc_side[0]_i_3__1_n_0 ;
  wire \toggle_bits_noc_side[1]_i_1__1_n_0 ;
  wire \toggle_bits_noc_side[1]_i_2__1_n_0 ;
  wire \toggle_bits_noc_side[1]_i_3__1_n_0 ;
  wire \toggle_bits_noc_side[2]_i_1__1_n_0 ;
  wire \toggle_bits_noc_side[2]_i_2__1_n_0 ;
  wire \toggle_bits_noc_side[3]_i_1__1_n_0 ;
  wire \toggle_bits_noc_side[3]_i_2__1_n_0 ;
  wire [0:0]write_R;
  wire write_R_reg;
  wire write_R_reg_0;
  wire write_R_reg_1;
  wire write_R_reg_2;
  wire [3:3]\NLW_clock_tick_reg[28]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_global_clock_reg[36]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]NLW_synchronize_flag_reg_i_13__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_18__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_23__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_28__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_33__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_38__1_O_UNCONNECTED;
  wire [3:3]NLW_synchronize_flag_reg_i_3__1_CO_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_3__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_43__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_48__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_4__1_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_8__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h1154FFFF11540000)) 
    \FSM_sequential_xmit_state[0]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I3(out[1]),
        .I4(\FSM_sequential_xmit_state[2]_i_2__1_n_0 ),
        .I5(out[0]),
        .O(\FSM_sequential_xmit_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \FSM_sequential_xmit_state[0]_i_2__1 
       (.I0(p_5_in),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][32] ),
        .I4(\command_queue_mem_reg_n_0_[1][32] ),
        .I5(\command_queue_mem_reg_n_0_[2][32] ),
        .O(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_xmit_state[1]_i_1__1 
       (.I0(\FSM_sequential_xmit_state[1]_i_2__1_n_0 ),
        .I1(\FSM_sequential_xmit_state[2]_i_2__1_n_0 ),
        .I2(out[1]),
        .O(\FSM_sequential_xmit_state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00DD00FFDDDDFF0F)) 
    \FSM_sequential_xmit_state[1]_i_2__1 
       (.I0(\FSM_sequential_xmit_state[1]_i_3__1_n_0 ),
        .I1(\FSM_sequential_xmit_state[1]_i_4__1_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I3(out[1]),
        .I4(out[2]),
        .I5(out[0]),
        .O(\FSM_sequential_xmit_state[1]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_xmit_state[1]_i_3__1 
       (.I0(send_buffer_address[5]),
        .I1(send_buffer_address[6]),
        .I2(send_buffer_address[4]),
        .O(\FSM_sequential_xmit_state[1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_xmit_state[1]_i_4__1 
       (.I0(send_buffer_address[1]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[3]),
        .I3(send_buffer_address[2]),
        .O(\FSM_sequential_xmit_state[1]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \FSM_sequential_xmit_state[2]_i_1__1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\FSM_sequential_xmit_state[2]_i_2__1_n_0 ),
        .I3(out[2]),
        .O(\FSM_sequential_xmit_state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h3333373403033734)) 
    \FSM_sequential_xmit_state[2]_i_2__1 
       (.I0(\delay[8]_i_4__1_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(MSG_type14_out),
        .I4(out[1]),
        .I5(read_R),
        .O(\FSM_sequential_xmit_state[2]_i_2__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[0]_i_1__1_n_0 ),
        .Q(out[0]),
        .R(\global_clock_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[1]_i_1__1_n_0 ),
        .Q(out[1]),
        .R(\global_clock_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[2]_i_1__1_n_0 ),
        .Q(out[2]),
        .R(\global_clock_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \Flit_id[0]_i_1__1 
       (.I0(\Flit_id_reg_n_0_[0] ),
        .I1(out[1]),
        .I2(\Flit_id[2]_i_4__1_n_0 ),
        .O(\Flit_id[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h909F9F909F90909F)) 
    \Flit_id[1]_i_1__1 
       (.I0(\Flit_id_reg_n_0_[0] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I4(\Flit_id[2]_i_4__1_n_0 ),
        .I5(\Flit_id[2]_i_3__1_n_0 ),
        .O(\Flit_id[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8BBBBBB8B888888B)) 
    \Flit_id[2]_i_1__1 
       (.I0(\Flit_id[2]_i_2__1_n_0 ),
        .I1(out[1]),
        .I2(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I3(\Flit_id[2]_i_3__1_n_0 ),
        .I4(\Flit_id[2]_i_4__1_n_0 ),
        .I5(\Flit_id[2]_i_5__1_n_0 ),
        .O(\Flit_id[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \Flit_id[2]_i_2__1 
       (.I0(\Flit_id_reg_n_0_[1] ),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(\Flit_id_reg_n_0_[2] ),
        .O(\Flit_id[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_3__1 
       (.I0(\command_queue_mem_reg_n_0_[3][1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][1] ),
        .I4(\command_queue_mem_reg_n_0_[1][1] ),
        .I5(\command_queue_mem_reg_n_0_[2][1] ),
        .O(\Flit_id[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_4__1 
       (.I0(\command_queue_mem_reg_n_0_[3][0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][0] ),
        .I4(\command_queue_mem_reg_n_0_[1][0] ),
        .I5(\command_queue_mem_reg_n_0_[2][0] ),
        .O(\Flit_id[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_5__1 
       (.I0(\command_queue_mem_reg_n_0_[3][2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][2] ),
        .I4(\command_queue_mem_reg_n_0_[1][2] ),
        .I5(\command_queue_mem_reg_n_0_[2][2] ),
        .O(\Flit_id[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \Flit_id[3]_i_1__1 
       (.I0(\Flit_id_reg_n_0_[2] ),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(\Flit_id_reg_n_0_[1] ),
        .I3(\Flit_id_reg_n_0_[3] ),
        .I4(out[1]),
        .I5(\Flit_id[3]_i_2__1_n_0 ),
        .O(\Flit_id[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \Flit_id[3]_i_2__1 
       (.I0(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I1(\send_counter[3]_i_3__1_n_0 ),
        .I2(\Flit_id[2]_i_3__1_n_0 ),
        .I3(\Flit_id[2]_i_4__1_n_0 ),
        .I4(\Flit_id[2]_i_5__1_n_0 ),
        .O(\Flit_id[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \Flit_id[4]_i_2__1 
       (.I0(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I1(\outport[12]_i_3__1_n_0 ),
        .I2(\Flit_id[2]_i_5__1_n_0 ),
        .I3(\Flit_id[2]_i_4__1_n_0 ),
        .I4(\Flit_id[2]_i_3__1_n_0 ),
        .I5(\send_counter[3]_i_3__1_n_0 ),
        .O(\Flit_id[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \Flit_id[4]_i_3__1 
       (.I0(\Flit_id_reg_n_0_[3] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[2] ),
        .I4(\Flit_id_reg_n_0_[4] ),
        .O(\Flit_id[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40F00FBF40FF00)) 
    \Flit_id[5]_i_2__1 
       (.I0(\outport[12]_i_2__1_n_0 ),
        .I1(\Flit_id[2]_i_4__1_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I3(\outport[13]_i_2__1_n_0 ),
        .I4(\outport[12]_i_3__1_n_0 ),
        .I5(\Flit_id[5]_i_4__1_n_0 ),
        .O(\Flit_id[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \Flit_id[5]_i_3__1 
       (.I0(\Flit_id_reg_n_0_[4] ),
        .I1(\Flit_id_reg_n_0_[2] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[1] ),
        .I4(\Flit_id_reg_n_0_[3] ),
        .I5(\Flit_id_reg_n_0_[5] ),
        .O(\Flit_id[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Flit_id[5]_i_4__1 
       (.I0(\send_counter[3]_i_3__1_n_0 ),
        .I1(\Flit_id[2]_i_3__1_n_0 ),
        .I2(\Flit_id[2]_i_4__1_n_0 ),
        .I3(\Flit_id[2]_i_5__1_n_0 ),
        .O(\Flit_id[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h4410001000000000)) 
    \Flit_id[6]_i_1__1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(MSG_type14_out),
        .I3(out[0]),
        .I4(read_R),
        .I5(S_AXI_1_ARESETN),
        .O(\Flit_id[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \Flit_id[6]_i_2__1 
       (.I0(\Flit_id_reg_n_0_[5] ),
        .I1(\minusOp_inferred__1/i_/i__n_0 ),
        .I2(\Flit_id_reg_n_0_[6] ),
        .I3(out[1]),
        .I4(\Flit_id[6]_i_4__1_n_0 ),
        .O(\Flit_id[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \Flit_id[6]_i_3__1 
       (.I0(command_queue_read_i_1__1_n_0),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\dest_pid[7]_i_5__1_n_0 ),
        .I3(\dest_pid[7]_i_9__1_n_0 ),
        .I4(\src_buffer[0]_i_2__1_n_0 ),
        .O(MSG_type14_out));
  LUT6 #(
    .INIT(64'h7F80F00F7F80FF00)) 
    \Flit_id[6]_i_4__1 
       (.I0(\Flit_id[2]_i_4__1_n_0 ),
        .I1(\outport[13]_i_3__1_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I3(\Flit_id[6]_i_5__1_n_0 ),
        .I4(\outport[13]_i_2__1_n_0 ),
        .I5(\Flit_id[6]_i_6__1_n_0 ),
        .O(\Flit_id[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[6]_i_5__1 
       (.I0(\command_queue_mem_reg_n_0_[3][6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][6] ),
        .I4(\command_queue_mem_reg_n_0_[1][6] ),
        .I5(\command_queue_mem_reg_n_0_[2][6] ),
        .O(\Flit_id[6]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \Flit_id[6]_i_6__1 
       (.I0(\Flit_id[2]_i_5__1_n_0 ),
        .I1(\Flit_id[2]_i_4__1_n_0 ),
        .I2(\Flit_id[2]_i_3__1_n_0 ),
        .I3(\send_counter[3]_i_3__1_n_0 ),
        .I4(\outport[12]_i_3__1_n_0 ),
        .O(\Flit_id[6]_i_6__1_n_0 ));
  FDRE \Flit_id_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\Flit_id[6]_i_1__1_n_0 ),
        .D(\Flit_id[0]_i_1__1_n_0 ),
        .Q(\Flit_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \Flit_id_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\Flit_id[6]_i_1__1_n_0 ),
        .D(\Flit_id[1]_i_1__1_n_0 ),
        .Q(\Flit_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \Flit_id_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(\Flit_id[6]_i_1__1_n_0 ),
        .D(\Flit_id[2]_i_1__1_n_0 ),
        .Q(\Flit_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \Flit_id_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(\Flit_id[6]_i_1__1_n_0 ),
        .D(\Flit_id[3]_i_1__1_n_0 ),
        .Q(\Flit_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \Flit_id_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(\Flit_id[6]_i_1__1_n_0 ),
        .D(\Flit_id_reg[4]_i_1__1_n_0 ),
        .Q(\Flit_id_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \Flit_id_reg[4]_i_1__1 
       (.I0(\Flit_id[4]_i_2__1_n_0 ),
        .I1(\Flit_id[4]_i_3__1_n_0 ),
        .O(\Flit_id_reg[4]_i_1__1_n_0 ),
        .S(out[1]));
  FDRE \Flit_id_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(\Flit_id[6]_i_1__1_n_0 ),
        .D(\Flit_id_reg[5]_i_1__1_n_0 ),
        .Q(\Flit_id_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \Flit_id_reg[5]_i_1__1 
       (.I0(\Flit_id[5]_i_2__1_n_0 ),
        .I1(\Flit_id[5]_i_3__1_n_0 ),
        .O(\Flit_id_reg[5]_i_1__1_n_0 ),
        .S(out[1]));
  FDRE \Flit_id_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(\Flit_id[6]_i_1__1_n_0 ),
        .D(\Flit_id[6]_i_2__1_n_0 ),
        .Q(\Flit_id_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000220A000A22)) 
    \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2 
       (.I0(p_31_out),
        .I1(S_AXI_1_AWADDR[0]),
        .I2(S_AXI_1_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[1]),
        .I5(S_AXI_1_ARADDR[1]),
        .O(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1 
       (.I0(p_31_out),
        .I1(S_AXI_1_AWADDR[1]),
        .I2(S_AXI_1_ARADDR[1]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[0]),
        .I5(S_AXI_1_ARADDR[0]),
        .O(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \G_recv_channels_1.recv_channel_info[1][Enable]_i_2__1 
       (.I0(S_AXI_1_AWADDR[7]),
        .I1(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I2(rni_chipselect6_out),
        .I3(slave_address[2]),
        .I4(slave_address[1]),
        .O(p_31_out));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1 
       (.I0(p_31_out),
        .I1(S_AXI_1_AWADDR[0]),
        .I2(S_AXI_1_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[1]),
        .I5(S_AXI_1_ARADDR[1]),
        .O(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA088A00000880000)) 
    \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1 
       (.I0(p_31_out),
        .I1(S_AXI_1_AWADDR[0]),
        .I2(S_AXI_1_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[1]),
        .I5(S_AXI_1_ARADDR[1]),
        .O(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Channel_type] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Enable] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(\recv_address_reg[7]_2 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\recv_address_reg[7]_2 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\recv_address_reg[7]_2 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[7]),
        .Q(\recv_address_reg[7]_2 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[8]),
        .Q(\recv_address_reg[7]_1 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[10]),
        .Q(\recv_address_reg[7]_1 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\recv_address_reg[7]_1 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\recv_address_reg[7]_1 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[14]),
        .Q(\recv_address_reg[7]_1 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Channel_type] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Enable] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(Q[0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(Q[1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[8]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[10]),
        .Q(\recv_address_reg[8]_1 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\recv_address_reg[8]_1 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[14]),
        .Q(\recv_address_reg[8]_1 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Channel_type] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Enable] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\recv_address_reg[8]_2 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\recv_address_reg[8]_2 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(\recv_address_reg[8]_2 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\recv_address_reg[8]_2 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[8]),
        .Q(\recv_address_reg[8]_3 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[9]),
        .Q(\recv_address_reg[8]_3 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[10]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[11]),
        .Q(\recv_address_reg[8]_3 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Channel_type] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Enable] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\recv_address_reg[8]_6 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\recv_address_reg[8]_6 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(\recv_address_reg[8]_6 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(\recv_address_reg[8]_6 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\recv_address_reg[8]_6 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\recv_address_reg[8]_6 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\recv_address_reg[8]_6 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[8]),
        .Q(\recv_address_reg[8]_5 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[10]),
        .Q(\recv_address_reg[8]_5 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\recv_address_reg[8]_5 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[14]),
        .Q(\recv_address_reg[8]_5 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [7]));
  LUT6 #(
    .INIT(64'h000000220A000A22)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_1__2 
       (.I0(p_33_out),
        .I1(S_AXI_1_AWADDR[0]),
        .I2(S_AXI_1_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[1]),
        .I5(S_AXI_1_ARADDR[1]),
        .O(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_2__1 
       (.I0(S_AXI_1_AWADDR[7]),
        .I1(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I2(rni_chipselect6_out),
        .I3(slave_address[1]),
        .I4(slave_address[2]),
        .O(p_33_out));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_3__1 
       (.I0(S_AXI_1_WVALID),
        .I1(S_AXI_1_AWVALID),
        .I2(axi_awready_reg_3),
        .I3(axi_wready_reg),
        .O(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_send_channels_1.send_channel_info[1][Enable]_i_1__1 
       (.I0(p_33_out),
        .I1(S_AXI_1_AWADDR[1]),
        .I2(S_AXI_1_ARADDR[1]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[0]),
        .I5(S_AXI_1_ARADDR[0]),
        .O(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_send_channels_1.send_channel_info[2][Enable]_i_1__1 
       (.I0(p_33_out),
        .I1(S_AXI_1_AWADDR[0]),
        .I2(S_AXI_1_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[1]),
        .I5(S_AXI_1_ARADDR[1]),
        .O(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA088A00000880000)) 
    \G_send_channels_1.send_channel_info[3][Enable]_i_1__1 
       (.I0(p_33_out),
        .I1(S_AXI_1_AWADDR[0]),
        .I2(S_AXI_1_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[1]),
        .I5(S_AXI_1_ARADDR[1]),
        .O(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][EW][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][EW] ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Enable] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Enable]__0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][NS][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][NS] ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][EW][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Enable] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Enable]__0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][NS][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][EW][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Enable] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][NS][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][EW][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Enable] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][NS][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][7] 
       (.C(S_AXI_1_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    MSG_type_i_1__1
       (.I0(\src_buffer[1]_i_1__1_n_0 ),
        .I1(S_AXI_1_ARESETN),
        .I2(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I3(\send_counter_reg[0]_1 ),
        .O(MSG_type_i_1__1_n_0));
  FDRE MSG_type_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(MSG_type_i_1__1_n_0),
        .Q(\send_counter_reg[0]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_i_1__3
       (.I0(toggle_address_cpu_side[3]),
        .I1(toggle_address_cpu_side[2]),
        .I2(axi_awready_reg_4),
        .I3(toggle_address_cpu_side[1]),
        .I4(axi_awready_reg_5),
        .I5(toggle_address_cpu_side[0]),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_3__4
       (.I0(S_AXI_1_AWADDR[6]),
        .I1(S_AXI_1_ARADDR[6]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg_3),
        .I5(axi_wready_reg),
        .O(slave_address[2]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_4__4
       (.I0(S_AXI_1_AWADDR[5]),
        .I1(S_AXI_1_ARADDR[5]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg_3),
        .I5(axi_wready_reg),
        .O(slave_address[1]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_9__1
       (.I0(S_AXI_1_AWADDR[0]),
        .I1(S_AXI_1_ARADDR[0]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg_3),
        .I5(axi_wready_reg),
        .O(slave_address[0]));
  LUT1 #(
    .INIT(2'h1)) 
    axi_arready_i_1__0
       (.I0(S_AXI_1_ARESETN),
        .O(\global_clock_reg[0]_0 ));
  FDRE \channel_nr_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(write_R_reg),
        .Q(\channel_nr_reg[2]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \channel_status[0][0]_i_1__1 
       (.I0(\channel_status[0][1]_i_2__1_n_0 ),
        .I1(\channel_status[0][1]_i_3__1_n_0 ),
        .I2(\channel_status[0][1]_i_4__1_n_0 ),
        .I3(\channel_status[0][1]_i_5__1_n_0 ),
        .I4(\channel_status_reg[0]__0 [0]),
        .O(\channel_status[0][0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \channel_status[0][1]_i_1__1 
       (.I0(\channel_status[0][1]_i_2__1_n_0 ),
        .I1(\channel_status[0][1]_i_3__1_n_0 ),
        .I2(\channel_status[0][1]_i_4__1_n_0 ),
        .I3(\channel_status[0][1]_i_5__1_n_0 ),
        .I4(\channel_status_reg[0]__0 [1]),
        .O(\channel_status[0][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \channel_status[0][1]_i_2__1 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[0]),
        .I4(\channel_status_reg[1][1]_0 ),
        .O(\channel_status[0][1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \channel_status[0][1]_i_3__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\channel_status[0][1]_i_6__1_n_0 ),
        .I2(toggle_address_cpu_side[0]),
        .I3(S_AXI_1_WDATA[0]),
        .I4(S_AXI_1_WDATA[1]),
        .O(\channel_status[0][1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \channel_status[0][1]_i_4__1 
       (.I0(write_R_reg_2),
        .I1(mem_address[0]),
        .I2(\channel_status_reg[1][1]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[1]),
        .I5(\channel_nr_reg[2]_0 ),
        .O(\channel_status[0][1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F88F8F88888)) 
    \channel_status[0][1]_i_5__1 
       (.I0(\recv_state_reg[0]_0 ),
        .I1(\channel_status[0][1]_i_8__1_n_0 ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[0][1]_i_9__1_n_0 ),
        .I5(toggle_address_cpu_side[0]),
        .O(\channel_status[0][1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \channel_status[0][1]_i_6__1 
       (.I0(synchronize_flag_reg_0),
        .I1(S_AXI_1_WVALID),
        .I2(S_AXI_1_AWVALID),
        .I3(axi_awready_reg_3),
        .I4(axi_wready_reg),
        .I5(rni_chipselect6_out),
        .O(\channel_status[0][1]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[0][1]_i_8__1 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .O(\channel_status[0][1]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \channel_status[0][1]_i_9__1 
       (.I0(S_AXI_1_WDATA[1]),
        .I1(S_AXI_1_WDATA[0]),
        .I2(toggle_address_cpu_side[0]),
        .I3(\channel_status[0][1]_i_6__1_n_0 ),
        .O(\channel_status[0][1]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \channel_status[1][0]_i_1__1 
       (.I0(\channel_status[1][1]_i_2__1_n_0 ),
        .I1(\channel_status[1][0]_i_2__1_n_0 ),
        .I2(\channel_status[1][0]_i_3__1_n_0 ),
        .I3(\channel_status_reg[1][0]_0 ),
        .I4(\channel_status[1][1]_i_5__1_n_0 ),
        .I5(\channel_status_reg[1]__0 [0]),
        .O(\channel_status[1][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \channel_status[1][0]_i_2__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(mem_address[1]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[0]),
        .O(\channel_status[1][0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \channel_status[1][0]_i_3__1 
       (.I0(\channel_nr_reg[2]_0 ),
        .I1(mem_address[0]),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(\channel_status_reg[1][1]_0 ),
        .I5(write_R),
        .O(\channel_status[1][0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h101F101F303F3030)) 
    \channel_status[1][0]_i_4__1 
       (.I0(\interrupt[1]_i_2__1_n_0 ),
        .I1(\channel_status[1][0]_i_5__1_n_0 ),
        .I2(mem_address[1]),
        .I3(\toggle_bits_noc_side[1]_i_3__1_n_0 ),
        .I4(\toggle_bits_noc_side[0]_i_3__1_n_0 ),
        .I5(mem_address[0]),
        .O(\channel_status_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \channel_status[1][0]_i_5__1 
       (.I0(mem_address[0]),
        .I1(\recv_counter[2][6]_i_4__1_n_0 ),
        .I2(\recv_counter_reg[2]__0 [1]),
        .I3(\recv_counter_reg[2]__0 [2]),
        .I4(\recv_counter_reg[2]__0 [0]),
        .I5(\recv_counter_reg[2]__0 [6]),
        .O(\channel_status[1][0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[1][1]_i_1__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[1][1]_i_2__1_n_0 ),
        .I2(\channel_status[1][1]_i_3__1_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[1][1]_i_5__1_n_0 ),
        .I5(\channel_status_reg[1]__0 [1]),
        .O(\channel_status[1][1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB000000FF00)) 
    \channel_status[1][1]_i_2__1 
       (.I0(S_AXI_1_WDATA[1]),
        .I1(S_AXI_1_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__1_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[1]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\channel_status[1][1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \channel_status[1][1]_i_3__1 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .O(\channel_status[1][1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5D55FFFFFFFF)) 
    \channel_status[1][1]_i_5__1 
       (.I0(\channel_status[1][1]_i_6__1_n_0 ),
        .I1(toggle_address_cpu_side[1]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[1][0]_i_2__1_n_0 ),
        .I5(\channel_status[1][1]_i_7__1_n_0 ),
        .O(\channel_status[1][1]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \channel_status[1][1]_i_6__1 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[0]),
        .I4(write_R_reg_2),
        .O(\channel_status[1][1]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \channel_status[1][1]_i_7__1 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\channel_status[0][1]_i_6__1_n_0 ),
        .I2(S_AXI_1_WDATA[0]),
        .I3(S_AXI_1_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\channel_status[1][1]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \channel_status[2][0]_i_1__1 
       (.I0(\channel_status[2][0]_i_2__1_n_0 ),
        .I1(\recv_counter[2][6]_i_3__1_n_0 ),
        .I2(\channel_status[2][1]_i_2__1_n_0 ),
        .I3(\channel_status[2][0]_i_3__1_n_0 ),
        .I4(\channel_status[2][1]_i_4__1_n_0 ),
        .I5(\channel_status_reg[2]__0 [0]),
        .O(\channel_status[2][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \channel_status[2][0]_i_2__1 
       (.I0(\channel_nr_reg[2]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_status_reg[1][0]_0 ),
        .O(\channel_status[2][0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \channel_status[2][0]_i_3__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(mem_address[0]),
        .I3(\channel_nr_reg[2]_0 ),
        .I4(mem_address[1]),
        .O(\channel_status[2][0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[2][1]_i_1__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[2][1]_i_2__1_n_0 ),
        .I2(\channel_status[2][1]_i_3__1_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[2][1]_i_4__1_n_0 ),
        .I5(\channel_status_reg[2]__0 [1]),
        .O(\channel_status[2][1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB000000FF00)) 
    \channel_status[2][1]_i_2__1 
       (.I0(S_AXI_1_WDATA[0]),
        .I1(S_AXI_1_WDATA[1]),
        .I2(\channel_status[0][1]_i_6__1_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[2]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[2][1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \channel_status[2][1]_i_3__1 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[0]),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[2][1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5D55FFFFFFFF)) 
    \channel_status[2][1]_i_4__1 
       (.I0(\channel_status[2][1]_i_5__1_n_0 ),
        .I1(toggle_address_cpu_side[2]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[2][0]_i_3__1_n_0 ),
        .I5(\channel_status[2][1]_i_6__1_n_0 ),
        .O(\channel_status[2][1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \channel_status[2][1]_i_5__1 
       (.I0(recv_buffer_write_reg_0),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .I4(write_R_reg_2),
        .O(\channel_status[2][1]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \channel_status[2][1]_i_6__1 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\channel_status[0][1]_i_6__1_n_0 ),
        .I2(S_AXI_1_WDATA[1]),
        .I3(S_AXI_1_WDATA[0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[2][1]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \channel_status[3][0]_i_1__1 
       (.I0(\channel_status[3][0]_i_2__1_n_0 ),
        .I1(\channel_status[3][1]_i_2__1_n_0 ),
        .I2(\channel_status[3][1]_i_3__1_n_0 ),
        .I3(\channel_status[3][1]_i_5__1_n_0 ),
        .I4(\channel_status_reg[3]__0 [0]),
        .O(\channel_status[3][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \channel_status[3][0]_i_2__1 
       (.I0(\channel_status[2][0]_i_2__1_n_0 ),
        .I1(write_R),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(mem_address[1]),
        .O(\channel_status[3][0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hF1FFF100)) 
    \channel_status[3][1]_i_1__1 
       (.I0(\channel_status[3][1]_i_2__1_n_0 ),
        .I1(\channel_status[3][1]_i_3__1_n_0 ),
        .I2(\channel_status[3][1]_i_4__1_n_0 ),
        .I3(\channel_status[3][1]_i_5__1_n_0 ),
        .I4(\channel_status_reg[3]__0 [1]),
        .O(\channel_status[3][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \channel_status[3][1]_i_2__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[0]),
        .O(\channel_status[3][1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF08FFFFFF00FF)) 
    \channel_status[3][1]_i_3__1 
       (.I0(S_AXI_1_WDATA[1]),
        .I1(S_AXI_1_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__1_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[3]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[3][1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \channel_status[3][1]_i_4__1 
       (.I0(write_R_reg_2),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .I5(\channel_nr_reg[2]_0 ),
        .O(\channel_status[3][1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    \channel_status[3][1]_i_5__1 
       (.I0(\channel_status[3][1]_i_6__1_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[3][1]_i_7__1_n_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\channel_status[3][1]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \channel_status[3][1]_i_6__1 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(mem_address[1]),
        .I3(\channel_nr_reg[2]_0 ),
        .O(\channel_status[3][1]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \channel_status[3][1]_i_7__1 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\channel_status[0][1]_i_6__1_n_0 ),
        .I2(S_AXI_1_WDATA[0]),
        .I3(S_AXI_1_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[3][1]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[4][0]_i_1__1 
       (.I0(\channel_status[4][0]_i_2__1_n_0 ),
        .I1(\channel_status[4][0]_i_3__1_n_0 ),
        .I2(\channel_status[4][1]_i_4__1_n_0 ),
        .I3(\channel_status[4][0]_i_4__1_n_0 ),
        .I4(\channel_status_reg[4]__0 [0]),
        .O(\channel_status[4][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \channel_status[4][0]_i_2__1 
       (.I0(\channel_status[4][0]_i_5__1_n_0 ),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[0]),
        .I4(write_R),
        .O(\channel_status[4][0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \channel_status[4][0]_i_3__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(S_AXI_1_WDATA[0]),
        .I2(S_AXI_1_WDATA[1]),
        .I3(toggle_address_cpu_side[0]),
        .I4(\channel_status[0][1]_i_6__1_n_0 ),
        .O(\channel_status[4][0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F5FFFF5755)) 
    \channel_status[4][0]_i_4__1 
       (.I0(\channel_status[4][1]_i_2__1_n_0 ),
        .I1(toggle_address_cpu_side[0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[4][1]_i_4__1_n_0 ),
        .I5(\channel_status[4][1]_i_5__1_n_0 ),
        .O(\channel_status[4][0]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \channel_status[4][0]_i_5__1 
       (.I0(mem_address[1]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_status_reg[1][0]_0 ),
        .O(\channel_status[4][0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h050F0707050D0505)) 
    \channel_status[4][1]_i_1__1 
       (.I0(\channel_status[4][1]_i_2__1_n_0 ),
        .I1(\channel_status[4][1]_i_3__1_n_0 ),
        .I2(\channel_status[4][1]_i_4__1_n_0 ),
        .I3(\channel_status[4][1]_i_5__1_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I5(\channel_status_reg[4]__0 [1]),
        .O(\channel_status[4][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \channel_status[4][1]_i_2__1 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[0]),
        .I3(mem_address[1]),
        .I4(write_R_reg_2),
        .O(\channel_status[4][1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[4][1]_i_3__1 
       (.I0(\toggle_bits_cpu_side_reg[1]_0 ),
        .I1(Heartbeat),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(toggle_address_cpu_side[0]),
        .O(\channel_status[4][1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \channel_status[4][1]_i_4__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[0]),
        .I4(mem_address[1]),
        .O(\channel_status[4][1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[4][1]_i_5__1 
       (.I0(\channel_status[0][1]_i_6__1_n_0 ),
        .I1(toggle_address_cpu_side[0]),
        .I2(S_AXI_1_WDATA[1]),
        .I3(S_AXI_1_WDATA[0]),
        .O(\channel_status[4][1]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[5][0]_i_1__1 
       (.I0(\channel_status[5][0]_i_2__1_n_0 ),
        .I1(\channel_status[5][1]_i_2__1_n_0 ),
        .I2(\channel_status[5][0]_i_3__1_n_0 ),
        .I3(\channel_status[5][1]_i_4__1_n_0 ),
        .I4(\channel_status_reg[5]__0 [0]),
        .O(\channel_status[5][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \channel_status[5][0]_i_2__1 
       (.I0(\channel_status[4][0]_i_5__1_n_0 ),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(write_R),
        .I4(mem_address[0]),
        .O(\channel_status[5][0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \channel_status[5][0]_i_3__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .O(\channel_status[5][0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[5][1]_i_1__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[5][1]_i_2__1_n_0 ),
        .I2(\channel_status[5][1]_i_3__1_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[5][1]_i_4__1_n_0 ),
        .I5(\channel_status_reg[5]__0 [1]),
        .O(\channel_status[5][1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FF00FF000000)) 
    \channel_status[5][1]_i_2__1 
       (.I0(S_AXI_1_WDATA[1]),
        .I1(S_AXI_1_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__1_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[1]),
        .O(\channel_status[5][1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \channel_status[5][1]_i_3__1 
       (.I0(mem_address[0]),
        .I1(mem_address[1]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[5][1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5755FFFFFFFF)) 
    \channel_status[5][1]_i_4__1 
       (.I0(\channel_status[5][1]_i_5__1_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(toggle_address_cpu_side[1]),
        .I3(slave_irq0),
        .I4(\channel_status[5][0]_i_3__1_n_0 ),
        .I5(\channel_status[5][1]_i_6__2_n_0 ),
        .O(\channel_status[5][1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \channel_status[5][1]_i_5__1 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(write_R_reg_2),
        .O(\channel_status[5][1]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \channel_status[5][1]_i_6__2 
       (.I0(\channel_status[0][1]_i_6__1_n_0 ),
        .I1(S_AXI_1_WDATA[0]),
        .I2(S_AXI_1_WDATA[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[1]),
        .O(\channel_status[5][1]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA80000)) 
    \channel_status[6][0]_i_1__1 
       (.I0(\channel_status[6][0]_i_2__1_n_0 ),
        .I1(\channel_status_reg[1][0]_0 ),
        .I2(\recv_counter[2][6]_i_3__1_n_0 ),
        .I3(\channel_status[6][0]_i_3__1_n_0 ),
        .I4(\channel_status[6][1]_i_3__1_n_0 ),
        .I5(\channel_status_reg[6]__0 [0]),
        .O(\channel_status[6][0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \channel_status[6][0]_i_2__1 
       (.I0(\channel_status[6][1]_i_4__1_n_0 ),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_nr_reg[2]_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\channel_status_reg[1][1]_0 ),
        .O(\channel_status[6][0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_status[6][0]_i_3__1 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .O(\channel_status[6][0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_status[6][1]_i_1__1 
       (.I0(\channel_status[6][1]_i_2__1_n_0 ),
        .I1(\channel_status[6][1]_i_3__1_n_0 ),
        .I2(\channel_status_reg[6]__0 [1]),
        .O(\channel_status[6][1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEA2AAAAAAA2)) 
    \channel_status[6][1]_i_2__1 
       (.I0(\channel_status[6][1]_i_4__1_n_0 ),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[6][0]_i_3__1_n_0 ),
        .I5(write_R_reg_2),
        .O(\channel_status[6][1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4FFF4F)) 
    \channel_status[6][1]_i_3__1 
       (.I0(\channel_status[6][1]_i_5__1_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[6][1]_i_6__2_n_0 ),
        .I3(slave_irq0),
        .I4(toggle_address_cpu_side[2]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[6][1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FF00FF000000)) 
    \channel_status[6][1]_i_4__1 
       (.I0(S_AXI_1_WDATA[0]),
        .I1(S_AXI_1_WDATA[1]),
        .I2(\channel_status[0][1]_i_6__1_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[2]),
        .O(\channel_status[6][1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \channel_status[6][1]_i_5__1 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[6][1]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \channel_status[6][1]_i_6__2 
       (.I0(\channel_status[0][1]_i_6__1_n_0 ),
        .I1(S_AXI_1_WDATA[1]),
        .I2(S_AXI_1_WDATA[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[2]),
        .O(\channel_status[6][1]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h4CFCFFFF4CFC0000)) 
    \channel_status[7][0]_i_1__1 
       (.I0(write_R_reg_2),
        .I1(\channel_status[7][0]_i_2__1_n_0 ),
        .I2(\channel_status[7][0]_i_3__1_n_0 ),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[7][1]_i_3__1_n_0 ),
        .I5(\channel_status_reg[7]__0 [0]),
        .O(\channel_status[7][0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF700FF00FF000000)) 
    \channel_status[7][0]_i_2__1 
       (.I0(S_AXI_1_WDATA[1]),
        .I1(S_AXI_1_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__1_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\channel_status[7][0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \channel_status[7][0]_i_3__1 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[7][0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_status[7][1]_i_1__1 
       (.I0(\channel_status[7][1]_i_2__1_n_0 ),
        .I1(\channel_status[7][1]_i_3__1_n_0 ),
        .I2(\channel_status_reg[7]__0 [1]),
        .O(\channel_status[7][1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF3F00008000)) 
    \channel_status[7][1]_i_2__1 
       (.I0(write_R_reg_2),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[6][0]_i_3__1_n_0 ),
        .I5(\channel_status[7][0]_i_2__1_n_0 ),
        .O(\channel_status[7][1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8FFF8)) 
    \channel_status[7][1]_i_3__1 
       (.I0(\channel_status[7][0]_i_3__1_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[7][1]_i_4__1_n_0 ),
        .I3(slave_irq0),
        .I4(toggle_address_cpu_side[3]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[7][1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \channel_status[7][1]_i_4__1 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\channel_status[0][1]_i_6__1_n_0 ),
        .I2(S_AXI_1_WDATA[0]),
        .I3(S_AXI_1_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[7][1]_i_4__1_n_0 ));
  FDCE \channel_status_reg[0][0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[0][0]_i_1__1_n_0 ),
        .Q(\channel_status_reg[0]__0 [0]));
  FDCE \channel_status_reg[0][1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[0][1]_i_1__1_n_0 ),
        .Q(\channel_status_reg[0]__0 [1]));
  FDCE \channel_status_reg[1][0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[1][0]_i_1__1_n_0 ),
        .Q(\channel_status_reg[1]__0 [0]));
  FDCE \channel_status_reg[1][1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[1][1]_i_1__1_n_0 ),
        .Q(\channel_status_reg[1]__0 [1]));
  FDCE \channel_status_reg[2][0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[2][0]_i_1__1_n_0 ),
        .Q(\channel_status_reg[2]__0 [0]));
  FDCE \channel_status_reg[2][1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[2][1]_i_1__1_n_0 ),
        .Q(\channel_status_reg[2]__0 [1]));
  FDCE \channel_status_reg[3][0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[3][0]_i_1__1_n_0 ),
        .Q(\channel_status_reg[3]__0 [0]));
  FDCE \channel_status_reg[3][1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[3][1]_i_1__1_n_0 ),
        .Q(\channel_status_reg[3]__0 [1]));
  FDCE \channel_status_reg[4][0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[4][0]_i_1__1_n_0 ),
        .Q(\channel_status_reg[4]__0 [0]));
  FDCE \channel_status_reg[4][1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[4][1]_i_1__1_n_0 ),
        .Q(\channel_status_reg[4]__0 [1]));
  FDCE \channel_status_reg[5][0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[5][0]_i_1__1_n_0 ),
        .Q(\channel_status_reg[5]__0 [0]));
  FDCE \channel_status_reg[5][1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[5][1]_i_1__1_n_0 ),
        .Q(\channel_status_reg[5]__0 [1]));
  FDCE \channel_status_reg[6][0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[6][0]_i_1__1_n_0 ),
        .Q(\channel_status_reg[6]__0 [0]));
  FDCE \channel_status_reg[6][1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[6][1]_i_1__1_n_0 ),
        .Q(\channel_status_reg[6]__0 [1]));
  FDCE \channel_status_reg[7][0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[7][0]_i_1__1_n_0 ),
        .Q(\channel_status_reg[7]__0 [0]));
  FDCE \channel_status_reg[7][1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[7][1]_i_1__1_n_0 ),
        .Q(\channel_status_reg[7]__0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_2__1 
       (.I0(clock_tick_reg[3]),
        .O(\clock_tick[0]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_3__1 
       (.I0(clock_tick_reg[2]),
        .O(\clock_tick[0]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_4__1 
       (.I0(clock_tick_reg[1]),
        .O(\clock_tick[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clock_tick[0]_i_5__1 
       (.I0(clock_tick_reg[0]),
        .O(\clock_tick[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_2__1 
       (.I0(clock_tick_reg[15]),
        .O(\clock_tick[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_3__1 
       (.I0(clock_tick_reg[14]),
        .O(\clock_tick[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_4__1 
       (.I0(clock_tick_reg[13]),
        .O(\clock_tick[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_5__1 
       (.I0(clock_tick_reg[12]),
        .O(\clock_tick[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_2__1 
       (.I0(clock_tick_reg[19]),
        .O(\clock_tick[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_3__1 
       (.I0(clock_tick_reg[18]),
        .O(\clock_tick[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_4__1 
       (.I0(clock_tick_reg[17]),
        .O(\clock_tick[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_5__1 
       (.I0(clock_tick_reg[16]),
        .O(\clock_tick[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_2__1 
       (.I0(clock_tick_reg[23]),
        .O(\clock_tick[20]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_3__1 
       (.I0(clock_tick_reg[22]),
        .O(\clock_tick[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_4__1 
       (.I0(clock_tick_reg[21]),
        .O(\clock_tick[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_5__1 
       (.I0(clock_tick_reg[20]),
        .O(\clock_tick[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_2__1 
       (.I0(clock_tick_reg[27]),
        .O(\clock_tick[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_3__1 
       (.I0(clock_tick_reg[26]),
        .O(\clock_tick[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_4__1 
       (.I0(clock_tick_reg[25]),
        .O(\clock_tick[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_5__1 
       (.I0(clock_tick_reg[24]),
        .O(\clock_tick[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_2__1 
       (.I0(clock_tick_reg[31]),
        .O(\clock_tick[28]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_3__1 
       (.I0(clock_tick_reg[30]),
        .O(\clock_tick[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_4__1 
       (.I0(clock_tick_reg[29]),
        .O(\clock_tick[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_5__1 
       (.I0(clock_tick_reg[28]),
        .O(\clock_tick[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_2__1 
       (.I0(clock_tick_reg[7]),
        .O(\clock_tick[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_3__1 
       (.I0(clock_tick_reg[6]),
        .O(\clock_tick[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_4__1 
       (.I0(clock_tick_reg[5]),
        .O(\clock_tick[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_5__1 
       (.I0(clock_tick_reg[4]),
        .O(\clock_tick[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_2__1 
       (.I0(clock_tick_reg[11]),
        .O(\clock_tick[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_3__1 
       (.I0(clock_tick_reg[10]),
        .O(\clock_tick[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_4__1 
       (.I0(clock_tick_reg[9]),
        .O(\clock_tick[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_5__1 
       (.I0(clock_tick_reg[8]),
        .O(\clock_tick[8]_i_5__1_n_0 ));
  FDCE \clock_tick_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__1_n_7 ),
        .Q(clock_tick_reg[0]));
  CARRY4 \clock_tick_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\clock_tick_reg[0]_i_1__1_n_0 ,\clock_tick_reg[0]_i_1__1_n_1 ,\clock_tick_reg[0]_i_1__1_n_2 ,\clock_tick_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\clock_tick_reg[0]_i_1__1_n_4 ,\clock_tick_reg[0]_i_1__1_n_5 ,\clock_tick_reg[0]_i_1__1_n_6 ,\clock_tick_reg[0]_i_1__1_n_7 }),
        .S({\clock_tick[0]_i_2__1_n_0 ,\clock_tick[0]_i_3__1_n_0 ,\clock_tick[0]_i_4__1_n_0 ,\clock_tick[0]_i_5__1_n_0 }));
  FDCE \clock_tick_reg[10] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__1_n_5 ),
        .Q(clock_tick_reg[10]));
  FDCE \clock_tick_reg[11] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__1_n_4 ),
        .Q(clock_tick_reg[11]));
  FDCE \clock_tick_reg[12] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__1_n_7 ),
        .Q(clock_tick_reg[12]));
  CARRY4 \clock_tick_reg[12]_i_1__1 
       (.CI(\clock_tick_reg[8]_i_1__1_n_0 ),
        .CO({\clock_tick_reg[12]_i_1__1_n_0 ,\clock_tick_reg[12]_i_1__1_n_1 ,\clock_tick_reg[12]_i_1__1_n_2 ,\clock_tick_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[12]_i_1__1_n_4 ,\clock_tick_reg[12]_i_1__1_n_5 ,\clock_tick_reg[12]_i_1__1_n_6 ,\clock_tick_reg[12]_i_1__1_n_7 }),
        .S({\clock_tick[12]_i_2__1_n_0 ,\clock_tick[12]_i_3__1_n_0 ,\clock_tick[12]_i_4__1_n_0 ,\clock_tick[12]_i_5__1_n_0 }));
  FDCE \clock_tick_reg[13] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__1_n_6 ),
        .Q(clock_tick_reg[13]));
  FDCE \clock_tick_reg[14] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__1_n_5 ),
        .Q(clock_tick_reg[14]));
  FDCE \clock_tick_reg[15] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__1_n_4 ),
        .Q(clock_tick_reg[15]));
  FDCE \clock_tick_reg[16] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__1_n_7 ),
        .Q(clock_tick_reg[16]));
  CARRY4 \clock_tick_reg[16]_i_1__1 
       (.CI(\clock_tick_reg[12]_i_1__1_n_0 ),
        .CO({\clock_tick_reg[16]_i_1__1_n_0 ,\clock_tick_reg[16]_i_1__1_n_1 ,\clock_tick_reg[16]_i_1__1_n_2 ,\clock_tick_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[16]_i_1__1_n_4 ,\clock_tick_reg[16]_i_1__1_n_5 ,\clock_tick_reg[16]_i_1__1_n_6 ,\clock_tick_reg[16]_i_1__1_n_7 }),
        .S({\clock_tick[16]_i_2__1_n_0 ,\clock_tick[16]_i_3__1_n_0 ,\clock_tick[16]_i_4__1_n_0 ,\clock_tick[16]_i_5__1_n_0 }));
  FDCE \clock_tick_reg[17] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__1_n_6 ),
        .Q(clock_tick_reg[17]));
  FDCE \clock_tick_reg[18] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__1_n_5 ),
        .Q(clock_tick_reg[18]));
  FDCE \clock_tick_reg[19] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__1_n_4 ),
        .Q(clock_tick_reg[19]));
  FDCE \clock_tick_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__1_n_6 ),
        .Q(clock_tick_reg[1]));
  FDCE \clock_tick_reg[20] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__1_n_7 ),
        .Q(clock_tick_reg[20]));
  CARRY4 \clock_tick_reg[20]_i_1__1 
       (.CI(\clock_tick_reg[16]_i_1__1_n_0 ),
        .CO({\clock_tick_reg[20]_i_1__1_n_0 ,\clock_tick_reg[20]_i_1__1_n_1 ,\clock_tick_reg[20]_i_1__1_n_2 ,\clock_tick_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[20]_i_1__1_n_4 ,\clock_tick_reg[20]_i_1__1_n_5 ,\clock_tick_reg[20]_i_1__1_n_6 ,\clock_tick_reg[20]_i_1__1_n_7 }),
        .S({\clock_tick[20]_i_2__1_n_0 ,\clock_tick[20]_i_3__1_n_0 ,\clock_tick[20]_i_4__1_n_0 ,\clock_tick[20]_i_5__1_n_0 }));
  FDCE \clock_tick_reg[21] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__1_n_6 ),
        .Q(clock_tick_reg[21]));
  FDCE \clock_tick_reg[22] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__1_n_5 ),
        .Q(clock_tick_reg[22]));
  FDCE \clock_tick_reg[23] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__1_n_4 ),
        .Q(clock_tick_reg[23]));
  FDCE \clock_tick_reg[24] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__1_n_7 ),
        .Q(clock_tick_reg[24]));
  CARRY4 \clock_tick_reg[24]_i_1__1 
       (.CI(\clock_tick_reg[20]_i_1__1_n_0 ),
        .CO({\clock_tick_reg[24]_i_1__1_n_0 ,\clock_tick_reg[24]_i_1__1_n_1 ,\clock_tick_reg[24]_i_1__1_n_2 ,\clock_tick_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[24]_i_1__1_n_4 ,\clock_tick_reg[24]_i_1__1_n_5 ,\clock_tick_reg[24]_i_1__1_n_6 ,\clock_tick_reg[24]_i_1__1_n_7 }),
        .S({\clock_tick[24]_i_2__1_n_0 ,\clock_tick[24]_i_3__1_n_0 ,\clock_tick[24]_i_4__1_n_0 ,\clock_tick[24]_i_5__1_n_0 }));
  FDCE \clock_tick_reg[25] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__1_n_6 ),
        .Q(clock_tick_reg[25]));
  FDCE \clock_tick_reg[26] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__1_n_5 ),
        .Q(clock_tick_reg[26]));
  FDCE \clock_tick_reg[27] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__1_n_4 ),
        .Q(clock_tick_reg[27]));
  FDCE \clock_tick_reg[28] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__1_n_7 ),
        .Q(clock_tick_reg[28]));
  CARRY4 \clock_tick_reg[28]_i_1__1 
       (.CI(\clock_tick_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_clock_tick_reg[28]_i_1__1_CO_UNCONNECTED [3],\clock_tick_reg[28]_i_1__1_n_1 ,\clock_tick_reg[28]_i_1__1_n_2 ,\clock_tick_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[28]_i_1__1_n_4 ,\clock_tick_reg[28]_i_1__1_n_5 ,\clock_tick_reg[28]_i_1__1_n_6 ,\clock_tick_reg[28]_i_1__1_n_7 }),
        .S({\clock_tick[28]_i_2__1_n_0 ,\clock_tick[28]_i_3__1_n_0 ,\clock_tick[28]_i_4__1_n_0 ,\clock_tick[28]_i_5__1_n_0 }));
  FDCE \clock_tick_reg[29] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__1_n_6 ),
        .Q(clock_tick_reg[29]));
  FDCE \clock_tick_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__1_n_5 ),
        .Q(clock_tick_reg[2]));
  FDCE \clock_tick_reg[30] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__1_n_5 ),
        .Q(clock_tick_reg[30]));
  FDCE \clock_tick_reg[31] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__1_n_4 ),
        .Q(clock_tick_reg[31]));
  FDCE \clock_tick_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__1_n_4 ),
        .Q(clock_tick_reg[3]));
  FDCE \clock_tick_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__1_n_7 ),
        .Q(clock_tick_reg[4]));
  CARRY4 \clock_tick_reg[4]_i_1__1 
       (.CI(\clock_tick_reg[0]_i_1__1_n_0 ),
        .CO({\clock_tick_reg[4]_i_1__1_n_0 ,\clock_tick_reg[4]_i_1__1_n_1 ,\clock_tick_reg[4]_i_1__1_n_2 ,\clock_tick_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[4]_i_1__1_n_4 ,\clock_tick_reg[4]_i_1__1_n_5 ,\clock_tick_reg[4]_i_1__1_n_6 ,\clock_tick_reg[4]_i_1__1_n_7 }),
        .S({\clock_tick[4]_i_2__1_n_0 ,\clock_tick[4]_i_3__1_n_0 ,\clock_tick[4]_i_4__1_n_0 ,\clock_tick[4]_i_5__1_n_0 }));
  FDCE \clock_tick_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__1_n_6 ),
        .Q(clock_tick_reg[5]));
  FDCE \clock_tick_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__1_n_5 ),
        .Q(clock_tick_reg[6]));
  FDCE \clock_tick_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__1_n_4 ),
        .Q(clock_tick_reg[7]));
  FDCE \clock_tick_reg[8] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__1_n_7 ),
        .Q(clock_tick_reg[8]));
  CARRY4 \clock_tick_reg[8]_i_1__1 
       (.CI(\clock_tick_reg[4]_i_1__1_n_0 ),
        .CO({\clock_tick_reg[8]_i_1__1_n_0 ,\clock_tick_reg[8]_i_1__1_n_1 ,\clock_tick_reg[8]_i_1__1_n_2 ,\clock_tick_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[8]_i_1__1_n_4 ,\clock_tick_reg[8]_i_1__1_n_5 ,\clock_tick_reg[8]_i_1__1_n_6 ,\clock_tick_reg[8]_i_1__1_n_7 }),
        .S({\clock_tick[8]_i_2__1_n_0 ,\clock_tick[8]_i_3__1_n_0 ,\clock_tick[8]_i_4__1_n_0 ,\clock_tick[8]_i_5__1_n_0 }));
  FDCE \clock_tick_reg[9] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__1_n_6 ),
        .Q(clock_tick_reg[9]));
  LUT6 #(
    .INIT(64'h00007FFF8000FFFF)) 
    \command_queue_in[32]_i_1__1 
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg_3),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_ARADDR[1]),
        .I5(S_AXI_1_AWADDR[1]),
        .O(\command_queue_in[32]_i_1__1_n_0 ));
  FDCE \command_queue_in_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[0]),
        .Q(\command_queue_in_reg_n_0_[0] ));
  FDCE \command_queue_in_reg[12] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[12]),
        .Q(\command_queue_in_reg_n_0_[12] ));
  FDCE \command_queue_in_reg[13] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[13]),
        .Q(\command_queue_in_reg_n_0_[13] ));
  FDCE \command_queue_in_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[1]),
        .Q(\command_queue_in_reg_n_0_[1] ));
  FDCE \command_queue_in_reg[24] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[24]),
        .Q(\command_queue_in_reg_n_0_[24] ));
  FDCE \command_queue_in_reg[28] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[28]),
        .Q(\command_queue_in_reg_n_0_[28] ));
  FDCE \command_queue_in_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[2]),
        .Q(\command_queue_in_reg_n_0_[2] ));
  FDCE \command_queue_in_reg[32] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_in[32]_i_1__1_n_0 ),
        .Q(\command_queue_in_reg_n_0_[32] ));
  FDCE \command_queue_in_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[3]),
        .Q(\command_queue_in_reg_n_0_[3] ));
  FDCE \command_queue_in_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[4]),
        .Q(\command_queue_in_reg_n_0_[4] ));
  FDCE \command_queue_in_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[5]),
        .Q(\command_queue_in_reg_n_0_[5] ));
  FDCE \command_queue_in_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_1_WDATA[6]),
        .Q(\command_queue_in_reg_n_0_[6] ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][0]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][12]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][13]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][1]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][24]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][28]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][2]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \command_queue_mem[0][32]_i_1__1 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[0][32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][32]_i_2__1 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][32]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][3]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][4]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][5]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][6]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][0]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][12]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][13]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][1]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][24]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][28]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][2]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \command_queue_mem[1][32]_i_1__1 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[1][32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][32]_i_2__1 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][32]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][3]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][4]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][5]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][6]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][0]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][12]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][13]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][1]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][24]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][28]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][2]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \command_queue_mem[2][32]_i_1__1 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_address[1]),
        .I5(command_queue_write_reg_n_0),
        .O(\command_queue_mem[2][32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][32]_i_2__1 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][32]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][3]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][4]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][5]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][6]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][0]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][12]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][13]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][1]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][24]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][28]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][2]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \command_queue_mem[3][32]_i_1__1 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[3][32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][32]_i_2__1 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][32]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][3]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][4]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][5]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][6]_i_1__1 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][6]_i_1__1_n_0 ));
  FDCE \command_queue_mem_reg[0][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][0]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][0] ));
  FDCE \command_queue_mem_reg[0][12] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][12]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][12] ));
  FDCE \command_queue_mem_reg[0][13] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][13]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][13] ));
  FDCE \command_queue_mem_reg[0][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][1]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][1] ));
  FDCE \command_queue_mem_reg[0][24] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][24]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][24] ));
  FDCE \command_queue_mem_reg[0][28] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][28]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][28] ));
  FDCE \command_queue_mem_reg[0][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][2]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][2] ));
  FDCE \command_queue_mem_reg[0][32] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][32]_i_2__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][32] ));
  FDCE \command_queue_mem_reg[0][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][3]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][3] ));
  FDCE \command_queue_mem_reg[0][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][4]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][4] ));
  FDCE \command_queue_mem_reg[0][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][5]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][5] ));
  FDCE \command_queue_mem_reg[0][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][6]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][6] ));
  FDCE \command_queue_mem_reg[1][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][0]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][0] ));
  FDCE \command_queue_mem_reg[1][12] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][12]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][12] ));
  FDCE \command_queue_mem_reg[1][13] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][13]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][13] ));
  FDCE \command_queue_mem_reg[1][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][1]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][1] ));
  FDCE \command_queue_mem_reg[1][24] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][24]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][24] ));
  FDCE \command_queue_mem_reg[1][28] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][28]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][28] ));
  FDCE \command_queue_mem_reg[1][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][2]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][2] ));
  FDCE \command_queue_mem_reg[1][32] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][32]_i_2__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][32] ));
  FDCE \command_queue_mem_reg[1][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][3]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][3] ));
  FDCE \command_queue_mem_reg[1][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][4]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][4] ));
  FDCE \command_queue_mem_reg[1][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][5]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][5] ));
  FDCE \command_queue_mem_reg[1][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][6]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][6] ));
  FDCE \command_queue_mem_reg[2][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][0]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][0] ));
  FDCE \command_queue_mem_reg[2][12] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][12]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][12] ));
  FDCE \command_queue_mem_reg[2][13] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][13]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][13] ));
  FDCE \command_queue_mem_reg[2][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][1]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][1] ));
  FDCE \command_queue_mem_reg[2][24] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][24]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][24] ));
  FDCE \command_queue_mem_reg[2][28] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][28]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][28] ));
  FDCE \command_queue_mem_reg[2][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][2]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][2] ));
  FDCE \command_queue_mem_reg[2][32] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][32]_i_2__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][32] ));
  FDCE \command_queue_mem_reg[2][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][3]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][3] ));
  FDCE \command_queue_mem_reg[2][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][4]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][4] ));
  FDCE \command_queue_mem_reg[2][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][5]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][5] ));
  FDCE \command_queue_mem_reg[2][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][6]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][6] ));
  FDCE \command_queue_mem_reg[3][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][0]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][0] ));
  FDCE \command_queue_mem_reg[3][12] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][12]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][12] ));
  FDCE \command_queue_mem_reg[3][13] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][13]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][13] ));
  FDCE \command_queue_mem_reg[3][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][1]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][1] ));
  FDCE \command_queue_mem_reg[3][24] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][24]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][24] ));
  FDCE \command_queue_mem_reg[3][28] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][28]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][28] ));
  FDCE \command_queue_mem_reg[3][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][2]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][2] ));
  FDCE \command_queue_mem_reg[3][32] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][32]_i_2__1_n_0 ),
        .Q(p_5_in));
  FDCE \command_queue_mem_reg[3][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][3]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][3] ));
  FDCE \command_queue_mem_reg[3][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][4]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][4] ));
  FDCE \command_queue_mem_reg[3][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][5]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][5] ));
  FDCE \command_queue_mem_reg[3][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][6]_i_1__1_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][6] ));
  LUT2 #(
    .INIT(4'h6)) 
    \command_queue_read_address[0]_i_1__1 
       (.I0(command_queue_read_reg_n_0),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .O(\command_queue_read_address[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \command_queue_read_address[1]_i_1__1 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(command_queue_read_reg_n_0),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .O(\command_queue_read_address[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \command_queue_read_address[2]_i_1__1 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(command_queue_read_reg_n_0),
        .I3(\command_queue_read_address_reg_n_0_[2] ),
        .O(\command_queue_read_address[2]_i_1__1_n_0 ));
  FDCE \command_queue_read_address_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[0]_i_1__1_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[0] ));
  FDCE \command_queue_read_address_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[1]_i_1__1_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[1] ));
  FDCE \command_queue_read_address_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[2]_i_1__1_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    command_queue_read_i_1__1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(command_queue_read_i_2__1_n_0),
        .O(command_queue_read_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    command_queue_read_i_2__1
       (.I0(command_queue_write_address[0]),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_write_address[1]),
        .I4(command_queue_write_address__0),
        .I5(\command_queue_read_address_reg_n_0_[2] ),
        .O(command_queue_read_i_2__1_n_0));
  FDRE command_queue_read_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(command_queue_read_i_1__1_n_0),
        .Q(command_queue_read_reg_n_0),
        .R(\global_clock_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \command_queue_write_address[0]_i_1__1 
       (.I0(command_queue_write_reg_n_0),
        .I1(command_queue_write_address[0]),
        .O(\command_queue_write_address[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \command_queue_write_address[1]_i_1__1 
       (.I0(command_queue_write_address[0]),
        .I1(command_queue_write_reg_n_0),
        .I2(command_queue_write_address[1]),
        .O(\command_queue_write_address[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \command_queue_write_address[2]_i_1__1 
       (.I0(command_queue_write_address[1]),
        .I1(command_queue_write_address[0]),
        .I2(command_queue_write_reg_n_0),
        .I3(command_queue_write_address__0),
        .O(\command_queue_write_address[2]_i_1__1_n_0 ));
  FDCE \command_queue_write_address_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[0]_i_1__1_n_0 ),
        .Q(command_queue_write_address[0]));
  FDCE \command_queue_write_address_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[1]_i_1__1_n_0 ),
        .Q(command_queue_write_address[1]));
  FDCE \command_queue_write_address_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[2]_i_1__1_n_0 ),
        .Q(command_queue_write_address__0));
  LUT3 #(
    .INIT(8'h04)) 
    command_queue_write_i_1__1
       (.I0(slave_address[0]),
        .I1(\toggle_bits_cpu_side_reg[0]_0 ),
        .I2(command_queue_write_i_3__1_n_0),
        .O(command_queue_write));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    command_queue_write_i_2__1
       (.I0(S_AXI_1_WVALID),
        .I1(S_AXI_1_AWVALID),
        .I2(axi_awready_reg_3),
        .I3(axi_wready_reg),
        .I4(rni_chipselect6_out),
        .O(\toggle_bits_cpu_side_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFACFCA)) 
    command_queue_write_i_3__1
       (.I0(S_AXI_1_AWADDR[3]),
        .I1(S_AXI_1_ARADDR[3]),
        .I2(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I3(S_AXI_1_AWADDR[4]),
        .I4(S_AXI_1_ARADDR[4]),
        .I5(command_queue_write_i_4__1_n_0),
        .O(command_queue_write_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hFFD8)) 
    command_queue_write_i_4__1
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I1(S_AXI_1_ARADDR[2]),
        .I2(S_AXI_1_AWADDR[2]),
        .I3(\rni_readdata_delayed_reg[0] ),
        .O(command_queue_write_i_4__1_n_0));
  FDCE command_queue_write_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(command_queue_write),
        .Q(command_queue_write_reg_n_0));
  LUT6 #(
    .INIT(64'h000000330A000A33)) 
    dap_rni_select_i_1__1
       (.I0(dap_rni_select_reg),
        .I1(S_AXI_1_AWADDR[9]),
        .I2(S_AXI_1_ARADDR[9]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[8]),
        .I5(S_AXI_1_ARADDR[8]),
        .O(rni_chipselect6_out));
  LUT3 #(
    .INIT(8'h08)) 
    dap_send_buffer_select_i_2__1
       (.I0(S_AXI_1_ARVALID),
        .I1(axi_arready_reg),
        .I2(axi_rvalid_reg),
        .O(dap_rni_select_reg));
  FDCE \data_reg_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [0]),
        .Q(RAM_reg_0[0]));
  FDCE \data_reg_reg[10] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [2]),
        .Q(RAM_reg_0[10]));
  FDCE \data_reg_reg[11] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [3]),
        .Q(RAM_reg_0[11]));
  FDCE \data_reg_reg[12] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [4]),
        .Q(RAM_reg_0[12]));
  FDCE \data_reg_reg[13] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [5]),
        .Q(RAM_reg_0[13]));
  FDCE \data_reg_reg[14] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [6]),
        .Q(RAM_reg_0[14]));
  FDCE \data_reg_reg[15] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [7]),
        .Q(RAM_reg_0[15]));
  FDCE \data_reg_reg[16] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [8]),
        .Q(RAM_reg_0[16]));
  FDCE \data_reg_reg[17] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [9]),
        .Q(RAM_reg_0[17]));
  FDCE \data_reg_reg[18] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [10]),
        .Q(RAM_reg_0[18]));
  FDCE \data_reg_reg[19] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [11]),
        .Q(RAM_reg_0[19]));
  FDCE \data_reg_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [1]),
        .Q(RAM_reg_0[1]));
  FDCE \data_reg_reg[20] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [12]),
        .Q(RAM_reg_0[20]));
  FDCE \data_reg_reg[21] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [13]),
        .Q(RAM_reg_0[21]));
  FDCE \data_reg_reg[22] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [14]),
        .Q(RAM_reg_0[22]));
  FDCE \data_reg_reg[23] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [15]),
        .Q(RAM_reg_0[23]));
  FDCE \data_reg_reg[24] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [16]),
        .Q(RAM_reg_0[24]));
  FDCE \data_reg_reg[25] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [17]),
        .Q(RAM_reg_0[25]));
  FDCE \data_reg_reg[26] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [18]),
        .Q(RAM_reg_0[26]));
  FDCE \data_reg_reg[27] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [19]),
        .Q(RAM_reg_0[27]));
  FDCE \data_reg_reg[28] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [20]),
        .Q(RAM_reg_0[28]));
  FDCE \data_reg_reg[29] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [21]),
        .Q(RAM_reg_0[29]));
  FDCE \data_reg_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [2]),
        .Q(RAM_reg_0[2]));
  FDCE \data_reg_reg[30] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [22]),
        .Q(RAM_reg_0[30]));
  FDCE \data_reg_reg[31] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [23]),
        .Q(RAM_reg_0[31]));
  FDCE \data_reg_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [3]),
        .Q(RAM_reg_0[3]));
  FDCE \data_reg_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [4]),
        .Q(RAM_reg_0[4]));
  FDCE \data_reg_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [5]),
        .Q(RAM_reg_0[5]));
  FDCE \data_reg_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [6]),
        .Q(RAM_reg_0[6]));
  FDCE \data_reg_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [7]),
        .Q(RAM_reg_0[7]));
  FDCE \data_reg_reg[8] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [0]),
        .Q(RAM_reg_0[8]));
  FDCE \data_reg_reg[9] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [1]),
        .Q(RAM_reg_0[9]));
  LUT3 #(
    .INIT(8'h01)) 
    \delay[0]_i_1__1 
       (.I0(out[0]),
        .I1(delay__0[0]),
        .I2(out[1]),
        .O(\delay[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[1]_i_1__1 
       (.I0(out[0]),
        .I1(delay__0[1]),
        .I2(delay__0[0]),
        .I3(out[1]),
        .O(\delay[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E1)) 
    \delay[2]_i_1__1 
       (.I0(delay__0[1]),
        .I1(delay__0[0]),
        .I2(delay__0[2]),
        .I3(out[0]),
        .O(\delay[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444441)) 
    \delay[3]_i_1__1 
       (.I0(out[0]),
        .I1(delay__0[3]),
        .I2(delay__0[1]),
        .I3(delay__0[0]),
        .I4(delay__0[2]),
        .I5(out[1]),
        .O(\delay[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[4]_i_1__1 
       (.I0(out[0]),
        .I1(delay__0[4]),
        .I2(\delay[4]_i_2__1_n_0 ),
        .I3(out[1]),
        .O(\delay[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay[4]_i_2__1 
       (.I0(delay__0[2]),
        .I1(delay__0[0]),
        .I2(delay__0[1]),
        .I3(delay__0[3]),
        .O(\delay[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \delay[5]_i_1__1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .I4(S_AXI_1_ARESETN),
        .O(\delay[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[5]_i_2__1 
       (.I0(out[0]),
        .I1(delay__0[5]),
        .I2(\delay[5]_i_3__1_n_0 ),
        .I3(out[1]),
        .O(\delay[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delay[5]_i_3__1 
       (.I0(delay__0[3]),
        .I1(delay__0[1]),
        .I2(delay__0[0]),
        .I3(delay__0[2]),
        .I4(delay__0[4]),
        .O(\delay[5]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \delay[6]_i_1__1 
       (.I0(\delay[8]_i_5__1_n_0 ),
        .I1(delay__0[6]),
        .I2(out[0]),
        .O(\delay[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E1)) 
    \delay[7]_i_1__1 
       (.I0(delay__0[6]),
        .I1(\delay[8]_i_5__1_n_0 ),
        .I2(delay__0[7]),
        .I3(out[0]),
        .O(\delay[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \delay[8]_i_1__1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .I4(S_AXI_1_ARESETN),
        .O(\delay[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5008000800000000)) 
    \delay[8]_i_2__1 
       (.I0(out[2]),
        .I1(\delay[8]_i_4__1_n_0 ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(read_R),
        .I5(S_AXI_1_ARESETN),
        .O(\delay[8]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \delay[8]_i_3__1 
       (.I0(delay__0[7]),
        .I1(\delay[8]_i_5__1_n_0 ),
        .I2(delay__0[6]),
        .I3(delay__0[8]),
        .I4(out[0]),
        .O(\delay[8]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay[8]_i_4__1 
       (.I0(delay__0[7]),
        .I1(\delay[8]_i_5__1_n_0 ),
        .I2(delay__0[6]),
        .I3(delay__0[8]),
        .O(\delay[8]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay[8]_i_5__1 
       (.I0(delay__0[4]),
        .I1(delay__0[2]),
        .I2(delay__0[0]),
        .I3(delay__0[1]),
        .I4(delay__0[3]),
        .I5(delay__0[5]),
        .O(\delay[8]_i_5__1_n_0 ));
  FDSE \delay_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[0]_i_1__1_n_0 ),
        .Q(delay__0[0]),
        .S(\delay[5]_i_1__1_n_0 ));
  FDSE \delay_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[1]_i_1__1_n_0 ),
        .Q(delay__0[1]),
        .S(\delay[5]_i_1__1_n_0 ));
  FDRE \delay_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[2]_i_1__1_n_0 ),
        .Q(delay__0[2]),
        .R(\delay[8]_i_1__1_n_0 ));
  FDSE \delay_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[3]_i_1__1_n_0 ),
        .Q(delay__0[3]),
        .S(\delay[5]_i_1__1_n_0 ));
  FDSE \delay_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[4]_i_1__1_n_0 ),
        .Q(delay__0[4]),
        .S(\delay[5]_i_1__1_n_0 ));
  FDSE \delay_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[5]_i_2__1_n_0 ),
        .Q(delay__0[5]),
        .S(\delay[5]_i_1__1_n_0 ));
  FDRE \delay_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[6]_i_1__1_n_0 ),
        .Q(delay__0[6]),
        .R(\delay[8]_i_1__1_n_0 ));
  FDRE \delay_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[7]_i_1__1_n_0 ),
        .Q(delay__0[7]),
        .R(\delay[8]_i_1__1_n_0 ));
  FDRE \delay_reg[8] 
       (.C(S_AXI_1_ACLK),
        .CE(\delay[8]_i_2__1_n_0 ),
        .D(\delay[8]_i_3__1_n_0 ),
        .Q(delay__0[8]),
        .R(\delay[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF78880)) 
    \dest_col[0]_i_1__1 
       (.I0(\src_buffer[1]_i_1__1_n_0 ),
        .I1(S_AXI_1_ARESETN),
        .I2(\dest_col[0]_i_2__1_n_0 ),
        .I3(\dest_col[0]_i_3__1_n_0 ),
        .I4(dest_col),
        .O(\dest_col[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4000444440004000)) 
    \dest_col[0]_i_2__1 
       (.I0(active_send_channel[1]),
        .I1(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ),
        .I3(\src_buffer[0]_i_2__1_n_0 ),
        .I4(\dest_pid[7]_i_9__1_n_0 ),
        .I5(\G_send_channels_1.send_channel_info_reg[0][EW] ),
        .O(\dest_col[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \dest_col[0]_i_3__1 
       (.I0(\dest_pid[7]_i_4__1_n_0 ),
        .I1(\G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ),
        .I2(\dest_pid[7]_i_5__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ),
        .I4(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I5(\dest_col[0]_i_4__1_n_0 ),
        .O(\dest_col[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_col[0]_i_4__1 
       (.I0(\command_queue_mem_reg_n_0_[3][28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][28] ),
        .I4(\command_queue_mem_reg_n_0_[1][28] ),
        .I5(\command_queue_mem_reg_n_0_[2][28] ),
        .O(\dest_col[0]_i_4__1_n_0 ));
  FDRE \dest_col_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(\dest_col[0]_i_1__1_n_0 ),
        .Q(dest_col),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[0]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [0]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [0]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\dest_pid[0]_i_2__1_n_0 ),
        .O(\dest_pid[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[0]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [0]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [0]),
        .O(\dest_pid[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[1]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [1]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [1]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\dest_pid[1]_i_2__1_n_0 ),
        .O(\dest_pid[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[1]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [1]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [1]),
        .O(\dest_pid[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[2]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [2]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [2]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\dest_pid[2]_i_2__1_n_0 ),
        .O(\dest_pid[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[2]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [2]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [2]),
        .O(\dest_pid[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[3]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [3]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [3]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\dest_pid[3]_i_2__1_n_0 ),
        .O(\dest_pid[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[3]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [3]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [3]),
        .O(\dest_pid[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[4]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [4]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [4]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\dest_pid[4]_i_2__1_n_0 ),
        .O(\dest_pid[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[4]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [4]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [4]),
        .O(\dest_pid[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[5]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [5]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [5]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\dest_pid[5]_i_2__1_n_0 ),
        .O(\dest_pid[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[5]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [5]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [5]),
        .O(\dest_pid[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[6]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [6]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [6]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\dest_pid[6]_i_2__1_n_0 ),
        .O(\dest_pid[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[6]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [6]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [6]),
        .O(\dest_pid[6]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \dest_pid[7]_i_1__1 
       (.I0(\src_buffer[1]_i_1__1_n_0 ),
        .I1(S_AXI_1_ARESETN),
        .I2(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .O(\dest_pid[7]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dest_pid[7]_i_2__1 
       (.I0(\src_buffer[1]_i_1__1_n_0 ),
        .I1(S_AXI_1_ARESETN),
        .O(\dest_pid[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[7]_i_3__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [7]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [7]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\dest_pid[7]_i_6__1_n_0 ),
        .O(\dest_pid[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dest_pid[7]_i_4__1 
       (.I0(\dest_pid[7]_i_7__1_n_0 ),
        .I1(\dest_pid[7]_i_8__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ),
        .O(\dest_pid[7]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \dest_pid[7]_i_5__1 
       (.I0(\dest_pid[7]_i_8__1_n_0 ),
        .I1(\dest_pid[7]_i_7__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ),
        .O(\dest_pid[7]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[7]_i_6__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [7]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [7]),
        .O(\dest_pid[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_pid[7]_i_7__1 
       (.I0(\command_queue_mem_reg_n_0_[3][12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][12] ),
        .I4(\command_queue_mem_reg_n_0_[1][12] ),
        .I5(\command_queue_mem_reg_n_0_[2][12] ),
        .O(\dest_pid[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_pid[7]_i_8__1 
       (.I0(\command_queue_mem_reg_n_0_[3][13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][13] ),
        .I4(\command_queue_mem_reg_n_0_[1][13] ),
        .I5(\command_queue_mem_reg_n_0_[2][13] ),
        .O(\dest_pid[7]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dest_pid[7]_i_9__1 
       (.I0(\dest_pid[7]_i_7__1_n_0 ),
        .I1(\dest_pid[7]_i_8__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[0][Enable]__0 ),
        .O(\dest_pid[7]_i_9__1_n_0 ));
  FDRE \dest_pid_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\dest_pid[0]_i_1__1_n_0 ),
        .Q(dest_pid[0]),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \dest_pid_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\dest_pid[1]_i_1__1_n_0 ),
        .Q(dest_pid[1]),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \dest_pid_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\dest_pid[2]_i_1__1_n_0 ),
        .Q(dest_pid[2]),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \dest_pid_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\dest_pid[3]_i_1__1_n_0 ),
        .Q(dest_pid[3]),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \dest_pid_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\dest_pid[4]_i_1__1_n_0 ),
        .Q(dest_pid[4]),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \dest_pid_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\dest_pid[5]_i_1__1_n_0 ),
        .Q(dest_pid[5]),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \dest_pid_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\dest_pid[6]_i_1__1_n_0 ),
        .Q(dest_pid[6]),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \dest_pid_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\dest_pid[7]_i_3__1_n_0 ),
        .Q(dest_pid[7]),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF78880)) 
    \dest_row[0]_i_1__1 
       (.I0(\src_buffer[1]_i_1__1_n_0 ),
        .I1(S_AXI_1_ARESETN),
        .I2(\dest_row[0]_i_2__1_n_0 ),
        .I3(\dest_row[0]_i_3__1_n_0 ),
        .I4(dest_row),
        .O(\dest_row[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4000444440004000)) 
    \dest_row[0]_i_2__1 
       (.I0(active_send_channel[1]),
        .I1(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ),
        .I3(\src_buffer[0]_i_2__1_n_0 ),
        .I4(\dest_pid[7]_i_9__1_n_0 ),
        .I5(\G_send_channels_1.send_channel_info_reg[0][NS] ),
        .O(\dest_row[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \dest_row[0]_i_3__1 
       (.I0(\dest_pid[7]_i_4__1_n_0 ),
        .I1(\G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ),
        .I2(\dest_pid[7]_i_5__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ),
        .I4(\FSM_sequential_xmit_state[0]_i_2__1_n_0 ),
        .I5(\dest_row[0]_i_4__1_n_0 ),
        .O(\dest_row[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_row[0]_i_4__1 
       (.I0(\command_queue_mem_reg_n_0_[3][24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][24] ),
        .I4(\command_queue_mem_reg_n_0_[1][24] ),
        .I5(\command_queue_mem_reg_n_0_[2][24] ),
        .O(\dest_row[0]_i_4__1_n_0 ));
  FDRE \dest_row_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(\dest_row[0]_i_1__1_n_0 ),
        .Q(dest_row),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_3__1 
       (.I0(global_clock_reg[3]),
        .O(\global_clock[0]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_4__1 
       (.I0(global_clock_reg[2]),
        .O(\global_clock[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_5__1 
       (.I0(global_clock_reg[1]),
        .O(\global_clock[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \global_clock[0]_i_6__1 
       (.I0(global_clock_reg[0]),
        .O(\global_clock[0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_2__1 
       (.I0(global_clock_reg[15]),
        .O(\global_clock[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_3__1 
       (.I0(global_clock_reg[14]),
        .O(\global_clock[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_4__1 
       (.I0(global_clock_reg[13]),
        .O(\global_clock[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_5__1 
       (.I0(global_clock_reg[12]),
        .O(\global_clock[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_2__1 
       (.I0(global_clock_reg[19]),
        .O(\global_clock[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_3__1 
       (.I0(global_clock_reg[18]),
        .O(\global_clock[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_4__1 
       (.I0(global_clock_reg[17]),
        .O(\global_clock[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_5__1 
       (.I0(global_clock_reg[16]),
        .O(\global_clock[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_2__1 
       (.I0(global_clock_reg[23]),
        .O(\global_clock[20]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_3__1 
       (.I0(global_clock_reg[22]),
        .O(\global_clock[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_4__1 
       (.I0(global_clock_reg[21]),
        .O(\global_clock[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_5__1 
       (.I0(global_clock_reg[20]),
        .O(\global_clock[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_2__1 
       (.I0(global_clock_reg[27]),
        .O(\global_clock[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_3__1 
       (.I0(global_clock_reg[26]),
        .O(\global_clock[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_4__1 
       (.I0(global_clock_reg[25]),
        .O(\global_clock[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_5__1 
       (.I0(global_clock_reg[24]),
        .O(\global_clock[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_2__1 
       (.I0(global_clock_reg[31]),
        .O(\global_clock[28]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_3__1 
       (.I0(global_clock_reg[30]),
        .O(\global_clock[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_4__1 
       (.I0(global_clock_reg[29]),
        .O(\global_clock[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_5__1 
       (.I0(global_clock_reg[28]),
        .O(\global_clock[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_2__1 
       (.I0(global_clock_reg__0[35]),
        .O(\global_clock[32]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_3__1 
       (.I0(global_clock_reg__0[34]),
        .O(\global_clock[32]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_4__1 
       (.I0(global_clock_reg__0[33]),
        .O(\global_clock[32]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_5__1 
       (.I0(global_clock_reg__0[32]),
        .O(\global_clock[32]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_2__1 
       (.I0(global_clock_reg__0[39]),
        .O(\global_clock[36]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_3__1 
       (.I0(global_clock_reg__0[38]),
        .O(\global_clock[36]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_4__1 
       (.I0(global_clock_reg__0[37]),
        .O(\global_clock[36]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_5__1 
       (.I0(global_clock_reg__0[36]),
        .O(\global_clock[36]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_2__1 
       (.I0(global_clock_reg[7]),
        .O(\global_clock[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_3__1 
       (.I0(global_clock_reg[6]),
        .O(\global_clock[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_4__1 
       (.I0(global_clock_reg[5]),
        .O(\global_clock[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_5__1 
       (.I0(global_clock_reg[4]),
        .O(\global_clock[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_2__1 
       (.I0(global_clock_reg[11]),
        .O(\global_clock[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_3__1 
       (.I0(global_clock_reg[10]),
        .O(\global_clock[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_4__1 
       (.I0(global_clock_reg[9]),
        .O(\global_clock[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_5__1 
       (.I0(global_clock_reg[8]),
        .O(\global_clock[8]_i_5__1_n_0 ));
  FDCE \global_clock_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__1_n_7 ),
        .Q(global_clock_reg[0]));
  CARRY4 \global_clock_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\global_clock_reg[0]_i_2__1_n_0 ,\global_clock_reg[0]_i_2__1_n_1 ,\global_clock_reg[0]_i_2__1_n_2 ,\global_clock_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\global_clock_reg[0]_i_2__1_n_4 ,\global_clock_reg[0]_i_2__1_n_5 ,\global_clock_reg[0]_i_2__1_n_6 ,\global_clock_reg[0]_i_2__1_n_7 }),
        .S({\global_clock[0]_i_3__1_n_0 ,\global_clock[0]_i_4__1_n_0 ,\global_clock[0]_i_5__1_n_0 ,\global_clock[0]_i_6__1_n_0 }));
  FDCE \global_clock_reg[10] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__1_n_5 ),
        .Q(global_clock_reg[10]));
  FDCE \global_clock_reg[11] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__1_n_4 ),
        .Q(global_clock_reg[11]));
  FDCE \global_clock_reg[12] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__1_n_7 ),
        .Q(global_clock_reg[12]));
  CARRY4 \global_clock_reg[12]_i_1__1 
       (.CI(\global_clock_reg[8]_i_1__1_n_0 ),
        .CO({\global_clock_reg[12]_i_1__1_n_0 ,\global_clock_reg[12]_i_1__1_n_1 ,\global_clock_reg[12]_i_1__1_n_2 ,\global_clock_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[12]_i_1__1_n_4 ,\global_clock_reg[12]_i_1__1_n_5 ,\global_clock_reg[12]_i_1__1_n_6 ,\global_clock_reg[12]_i_1__1_n_7 }),
        .S({\global_clock[12]_i_2__1_n_0 ,\global_clock[12]_i_3__1_n_0 ,\global_clock[12]_i_4__1_n_0 ,\global_clock[12]_i_5__1_n_0 }));
  FDCE \global_clock_reg[13] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__1_n_6 ),
        .Q(global_clock_reg[13]));
  FDCE \global_clock_reg[14] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__1_n_5 ),
        .Q(global_clock_reg[14]));
  FDCE \global_clock_reg[15] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__1_n_4 ),
        .Q(global_clock_reg[15]));
  FDCE \global_clock_reg[16] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__1_n_7 ),
        .Q(global_clock_reg[16]));
  CARRY4 \global_clock_reg[16]_i_1__1 
       (.CI(\global_clock_reg[12]_i_1__1_n_0 ),
        .CO({\global_clock_reg[16]_i_1__1_n_0 ,\global_clock_reg[16]_i_1__1_n_1 ,\global_clock_reg[16]_i_1__1_n_2 ,\global_clock_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[16]_i_1__1_n_4 ,\global_clock_reg[16]_i_1__1_n_5 ,\global_clock_reg[16]_i_1__1_n_6 ,\global_clock_reg[16]_i_1__1_n_7 }),
        .S({\global_clock[16]_i_2__1_n_0 ,\global_clock[16]_i_3__1_n_0 ,\global_clock[16]_i_4__1_n_0 ,\global_clock[16]_i_5__1_n_0 }));
  FDCE \global_clock_reg[17] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__1_n_6 ),
        .Q(global_clock_reg[17]));
  FDCE \global_clock_reg[18] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__1_n_5 ),
        .Q(global_clock_reg[18]));
  FDCE \global_clock_reg[19] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__1_n_4 ),
        .Q(global_clock_reg[19]));
  FDCE \global_clock_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__1_n_6 ),
        .Q(global_clock_reg[1]));
  FDCE \global_clock_reg[20] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__1_n_7 ),
        .Q(global_clock_reg[20]));
  CARRY4 \global_clock_reg[20]_i_1__1 
       (.CI(\global_clock_reg[16]_i_1__1_n_0 ),
        .CO({\global_clock_reg[20]_i_1__1_n_0 ,\global_clock_reg[20]_i_1__1_n_1 ,\global_clock_reg[20]_i_1__1_n_2 ,\global_clock_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[20]_i_1__1_n_4 ,\global_clock_reg[20]_i_1__1_n_5 ,\global_clock_reg[20]_i_1__1_n_6 ,\global_clock_reg[20]_i_1__1_n_7 }),
        .S({\global_clock[20]_i_2__1_n_0 ,\global_clock[20]_i_3__1_n_0 ,\global_clock[20]_i_4__1_n_0 ,\global_clock[20]_i_5__1_n_0 }));
  FDCE \global_clock_reg[21] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__1_n_6 ),
        .Q(global_clock_reg[21]));
  FDCE \global_clock_reg[22] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__1_n_5 ),
        .Q(global_clock_reg[22]));
  FDCE \global_clock_reg[23] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__1_n_4 ),
        .Q(global_clock_reg[23]));
  FDCE \global_clock_reg[24] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__1_n_7 ),
        .Q(global_clock_reg[24]));
  CARRY4 \global_clock_reg[24]_i_1__1 
       (.CI(\global_clock_reg[20]_i_1__1_n_0 ),
        .CO({\global_clock_reg[24]_i_1__1_n_0 ,\global_clock_reg[24]_i_1__1_n_1 ,\global_clock_reg[24]_i_1__1_n_2 ,\global_clock_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[24]_i_1__1_n_4 ,\global_clock_reg[24]_i_1__1_n_5 ,\global_clock_reg[24]_i_1__1_n_6 ,\global_clock_reg[24]_i_1__1_n_7 }),
        .S({\global_clock[24]_i_2__1_n_0 ,\global_clock[24]_i_3__1_n_0 ,\global_clock[24]_i_4__1_n_0 ,\global_clock[24]_i_5__1_n_0 }));
  FDCE \global_clock_reg[25] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__1_n_6 ),
        .Q(global_clock_reg[25]));
  FDCE \global_clock_reg[26] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__1_n_5 ),
        .Q(global_clock_reg[26]));
  FDCE \global_clock_reg[27] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__1_n_4 ),
        .Q(global_clock_reg[27]));
  FDCE \global_clock_reg[28] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__1_n_7 ),
        .Q(global_clock_reg[28]));
  CARRY4 \global_clock_reg[28]_i_1__1 
       (.CI(\global_clock_reg[24]_i_1__1_n_0 ),
        .CO({\global_clock_reg[28]_i_1__1_n_0 ,\global_clock_reg[28]_i_1__1_n_1 ,\global_clock_reg[28]_i_1__1_n_2 ,\global_clock_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[28]_i_1__1_n_4 ,\global_clock_reg[28]_i_1__1_n_5 ,\global_clock_reg[28]_i_1__1_n_6 ,\global_clock_reg[28]_i_1__1_n_7 }),
        .S({\global_clock[28]_i_2__1_n_0 ,\global_clock[28]_i_3__1_n_0 ,\global_clock[28]_i_4__1_n_0 ,\global_clock[28]_i_5__1_n_0 }));
  FDCE \global_clock_reg[29] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__1_n_6 ),
        .Q(global_clock_reg[29]));
  FDCE \global_clock_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__1_n_5 ),
        .Q(global_clock_reg[2]));
  FDCE \global_clock_reg[30] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__1_n_5 ),
        .Q(global_clock_reg[30]));
  FDCE \global_clock_reg[31] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__1_n_4 ),
        .Q(global_clock_reg[31]));
  FDCE \global_clock_reg[32] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__1_n_7 ),
        .Q(global_clock_reg__0[32]));
  CARRY4 \global_clock_reg[32]_i_1__1 
       (.CI(\global_clock_reg[28]_i_1__1_n_0 ),
        .CO({\global_clock_reg[32]_i_1__1_n_0 ,\global_clock_reg[32]_i_1__1_n_1 ,\global_clock_reg[32]_i_1__1_n_2 ,\global_clock_reg[32]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[32]_i_1__1_n_4 ,\global_clock_reg[32]_i_1__1_n_5 ,\global_clock_reg[32]_i_1__1_n_6 ,\global_clock_reg[32]_i_1__1_n_7 }),
        .S({\global_clock[32]_i_2__1_n_0 ,\global_clock[32]_i_3__1_n_0 ,\global_clock[32]_i_4__1_n_0 ,\global_clock[32]_i_5__1_n_0 }));
  FDCE \global_clock_reg[33] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__1_n_6 ),
        .Q(global_clock_reg__0[33]));
  FDCE \global_clock_reg[34] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__1_n_5 ),
        .Q(global_clock_reg__0[34]));
  FDCE \global_clock_reg[35] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__1_n_4 ),
        .Q(global_clock_reg__0[35]));
  FDCE \global_clock_reg[36] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__1_n_7 ),
        .Q(global_clock_reg__0[36]));
  CARRY4 \global_clock_reg[36]_i_1__1 
       (.CI(\global_clock_reg[32]_i_1__1_n_0 ),
        .CO({\NLW_global_clock_reg[36]_i_1__1_CO_UNCONNECTED [3],\global_clock_reg[36]_i_1__1_n_1 ,\global_clock_reg[36]_i_1__1_n_2 ,\global_clock_reg[36]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[36]_i_1__1_n_4 ,\global_clock_reg[36]_i_1__1_n_5 ,\global_clock_reg[36]_i_1__1_n_6 ,\global_clock_reg[36]_i_1__1_n_7 }),
        .S({\global_clock[36]_i_2__1_n_0 ,\global_clock[36]_i_3__1_n_0 ,\global_clock[36]_i_4__1_n_0 ,\global_clock[36]_i_5__1_n_0 }));
  FDCE \global_clock_reg[37] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__1_n_6 ),
        .Q(global_clock_reg__0[37]));
  FDCE \global_clock_reg[38] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__1_n_5 ),
        .Q(global_clock_reg__0[38]));
  FDCE \global_clock_reg[39] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__1_n_4 ),
        .Q(global_clock_reg__0[39]));
  FDCE \global_clock_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__1_n_4 ),
        .Q(global_clock_reg[3]));
  FDCE \global_clock_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__1_n_7 ),
        .Q(global_clock_reg[4]));
  CARRY4 \global_clock_reg[4]_i_1__1 
       (.CI(\global_clock_reg[0]_i_2__1_n_0 ),
        .CO({\global_clock_reg[4]_i_1__1_n_0 ,\global_clock_reg[4]_i_1__1_n_1 ,\global_clock_reg[4]_i_1__1_n_2 ,\global_clock_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[4]_i_1__1_n_4 ,\global_clock_reg[4]_i_1__1_n_5 ,\global_clock_reg[4]_i_1__1_n_6 ,\global_clock_reg[4]_i_1__1_n_7 }),
        .S({\global_clock[4]_i_2__1_n_0 ,\global_clock[4]_i_3__1_n_0 ,\global_clock[4]_i_4__1_n_0 ,\global_clock[4]_i_5__1_n_0 }));
  FDCE \global_clock_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__1_n_6 ),
        .Q(global_clock_reg[5]));
  FDCE \global_clock_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__1_n_5 ),
        .Q(global_clock_reg[6]));
  FDCE \global_clock_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__1_n_4 ),
        .Q(global_clock_reg[7]));
  FDCE \global_clock_reg[8] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__1_n_7 ),
        .Q(global_clock_reg[8]));
  CARRY4 \global_clock_reg[8]_i_1__1 
       (.CI(\global_clock_reg[4]_i_1__1_n_0 ),
        .CO({\global_clock_reg[8]_i_1__1_n_0 ,\global_clock_reg[8]_i_1__1_n_1 ,\global_clock_reg[8]_i_1__1_n_2 ,\global_clock_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[8]_i_1__1_n_4 ,\global_clock_reg[8]_i_1__1_n_5 ,\global_clock_reg[8]_i_1__1_n_6 ,\global_clock_reg[8]_i_1__1_n_7 }),
        .S({\global_clock[8]_i_2__1_n_0 ,\global_clock[8]_i_3__1_n_0 ,\global_clock[8]_i_4__1_n_0 ,\global_clock[8]_i_5__1_n_0 }));
  FDCE \global_clock_reg[9] 
       (.C(S_AXI_1_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__1_n_6 ),
        .Q(global_clock_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \interrupt[0]_i_1__1 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(write_R),
        .I3(mem_address[0]),
        .I4(\channel_status_reg[1][0]_0 ),
        .O(\interrupt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \interrupt[1]_i_1__1 
       (.I0(\recv_counter[3][6]_i_4__1_n_0 ),
        .I1(\interrupt[1]_i_2__1_n_0 ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(\interrupt[1]_i_3__1_n_0 ),
        .O(\interrupt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \interrupt[1]_i_2__1 
       (.I0(\recv_counter_reg[3]__0 [5]),
        .I1(\recv_counter_reg[3]__0 [6]),
        .I2(\recv_counter_reg[3]__0 [2]),
        .I3(\recv_counter_reg[3]__0 [1]),
        .I4(\recv_counter_reg[3]__0 [0]),
        .I5(\interrupt[1]_i_4__1_n_0 ),
        .O(\interrupt[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \interrupt[1]_i_3__1 
       (.I0(\recv_counter_reg[2]__0 [2]),
        .I1(\recv_counter_reg[2]__0 [4]),
        .I2(\recv_counter_reg[2]__0 [5]),
        .I3(\interrupt[1]_i_5__1_n_0 ),
        .O(\interrupt[1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \interrupt[1]_i_4__1 
       (.I0(\recv_counter_reg[3]__0 [3]),
        .I1(\recv_counter_reg[3]__0 [4]),
        .O(\interrupt[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \interrupt[1]_i_5__1 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\recv_counter_reg[2]__0 [3]),
        .I3(\recv_counter_reg[2]__0 [6]),
        .I4(\recv_counter_reg[2]__0 [1]),
        .I5(\recv_counter_reg[2]__0 [0]),
        .O(\interrupt[1]_i_5__1_n_0 ));
  FDCE \interrupt_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt[0]_i_1__1_n_0 ),
        .Q(\interrupt_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFF04FFFF04040404)) 
    \interrupt_reg[0]_i_1__1 
       (.I0(\interrupt_reg_n_0_[1] ),
        .I1(interrupt_request_reg_n_0),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__1_n_0 ),
        .I4(\interrupt_reg[0]_i_2__1_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[0] ),
        .O(\interrupt_reg[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \interrupt_reg[0]_i_2__1 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_1_WDATA[0]),
        .I2(S_AXI_1_WDATA[1]),
        .O(\interrupt_reg[0]_i_2__1_n_0 ));
  FDCE \interrupt_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt[1]_i_1__1_n_0 ),
        .Q(\interrupt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFF40FFFF40404040)) 
    \interrupt_reg[1]_i_1__1 
       (.I0(\interrupt_reg_n_0_[1] ),
        .I1(interrupt_request_reg_n_0),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__1_n_0 ),
        .I4(\toggle_bits_cpu_side[1]_i_2__1_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[1] ),
        .O(\interrupt_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFF08080808)) 
    \interrupt_reg[2]_i_1__1 
       (.I0(interrupt_request_reg_n_0),
        .I1(\interrupt_reg_n_0_[1] ),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__1_n_0 ),
        .I4(\toggle_bits_cpu_side[2]_i_2__1_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[2] ),
        .O(\interrupt_reg[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFF80808080)) 
    \interrupt_reg[3]_i_1__1 
       (.I0(interrupt_request_reg_n_0),
        .I1(\interrupt_reg_n_0_[1] ),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__1_n_0 ),
        .I4(\interrupt_reg[3]_i_3__1_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[3] ),
        .O(\interrupt_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFAEEFAFFFFEEFFFF)) 
    \interrupt_reg[3]_i_2__1 
       (.I0(command_queue_write_i_3__1_n_0),
        .I1(S_AXI_1_AWADDR[1]),
        .I2(S_AXI_1_ARADDR[1]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[0]),
        .I5(S_AXI_1_ARADDR[0]),
        .O(\interrupt_reg[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \interrupt_reg[3]_i_3__1 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_1_WDATA[0]),
        .I2(S_AXI_1_WDATA[1]),
        .O(\interrupt_reg[3]_i_3__1_n_0 ));
  FDCE \interrupt_reg_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[0]_i_1__1_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[0] ));
  FDCE \interrupt_reg_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[1]_i_1__1_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[1] ));
  FDCE \interrupt_reg_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[2]_i_1__1_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[2] ));
  FDCE \interrupt_reg_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[3]_i_1__1_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    interrupt_request_i_1__1
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(write_R),
        .I3(\channel_status_reg[1][0]_0 ),
        .O(interrupt_request_i_1__1_n_0));
  FDCE interrupt_request_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(interrupt_request_i_1__1_n_0),
        .Q(interrupt_request_reg_n_0));
  FDRE \mem_address_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(write_R_reg_1),
        .Q(mem_address[0]),
        .R(1'b0));
  FDRE \mem_address_reg[8] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(write_R_reg_0),
        .Q(mem_address[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \minusOp_inferred__1/i_/i_ 
       (.I0(\Flit_id_reg_n_0_[3] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[2] ),
        .I4(\Flit_id_reg_n_0_[4] ),
        .O(\minusOp_inferred__1/i_/i__n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \msg_length_reg[0][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__1_n_0 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[0][6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \msg_length_reg[1][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__1_n_0 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[1][6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \msg_length_reg[2][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[2][6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \msg_length_reg[3][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[3][6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \msg_length_reg[4][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__1_n_0 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[4][6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \msg_length_reg[5][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__1_n_0 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[5][6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \msg_length_reg[6][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(toggle_address_noc_side[2]),
        .I2(\mem_reg[64]_1 ),
        .O(\msg_length_reg[6][6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \msg_length_reg[7][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[7][6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \msg_length_reg[7][6]_i_2__1 
       (.I0(toggle_address_noc_side[2]),
        .I1(toggle_address_noc_side[3]),
        .I2(\recv_address_reg[8]_0 ),
        .I3(channel_nr[0]),
        .I4(toggle_address_noc_side[0]),
        .I5(toggle_address_noc_side[1]),
        .O(channel_nr[1]));
  FDCE \msg_length_reg_reg[0][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[0]__0 [0]));
  FDCE \msg_length_reg_reg[0][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[0]__0 [1]));
  FDCE \msg_length_reg_reg[0][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[0]__0 [2]));
  FDCE \msg_length_reg_reg[0][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[0]__0 [3]));
  FDCE \msg_length_reg_reg[0][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[0]__0 [4]));
  FDCE \msg_length_reg_reg[0][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[0]__0 [5]));
  FDCE \msg_length_reg_reg[0][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[0]__0 [6]));
  FDCE \msg_length_reg_reg[1][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[1]__0 [0]));
  FDCE \msg_length_reg_reg[1][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[1]__0 [1]));
  FDCE \msg_length_reg_reg[1][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[1]__0 [2]));
  FDCE \msg_length_reg_reg[1][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[1]__0 [3]));
  FDCE \msg_length_reg_reg[1][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[1]__0 [4]));
  FDCE \msg_length_reg_reg[1][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[1]__0 [5]));
  FDCE \msg_length_reg_reg[1][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[1]__0 [6]));
  FDCE \msg_length_reg_reg[2][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[2]__0 [0]));
  FDCE \msg_length_reg_reg[2][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[2]__0 [1]));
  FDCE \msg_length_reg_reg[2][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[2]__0 [2]));
  FDCE \msg_length_reg_reg[2][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[2]__0 [3]));
  FDCE \msg_length_reg_reg[2][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[2]__0 [4]));
  FDCE \msg_length_reg_reg[2][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[2]__0 [5]));
  FDCE \msg_length_reg_reg[2][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[2]__0 [6]));
  FDCE \msg_length_reg_reg[3][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[3]__0 [0]));
  FDCE \msg_length_reg_reg[3][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[3]__0 [1]));
  FDCE \msg_length_reg_reg[3][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[3]__0 [2]));
  FDCE \msg_length_reg_reg[3][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[3]__0 [3]));
  FDCE \msg_length_reg_reg[3][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[3]__0 [4]));
  FDCE \msg_length_reg_reg[3][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[3]__0 [5]));
  FDCE \msg_length_reg_reg[3][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[3]__0 [6]));
  FDCE \msg_length_reg_reg[4][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[4]__0 [0]));
  FDCE \msg_length_reg_reg[4][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[4]__0 [1]));
  FDCE \msg_length_reg_reg[4][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[4]__0 [2]));
  FDCE \msg_length_reg_reg[4][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[4]__0 [3]));
  FDCE \msg_length_reg_reg[4][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[4]__0 [4]));
  FDCE \msg_length_reg_reg[4][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[4]__0 [5]));
  FDCE \msg_length_reg_reg[4][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[4]__0 [6]));
  FDCE \msg_length_reg_reg[5][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[5]__0 [0]));
  FDCE \msg_length_reg_reg[5][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[5]__0 [1]));
  FDCE \msg_length_reg_reg[5][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[5]__0 [2]));
  FDCE \msg_length_reg_reg[5][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[5]__0 [3]));
  FDCE \msg_length_reg_reg[5][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[5]__0 [4]));
  FDCE \msg_length_reg_reg[5][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[5]__0 [5]));
  FDCE \msg_length_reg_reg[5][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[5]__0 [6]));
  FDCE \msg_length_reg_reg[6][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[6]__0 [0]));
  FDCE \msg_length_reg_reg[6][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[6]__0 [1]));
  FDCE \msg_length_reg_reg[6][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[6]__0 [2]));
  FDCE \msg_length_reg_reg[6][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[6]__0 [3]));
  FDCE \msg_length_reg_reg[6][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[6]__0 [4]));
  FDCE \msg_length_reg_reg[6][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[6]__0 [5]));
  FDCE \msg_length_reg_reg[6][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[6]__0 [6]));
  FDCE \msg_length_reg_reg[7][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [8]),
        .Q(\msg_length_reg_reg[7]__0 [0]));
  FDCE \msg_length_reg_reg[7][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [9]),
        .Q(\msg_length_reg_reg[7]__0 [1]));
  FDCE \msg_length_reg_reg[7][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [10]),
        .Q(\msg_length_reg_reg[7]__0 [2]));
  FDCE \msg_length_reg_reg[7][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [11]),
        .Q(\msg_length_reg_reg[7]__0 [3]));
  FDCE \msg_length_reg_reg[7][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [12]),
        .Q(\msg_length_reg_reg[7]__0 [4]));
  FDCE \msg_length_reg_reg[7][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [13]),
        .Q(\msg_length_reg_reg[7]__0 [5]));
  FDCE \msg_length_reg_reg[7][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [14]),
        .Q(\msg_length_reg_reg[7]__0 [6]));
  FDCE old_GlobalSync_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(Heartbeat),
        .Q(\toggle_bits_cpu_side_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[0]_i_1__1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[32]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[0]_i_2__1_n_0 ),
        .O(\outport[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[0]_i_2__1 
       (.I0(global_clock_reg[0]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0014FFFF00140000)) 
    \outport[10]_i_1__1 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_3__1_n_0 ),
        .I2(\Flit_id[2]_i_5__1_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[10]_i_2__1_n_0 ),
        .O(\outport[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[10]_i_2__1 
       (.I0(global_clock_reg[10]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[10]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[11]_i_2__1 
       (.I0(global_clock_reg[11]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[11]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[11]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \outport[11]_i_3__1 
       (.I0(out[1]),
        .I1(\send_counter[3]_i_3__1_n_0 ),
        .I2(\Flit_id[2]_i_5__1_n_0 ),
        .I3(\Flit_id[2]_i_3__1_n_0 ),
        .I4(out[2]),
        .O(\outport[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0041FFFF00410000)) 
    \outport[12]_i_1__1 
       (.I0(out[1]),
        .I1(\outport[12]_i_2__1_n_0 ),
        .I2(\outport[12]_i_3__1_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[12]_i_4__1_n_0 ),
        .O(\outport[12]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \outport[12]_i_2__1 
       (.I0(\Flit_id[2]_i_5__1_n_0 ),
        .I1(\Flit_id[2]_i_3__1_n_0 ),
        .I2(\send_counter[3]_i_3__1_n_0 ),
        .O(\outport[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \outport[12]_i_3__1 
       (.I0(\command_queue_mem_reg_n_0_[3][4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][4] ),
        .I4(\command_queue_mem_reg_n_0_[1][4] ),
        .I5(\command_queue_mem_reg_n_0_[2][4] ),
        .O(\outport[12]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[12]_i_4__1 
       (.I0(global_clock_reg[12]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[12]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[12]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0014FFFF00140000)) 
    \outport[13]_i_1__1 
       (.I0(out[1]),
        .I1(\outport[13]_i_2__1_n_0 ),
        .I2(\outport[13]_i_3__1_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[13]_i_4__1_n_0 ),
        .O(\outport[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \outport[13]_i_2__1 
       (.I0(\command_queue_mem_reg_n_0_[3][5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][5] ),
        .I4(\command_queue_mem_reg_n_0_[1][5] ),
        .I5(\command_queue_mem_reg_n_0_[2][5] ),
        .O(\outport[13]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outport[13]_i_3__1 
       (.I0(\outport[12]_i_3__1_n_0 ),
        .I1(\outport[12]_i_2__1_n_0 ),
        .O(\outport[13]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[13]_i_4__1 
       (.I0(global_clock_reg[13]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[13]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[13]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[14]_i_2__1 
       (.I0(global_clock_reg[14]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[14]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[14]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \outport[14]_i_3__1 
       (.I0(out[1]),
        .I1(\Flit_id[6]_i_5__1_n_0 ),
        .I2(\outport[13]_i_3__1_n_0 ),
        .I3(\outport[13]_i_2__1_n_0 ),
        .I4(out[2]),
        .O(\outport[14]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[15]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[15]),
        .I3(send_clock10_out),
        .I4(DOADO[15]),
        .I5(out[1]),
        .O(\outport[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[16]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[16]),
        .I3(send_clock10_out),
        .I4(DOADO[16]),
        .I5(out[1]),
        .O(\outport[16]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[17]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[17]),
        .I3(send_clock10_out),
        .I4(DOADO[17]),
        .I5(out[1]),
        .O(\outport[17]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[18]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[18]),
        .I3(send_clock10_out),
        .I4(DOADO[18]),
        .I5(out[1]),
        .O(\outport[18]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[19]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[19]),
        .I3(send_clock10_out),
        .I4(DOADO[19]),
        .I5(out[1]),
        .O(\outport[19]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[1]_i_1__1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[33]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[1]_i_2__1_n_0 ),
        .O(\outport[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[1]_i_2__1 
       (.I0(global_clock_reg[1]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[1]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[20]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[20]),
        .I3(send_clock10_out),
        .I4(DOADO[20]),
        .I5(out[1]),
        .O(\outport[20]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[21]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[21]),
        .I3(send_clock10_out),
        .I4(DOADO[21]),
        .I5(out[1]),
        .O(\outport[21]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[22]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[22]),
        .I3(send_clock10_out),
        .I4(DOADO[22]),
        .I5(out[1]),
        .O(\outport[22]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[23]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[23]),
        .I3(send_clock10_out),
        .I4(DOADO[23]),
        .I5(out[1]),
        .O(\outport[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[24]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[24]),
        .I3(send_clock10_out),
        .I4(DOADO[24]),
        .I5(out[1]),
        .O(\outport[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[25]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[25]),
        .I3(send_clock10_out),
        .I4(DOADO[25]),
        .I5(out[1]),
        .O(\outport[25]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[26]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[26]),
        .I3(send_clock10_out),
        .I4(DOADO[26]),
        .I5(out[1]),
        .O(\outport[26]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[27]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[27]),
        .I3(send_clock10_out),
        .I4(DOADO[27]),
        .I5(out[1]),
        .O(\outport[27]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[28]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[28]),
        .I3(send_clock10_out),
        .I4(DOADO[28]),
        .I5(out[1]),
        .O(\outport[28]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[29]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[29]),
        .I3(send_clock10_out),
        .I4(DOADO[29]),
        .I5(out[1]),
        .O(\outport[29]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[2]_i_1__1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[34]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[2]_i_2__1_n_0 ),
        .O(\outport[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[2]_i_2__1 
       (.I0(global_clock_reg[2]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[2]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[30]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[30]),
        .I3(send_clock10_out),
        .I4(DOADO[30]),
        .I5(out[1]),
        .O(\outport[30]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[31]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[31]),
        .I3(send_clock10_out),
        .I4(DOADO[31]),
        .I5(out[1]),
        .O(\outport[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outport[31]_i_2__1 
       (.I0(\send_counter_reg[0]_0 ),
        .I1(\send_counter_reg[0]_1 ),
        .O(send_clock10_out));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[32]_i_1__1 
       (.I0(out[0]),
        .I1(dest_col),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[33]_i_1__1 
       (.I0(out[0]),
        .I1(dest_row),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[33]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[3]_i_1__1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[35]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[3]_i_2__1_n_0 ),
        .O(\outport[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[3]_i_2__1 
       (.I0(global_clock_reg[3]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[3]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[40]_i_1__1 
       (.I0(out[0]),
        .I1(dest_pid[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[41]_i_1__1 
       (.I0(out[0]),
        .I1(dest_pid[1]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[42]_i_1__1 
       (.I0(out[0]),
        .I1(dest_pid[2]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[43]_i_1__1 
       (.I0(out[0]),
        .I1(dest_pid[3]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[44]_i_1__1 
       (.I0(out[0]),
        .I1(dest_pid[4]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[45]_i_1__1 
       (.I0(out[0]),
        .I1(dest_pid[5]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[46]_i_1__1 
       (.I0(out[0]),
        .I1(dest_pid[6]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[47]_i_1__1 
       (.I0(out[0]),
        .I1(dest_pid[7]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[48]_i_1__1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[49]_i_1__1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[49]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[4]_i_1__1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[36]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[4]_i_2__1_n_0 ),
        .O(\outport[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[4]_i_2__1 
       (.I0(global_clock_reg[4]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[4]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[4]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[50]_i_1__1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[51]_i_1__1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[52]_i_1__1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[53]_i_1__1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[54]_i_1__1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[55]_i_1__1 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[7] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[56]_i_1__1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[57]_i_1__1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[58]_i_1__1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[59]_i_1__1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[59]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[5]_i_1__1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[37]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[5]_i_2__1_n_0 ),
        .O(\outport[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[5]_i_2__1 
       (.I0(global_clock_reg[5]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[5]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[5]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[60]_i_1__1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[61]_i_1__1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[62]_i_1__1 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1104)) 
    \outport[63]_i_1__1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\send_counter_reg[0]_1 ),
        .I3(out[0]),
        .O(\outport[63]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h5515)) 
    \outport[64]_i_1__1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .O(\outport[64]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1140)) 
    \outport[64]_i_2__1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\send_counter_reg[0]_1 ),
        .I3(out[0]),
        .O(\outport[64]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[6]_i_1__1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[38]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[6]_i_2__1_n_0 ),
        .O(\outport[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[6]_i_2__1 
       (.I0(global_clock_reg[6]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[6]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[7]_i_1__1 
       (.I0(out[1]),
        .I1(global_clock_reg__0[39]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[7]_i_2__1_n_0 ),
        .O(\outport[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[7]_i_2__1 
       (.I0(global_clock_reg[7]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[7]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[8]_i_1__1 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_4__1_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[8]_i_2__1_n_0 ),
        .O(\outport[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[8]_i_2__1 
       (.I0(global_clock_reg[8]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[8]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[8]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \outport[9]_i_1__1 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_3__1_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[9]_i_2__1_n_0 ),
        .O(\outport[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[9]_i_2__1 
       (.I0(global_clock_reg[9]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[9]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[9]_i_2__1_n_0 ));
  FDRE \outport_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[0]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [0]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[10] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[10]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [10]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[11] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport_reg[11]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [11]),
        .R(\global_clock_reg[0]_0 ));
  MUXF7 \outport_reg[11]_i_1__1 
       (.I0(\outport[11]_i_2__1_n_0 ),
        .I1(\outport[11]_i_3__1_n_0 ),
        .O(\outport_reg[11]_i_1__1_n_0 ),
        .S(out[0]));
  FDRE \outport_reg[12] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[12]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [12]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[13] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[13]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [13]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[14] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport_reg[14]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [14]),
        .R(\global_clock_reg[0]_0 ));
  MUXF7 \outport_reg[14]_i_1__1 
       (.I0(\outport[14]_i_2__1_n_0 ),
        .I1(\outport[14]_i_3__1_n_0 ),
        .O(\outport_reg[14]_i_1__1_n_0 ),
        .S(out[0]));
  FDRE \outport_reg[15] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[15]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [15]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[16] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[16]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [16]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[17] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[17]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [17]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[18] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[18]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [18]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[19] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[19]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [19]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[1]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [1]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[20] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[20]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [20]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[21] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[21]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [21]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[22] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[22]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [22]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[23] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[23]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [23]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[24] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[24]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [24]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[25] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[25]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [25]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[26] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[26]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [26]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[27] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[27]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [27]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[28] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[28]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [28]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[29] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[29]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [29]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[2]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [2]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[30] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[30]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [30]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[31] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[31]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [31]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[32] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[32]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [32]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[33] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[33]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [33]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[3]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [3]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[40] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[40]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [34]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[41] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[41]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [35]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[42] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[42]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [36]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[43] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[43]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [37]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[44] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[44]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [38]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[45] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[45]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [39]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[46] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[46]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [40]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[47] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[47]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [41]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[48] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[48]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [42]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[49] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[49]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [43]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[4]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [4]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[50] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[50]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [44]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[51] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[51]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [45]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[52] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[52]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [46]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[53] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[53]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [47]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[54] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[54]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [48]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[55] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[55]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [49]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[56] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[56]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [50]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[57] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[57]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [51]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[58] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[58]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [52]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[59] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[59]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [53]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[5]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [5]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[60] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[60]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [54]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[61] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[61]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [55]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[62] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[62]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [56]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[63] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[63]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [57]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[64] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[64]_i_2__1_n_0 ),
        .Q(\G0.mem_reg[64] [58]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[6]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [6]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[7]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [7]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[8] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[8]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [8]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[9] 
       (.C(S_AXI_1_ACLK),
        .CE(\outport[64]_i_1__1_n_0 ),
        .D(\outport[9]_i_1__1_n_0 ),
        .Q(\G0.mem_reg[64] [9]),
        .R(\global_clock_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \recv_address[7]_i_1__0 
       (.I0(\mem_reg[44] ),
        .I1(\recv_address[8]_i_5__1_n_0 ),
        .I2(\recv_address[8]_i_3__1_n_0 ),
        .I3(\recv_address[8]_i_4__1_n_0 ),
        .O(channel_nr[0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_11__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [6]),
        .I1(\mem_reg[64]_2 [21]),
        .I2(\mem_reg[64]_2 [30]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [7]),
        .I4(\mem_reg[64]_2 [28]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [5]),
        .O(\recv_address[8]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \recv_address[8]_i_12__1 
       (.I0(\recv_address[8]_i_27__1_n_0 ),
        .I1(\mem_reg[48] ),
        .I2(\mem_reg[64]_2 [27]),
        .I3(\recv_address_reg[8]_6 [4]),
        .I4(\mem_reg[64]_2 [25]),
        .I5(\recv_address_reg[8]_6 [2]),
        .O(\recv_address[8]_i_12__1_n_0 ));
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \recv_address[8]_i_15__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [5]),
        .I1(\mem_reg[64]_2 [20]),
        .I2(\recv_address_reg[8]_5 [0]),
        .I3(\mem_reg[64]_2 [15]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ),
        .O(\recv_address[8]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B00B)) 
    \recv_address[8]_i_16__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [7]),
        .I1(\mem_reg[64]_2 [30]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [0]),
        .I3(\mem_reg[64]_2 [23]),
        .I4(\recv_address[8]_i_33__1_n_0 ),
        .I5(\mem_reg[42] ),
        .O(\recv_address[8]_i_16__1_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \recv_address[8]_i_17__1 
       (.I0(\recv_address[8]_i_35__1_n_0 ),
        .I1(\mem_reg[64]_2 [16]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [1]),
        .I3(\mem_reg[64]_2 [27]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [4]),
        .O(\recv_address[8]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \recv_address[8]_i_18__1 
       (.I0(\recv_address[8]_i_36__1_n_0 ),
        .I1(\mem_reg[46] ),
        .I2(Q[1]),
        .I3(\mem_reg[64]_2 [26]),
        .I4(\mem_reg[64]_2 [22]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [7]),
        .O(\recv_address[8]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_19__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [5]),
        .I1(\mem_reg[64]_2 [28]),
        .I2(\mem_reg[64]_2 [19]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [4]),
        .I4(\mem_reg[64]_2 [29]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [6]),
        .O(\recv_address[8]_i_19__1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \recv_address[8]_i_1__1 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(write_R),
        .O(\recv_address[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_21__1 
       (.I0(\recv_address_reg[7]_2 [2]),
        .I1(\mem_reg[64]_2 [29]),
        .I2(\mem_reg[64]_2 [28]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [5]),
        .I4(\recv_address_reg[7]_1 [2]),
        .I5(\mem_reg[64]_2 [19]),
        .O(\recv_address_reg[7]_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \recv_address[8]_i_23__1 
       (.I0(\recv_address[8]_i_38__1_n_0 ),
        .I1(\recv_address[8]_i_39__1_n_0 ),
        .I2(\recv_address[8]_i_40__1_n_0 ),
        .I3(\mem_reg[51] ),
        .I4(\recv_address[8]_i_42__1_n_0 ),
        .O(\recv_address_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \recv_address[8]_i_25__1 
       (.I0(\recv_address_reg[8]_2 [1]),
        .I1(\mem_reg[64]_2 [24]),
        .I2(\mem_reg[64]_2 [23]),
        .I3(\recv_address_reg[8]_2 [0]),
        .I4(\recv_address[8]_i_44__1_n_0 ),
        .O(\recv_address[8]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_26__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [6]),
        .I1(\mem_reg[64]_2 [29]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [3]),
        .I3(\mem_reg[64]_2 [26]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [2]),
        .I5(\mem_reg[64]_2 [17]),
        .O(\recv_address[8]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_27__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 ),
        .I1(\mem_reg[64]_2 [30]),
        .I2(\recv_address_reg[8]_6 [6]),
        .I3(\mem_reg[64]_2 [29]),
        .I4(\recv_address_reg[8]_5 [3]),
        .I5(\mem_reg[64]_2 [21]),
        .O(\recv_address[8]_i_27__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \recv_address[8]_i_2__0 
       (.I0(\recv_address[8]_i_3__1_n_0 ),
        .I1(\recv_address[8]_i_4__1_n_0 ),
        .I2(\recv_address[8]_i_5__1_n_0 ),
        .I3(\mem_reg[44] ),
        .O(\recv_address_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \recv_address[8]_i_31__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [3]),
        .I1(\mem_reg[64]_2 [18]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [1]),
        .I3(\mem_reg[64]_2 [16]),
        .O(\recv_address_reg[8]_4 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_33__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [0]),
        .I1(\mem_reg[64]_2 [15]),
        .I2(\mem_reg[64]_2 [25]),
        .I3(Q[0]),
        .I4(\recv_address_reg[8]_1 [0]),
        .I5(\mem_reg[64]_2 [17]),
        .O(\recv_address[8]_i_33__1_n_0 ));
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \recv_address[8]_i_35__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [3]),
        .I1(\mem_reg[64]_2 [18]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [7]),
        .I3(\mem_reg[64]_2 [22]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ),
        .O(\recv_address[8]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_36__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [1]),
        .I1(\mem_reg[64]_2 [24]),
        .I2(\mem_reg[64]_2 [21]),
        .I3(\recv_address_reg[8]_1 [2]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [7]),
        .I5(\mem_reg[64]_2 [30]),
        .O(\recv_address[8]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_38__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [2]),
        .I1(\mem_reg[64]_2 [25]),
        .I2(\mem_reg[64]_2 [16]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [1]),
        .I4(\mem_reg[64]_2 [22]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [7]),
        .O(\recv_address[8]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_39__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [0]),
        .I1(\mem_reg[64]_2 [23]),
        .I2(\recv_address_reg[7]_2 [3]),
        .I3(\mem_reg[64]_2 [30]),
        .I4(\recv_address_reg[7]_2 [1]),
        .I5(\mem_reg[64]_2 [27]),
        .O(\recv_address[8]_i_39__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \recv_address[8]_i_3__1 
       (.I0(\recv_address[8]_i_7__1_n_0 ),
        .I1(\recv_address[8]_i_8__1_n_0 ),
        .I2(\recv_address[8]_i_9__1_n_0 ),
        .I3(\mem_reg[52] ),
        .I4(\recv_address[8]_i_11__1_n_0 ),
        .O(\recv_address[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_40__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [1]),
        .I1(\mem_reg[64]_2 [24]),
        .I2(\mem_reg[64]_2 [17]),
        .I3(\recv_address_reg[7]_1 [1]),
        .I4(\mem_reg[64]_2 [15]),
        .I5(\recv_address_reg[7]_1 [0]),
        .O(\recv_address[8]_i_40__1_n_0 ));
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \recv_address[8]_i_42__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [3]),
        .I1(\mem_reg[64]_2 [18]),
        .I2(\mem_reg[64]_2 [26]),
        .I3(\recv_address_reg[7]_2 [0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ),
        .O(\recv_address[8]_i_42__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_44__1 
       (.I0(\recv_address_reg[8]_3 [1]),
        .I1(\mem_reg[64]_2 [16]),
        .I2(\recv_address_reg[8]_3 [2]),
        .I3(\mem_reg[64]_2 [18]),
        .O(\recv_address[8]_i_44__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000004)) 
    \recv_address[8]_i_4__1 
       (.I0(\recv_address[8]_i_12__1_n_0 ),
        .I1(\mem_reg[54] ),
        .I2(\mem_reg[49]_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [7]),
        .I4(\mem_reg[64]_2 [22]),
        .I5(\recv_address[8]_i_15__1_n_0 ),
        .O(\recv_address[8]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \recv_address[8]_i_5__1 
       (.I0(\recv_address[8]_i_16__1_n_0 ),
        .I1(\recv_address[8]_i_17__1_n_0 ),
        .I2(\recv_address[8]_i_18__1_n_0 ),
        .I3(\recv_address[8]_i_19__1_n_0 ),
        .O(\recv_address[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4FF4)) 
    \recv_address[8]_i_7__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [2]),
        .I1(\mem_reg[64]_2 [17]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [5]),
        .I3(\mem_reg[64]_2 [20]),
        .I4(\mem_reg[49] ),
        .I5(\recv_address[8]_i_25__1_n_0 ),
        .O(\recv_address[8]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_8__1 
       (.I0(\recv_address[8]_i_26__1_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ),
        .I2(\mem_reg[64]_2 [26]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [3]),
        .I4(\mem_reg[64]_2 [19]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [4]),
        .O(\recv_address[8]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_9__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [7]),
        .I1(\mem_reg[64]_2 [22]),
        .I2(\recv_address_reg[8]_2 [3]),
        .I3(\mem_reg[64]_2 [27]),
        .I4(\recv_address_reg[8]_2 [2]),
        .I5(\mem_reg[64]_2 [25]),
        .O(\recv_address[8]_i_9__1_n_0 ));
  FDCE \recv_address_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [31]),
        .Q(RAM_reg[0]));
  FDCE \recv_address_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [32]),
        .Q(RAM_reg[1]));
  FDCE \recv_address_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [33]),
        .Q(RAM_reg[2]));
  FDCE \recv_address_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [34]),
        .Q(RAM_reg[3]));
  FDCE \recv_address_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [35]),
        .Q(RAM_reg[4]));
  FDCE \recv_address_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [36]),
        .Q(RAM_reg[5]));
  FDCE \recv_address_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_2 [37]),
        .Q(RAM_reg[6]));
  FDCE \recv_address_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(channel_nr[0]),
        .Q(RAM_reg[7]));
  FDCE \recv_address_reg[8] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_address[8]_i_1__1_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\recv_address_reg[8]_0 ),
        .Q(RAM_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    recv_buffer_write_i_1__1
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .O(recv_buffer_write_i_1__1_n_0));
  FDCE recv_buffer_write_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(recv_buffer_write_i_1__1_n_0),
        .Q(WEA));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[0][0]_i_1__1 
       (.I0(\mem_reg[64]_2 [8]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[0][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[0][1]_i_1__1 
       (.I0(\mem_reg[64]_2 [9]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(\recv_counter_reg[0]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[0][1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[0][2]_i_1__1 
       (.I0(\recv_counter_reg[0]__0 [2]),
        .I1(\recv_counter_reg[0]__0 [1]),
        .I2(\recv_counter_reg[0]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [10]),
        .O(\recv_counter[0][2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[0][3]_i_1__1 
       (.I0(\recv_counter_reg[0]__0 [3]),
        .I1(\recv_counter_reg[0]__0 [2]),
        .I2(\recv_counter_reg[0]__0 [0]),
        .I3(\recv_counter_reg[0]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [11]),
        .O(\recv_counter[0][3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[0][4]_i_1__1 
       (.I0(\recv_counter_reg[0]__0 [4]),
        .I1(\recv_counter_reg[0]__0 [3]),
        .I2(\recv_counter[0][6]_i_4__1_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [12]),
        .O(\recv_counter[0][4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[0][5]_i_1__1 
       (.I0(\recv_counter_reg[0]__0 [5]),
        .I1(\recv_counter_reg[0]__0 [3]),
        .I2(\recv_counter_reg[0]__0 [4]),
        .I3(\recv_counter[0][6]_i_4__1_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [13]),
        .O(\recv_counter[0][5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010F010101010)) 
    \recv_counter[0][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__1_n_0 ),
        .I2(S_AXI_1_ARESETN),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .I5(\recv_counter[3][6]_i_4__1_n_0 ),
        .O(\recv_counter[0][6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[0][6]_i_2__1 
       (.I0(\recv_counter_reg[0]__0 [6]),
        .I1(\recv_counter[0][6]_i_3__1_n_0 ),
        .I2(\recv_counter[0][6]_i_4__1_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [14]),
        .O(\recv_counter[0][6]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[0][6]_i_3__1 
       (.I0(\recv_counter_reg[0]__0 [5]),
        .I1(\recv_counter_reg[0]__0 [4]),
        .I2(\recv_counter_reg[0]__0 [3]),
        .O(\recv_counter[0][6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[0][6]_i_4__1 
       (.I0(\recv_counter_reg[0]__0 [1]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(\recv_counter_reg[0]__0 [2]),
        .O(\recv_counter[0][6]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[1][0]_i_1__1 
       (.I0(\mem_reg[64]_2 [8]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[1][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[1][1]_i_1__1 
       (.I0(\mem_reg[64]_2 [9]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(\recv_counter_reg[1]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[1][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[1][2]_i_1__1 
       (.I0(\recv_counter_reg[1]__0 [2]),
        .I1(\recv_counter_reg[1]__0 [1]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [10]),
        .O(\recv_counter[1][2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[1][3]_i_1__1 
       (.I0(\recv_counter_reg[1]__0 [3]),
        .I1(\recv_counter_reg[1]__0 [2]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(\recv_counter_reg[1]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [11]),
        .O(\recv_counter[1][3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[1][4]_i_1__1 
       (.I0(\recv_counter_reg[1]__0 [4]),
        .I1(\recv_counter_reg[1]__0 [3]),
        .I2(\recv_counter[1][6]_i_5__1_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [12]),
        .O(\recv_counter[1][4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[1][5]_i_1__1 
       (.I0(\recv_counter_reg[1]__0 [5]),
        .I1(\recv_counter_reg[1]__0 [3]),
        .I2(\recv_counter_reg[1]__0 [4]),
        .I3(\recv_counter[1][6]_i_5__1_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [13]),
        .O(\recv_counter[1][5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2020F02020202020)) 
    \recv_counter[1][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\recv_counter[1][6]_i_3__1_n_0 ),
        .I2(S_AXI_1_ARESETN),
        .I3(\recv_counter[3][6]_i_4__1_n_0 ),
        .I4(mem_address[1]),
        .I5(mem_address[0]),
        .O(\recv_counter[1][6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[1][6]_i_2__1 
       (.I0(\recv_counter_reg[1]__0 [6]),
        .I1(\recv_counter[1][6]_i_4__1_n_0 ),
        .I2(\recv_counter[1][6]_i_5__1_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [14]),
        .O(\recv_counter[1][6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \recv_counter[1][6]_i_3__1 
       (.I0(\recv_address_reg[8]_0 ),
        .I1(\mem_reg[64]_2 [39]),
        .I2(\mem_reg[64]_2 [38]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(write_R),
        .O(\recv_counter[1][6]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[1][6]_i_4__1 
       (.I0(\recv_counter_reg[1]__0 [5]),
        .I1(\recv_counter_reg[1]__0 [4]),
        .I2(\recv_counter_reg[1]__0 [3]),
        .O(\recv_counter[1][6]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[1][6]_i_5__1 
       (.I0(\recv_counter_reg[1]__0 [1]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(\recv_counter_reg[1]__0 [2]),
        .O(\recv_counter[1][6]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[2][0]_i_1__1 
       (.I0(\mem_reg[64]_2 [8]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[2][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[2][1]_i_1__1 
       (.I0(\mem_reg[64]_2 [9]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(\recv_counter_reg[2]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[2][1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[2][2]_i_1__1 
       (.I0(\recv_counter_reg[2]__0 [2]),
        .I1(\recv_counter_reg[2]__0 [1]),
        .I2(\recv_counter_reg[2]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [10]),
        .O(\recv_counter[2][2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[2][3]_i_1__1 
       (.I0(\recv_counter_reg[2]__0 [3]),
        .I1(\recv_counter_reg[2]__0 [2]),
        .I2(\recv_counter_reg[2]__0 [0]),
        .I3(\recv_counter_reg[2]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [11]),
        .O(\recv_counter[2][3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[2][4]_i_1__1 
       (.I0(\recv_counter_reg[2]__0 [4]),
        .I1(\recv_counter_reg[2]__0 [3]),
        .I2(\recv_counter[2][6]_i_5__1_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [12]),
        .O(\recv_counter[2][4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \recv_counter[2][5]_i_1__1 
       (.I0(\recv_counter_reg[2]__0 [5]),
        .I1(\recv_counter_reg[2]__0 [4]),
        .I2(\recv_counter[2][6]_i_5__1_n_0 ),
        .I3(\recv_counter_reg[2]__0 [3]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [13]),
        .O(\recv_counter[2][5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h10F01010)) 
    \recv_counter[2][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(S_AXI_1_ARESETN),
        .I3(\recv_counter[2][6]_i_3__1_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .O(\recv_counter[2][6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[2][6]_i_2__1 
       (.I0(\recv_counter_reg[2]__0 [6]),
        .I1(\recv_counter[2][6]_i_4__1_n_0 ),
        .I2(\recv_counter[2][6]_i_5__1_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [14]),
        .O(\recv_counter[2][6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \recv_counter[2][6]_i_3__1 
       (.I0(write_R),
        .I1(mem_address[0]),
        .I2(mem_address[1]),
        .I3(\channel_status_reg[1][1]_0 ),
        .O(\recv_counter[2][6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[2][6]_i_4__1 
       (.I0(\recv_counter_reg[2]__0 [4]),
        .I1(\recv_counter_reg[2]__0 [5]),
        .I2(\recv_counter_reg[2]__0 [3]),
        .O(\recv_counter[2][6]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[2][6]_i_5__1 
       (.I0(\recv_counter_reg[2]__0 [1]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(\recv_counter_reg[2]__0 [2]),
        .O(\recv_counter[2][6]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[3][0]_i_1__1 
       (.I0(\mem_reg[64]_2 [8]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[3][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[3][1]_i_1__1 
       (.I0(\mem_reg[64]_2 [9]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[3][1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[3][2]_i_1__1 
       (.I0(\recv_counter_reg[3]__0 [2]),
        .I1(\recv_counter_reg[3]__0 [1]),
        .I2(\recv_counter_reg[3]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [10]),
        .O(\recv_counter[3][2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[3][3]_i_1__1 
       (.I0(\recv_counter_reg[3]__0 [3]),
        .I1(\recv_counter_reg[3]__0 [2]),
        .I2(\recv_counter_reg[3]__0 [0]),
        .I3(\recv_counter_reg[3]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [11]),
        .O(\recv_counter[3][3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[3][4]_i_1__1 
       (.I0(\recv_counter_reg[3]__0 [4]),
        .I1(\recv_counter_reg[3]__0 [3]),
        .I2(\recv_counter[3][5]_i_2__1_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [12]),
        .O(\recv_counter[3][4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[3][5]_i_1__1 
       (.I0(\recv_counter_reg[3]__0 [5]),
        .I1(\recv_counter_reg[3]__0 [3]),
        .I2(\recv_counter_reg[3]__0 [4]),
        .I3(\recv_counter[3][5]_i_2__1_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[64]_2 [13]),
        .O(\recv_counter[3][5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[3][5]_i_2__1 
       (.I0(\recv_counter_reg[3]__0 [1]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [2]),
        .O(\recv_counter[3][5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF020202020202020)) 
    \recv_counter[3][6]_i_1__1 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(S_AXI_1_ARESETN),
        .I3(\recv_counter[3][6]_i_4__1_n_0 ),
        .I4(mem_address[1]),
        .I5(mem_address[0]),
        .O(\recv_counter[3][6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[3][6]_i_2__1 
       (.I0(\recv_counter_reg[3]__0 [6]),
        .I1(\recv_counter_reg[3]__0 [5]),
        .I2(\recv_counter[3][6]_i_5__1_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[64]_2 [14]),
        .O(\recv_counter[3][6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \recv_counter[3][6]_i_4__1 
       (.I0(write_R),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[3][6]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \recv_counter[3][6]_i_5__1 
       (.I0(\recv_counter_reg[3]__0 [2]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [1]),
        .I3(\recv_counter_reg[3]__0 [4]),
        .I4(\recv_counter_reg[3]__0 [3]),
        .O(\recv_counter[3][6]_i_5__1_n_0 ));
  FDRE \recv_counter_reg[0][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[0][6]_i_1__1_n_0 ),
        .D(\recv_counter[0][0]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[0][6]_i_1__1_n_0 ),
        .D(\recv_counter[0][1]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[0][6]_i_1__1_n_0 ),
        .D(\recv_counter[0][2]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[0][6]_i_1__1_n_0 ),
        .D(\recv_counter[0][3]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[0][6]_i_1__1_n_0 ),
        .D(\recv_counter[0][4]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[0][6]_i_1__1_n_0 ),
        .D(\recv_counter[0][5]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[0][6]_i_1__1_n_0 ),
        .D(\recv_counter[0][6]_i_2__1_n_0 ),
        .Q(\recv_counter_reg[0]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[1][6]_i_1__1_n_0 ),
        .D(\recv_counter[1][0]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[1][6]_i_1__1_n_0 ),
        .D(\recv_counter[1][1]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[1][6]_i_1__1_n_0 ),
        .D(\recv_counter[1][2]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[1][6]_i_1__1_n_0 ),
        .D(\recv_counter[1][3]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[1][6]_i_1__1_n_0 ),
        .D(\recv_counter[1][4]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[1][6]_i_1__1_n_0 ),
        .D(\recv_counter[1][5]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[1][6]_i_1__1_n_0 ),
        .D(\recv_counter[1][6]_i_2__1_n_0 ),
        .Q(\recv_counter_reg[1]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[2][6]_i_1__1_n_0 ),
        .D(\recv_counter[2][0]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[2][6]_i_1__1_n_0 ),
        .D(\recv_counter[2][1]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[2][6]_i_1__1_n_0 ),
        .D(\recv_counter[2][2]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[2][6]_i_1__1_n_0 ),
        .D(\recv_counter[2][3]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[2][6]_i_1__1_n_0 ),
        .D(\recv_counter[2][4]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[2][6]_i_1__1_n_0 ),
        .D(\recv_counter[2][5]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[2][6]_i_1__1_n_0 ),
        .D(\recv_counter[2][6]_i_2__1_n_0 ),
        .Q(\recv_counter_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][0] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[3][6]_i_1__1_n_0 ),
        .D(\recv_counter[3][0]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][1] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[3][6]_i_1__1_n_0 ),
        .D(\recv_counter[3][1]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][2] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[3][6]_i_1__1_n_0 ),
        .D(\recv_counter[3][2]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][3] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[3][6]_i_1__1_n_0 ),
        .D(\recv_counter[3][3]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][4] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[3][6]_i_1__1_n_0 ),
        .D(\recv_counter[3][4]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][5] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[3][6]_i_1__1_n_0 ),
        .D(\recv_counter[3][5]_i_1__1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][6] 
       (.C(S_AXI_1_ACLK),
        .CE(\recv_counter[3][6]_i_1__1_n_0 ),
        .D(\recv_counter[3][6]_i_2__1_n_0 ),
        .Q(\recv_counter_reg[3]__0 [6]),
        .R(1'b0));
  FDCE \recv_state_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_0 ),
        .Q(\channel_status_reg[1][1]_0 ));
  FDCE \recv_state_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64] ),
        .Q(recv_buffer_write_reg_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rni_readdata_delayed[0]_i_12__1 
       (.I0(\channel_status_reg[5]__0 [0]),
        .I1(\channel_status_reg[5]__0 [1]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[4]__0 [0]),
        .I4(\channel_status_reg[4]__0 [1]),
        .O(\rni_readdata_delayed[0]_i_12__1_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rni_readdata_delayed[0]_i_13__1 
       (.I0(\channel_status_reg[7]__0 [0]),
        .I1(\channel_status_reg[7]__0 [1]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[6]__0 [0]),
        .I4(\channel_status_reg[6]__0 [1]),
        .O(\rni_readdata_delayed[0]_i_13__1_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rni_readdata_delayed[0]_i_14__1 
       (.I0(\channel_status_reg[1]__0 [0]),
        .I1(\channel_status_reg[1]__0 [1]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[0]__0 [0]),
        .I4(\channel_status_reg[0]__0 [1]),
        .O(\rni_readdata_delayed[0]_i_14__1_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rni_readdata_delayed[0]_i_15__1 
       (.I0(\channel_status_reg[3]__0 [0]),
        .I1(\channel_status_reg[3]__0 [1]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[2]__0 [0]),
        .I4(\channel_status_reg[2]__0 [1]),
        .O(\rni_readdata_delayed[0]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[0]_i_1__1 
       (.I0(\rni_readdata_delayed_reg[0]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFCFC)) 
    \rni_readdata_delayed[0]_i_3__1 
       (.I0(S_AXI_1_ARADDR[7]),
        .I1(S_AXI_1_AWADDR[7]),
        .I2(S_AXI_1_AWADDR[5]),
        .I3(S_AXI_1_ARADDR[5]),
        .I4(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I5(slave_address[2]),
        .O(\rni_readdata_delayed_reg[0] ));
  LUT6 #(
    .INIT(64'hDDDDF0FFDDDDF000)) 
    \rni_readdata_delayed[0]_i_4__1 
       (.I0(slave_address[0]),
        .I1(clock_tick_reg[0]),
        .I2(\rni_readdata_delayed[0]_i_6__1_n_0 ),
        .I3(axi_awready_reg_0[0]),
        .I4(axi_awready_reg_0[1]),
        .I5(\rni_readdata_delayed[0]_i_7__2_n_0 ),
        .O(\rni_readdata_delayed[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFFAACCAACC)) 
    \rni_readdata_delayed[0]_i_5__1 
       (.I0(\rni_readdata_delayed[0]_i_8_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_9_n_0 ),
        .I2(\rni_readdata_delayed_reg[0]_i_10_n_0 ),
        .I3(\rni_readdata_delayed[6]_i_5__1_n_0 ),
        .I4(\rni_readdata_delayed_reg[0]_i_11_n_0 ),
        .I5(slave_address[2]),
        .O(\rni_readdata_delayed[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rni_readdata_delayed[0]_i_6__1 
       (.I0(synchronize_flag),
        .I1(slave_address[0]),
        .I2(\interrupt_reg_reg_n_0_[0] ),
        .O(\rni_readdata_delayed[0]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rni_readdata_delayed[0]_i_7__2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .O(\rni_readdata_delayed[0]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_8 
       (.I0(\msg_length_reg_reg[7]__0 [0]),
        .I1(\msg_length_reg_reg[6]__0 [0]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[5]__0 [0]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_9 
       (.I0(\msg_length_reg_reg[3]__0 [0]),
        .I1(\msg_length_reg_reg[2]__0 [0]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[1]__0 [0]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[10]_i_1__1 
       (.I0(\rni_readdata_delayed[10]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[10]_i_2__1 
       (.I0(clock_tick_reg[10]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[10]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[11]_i_1__1 
       (.I0(\rni_readdata_delayed[11]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[11]_i_2__1 
       (.I0(clock_tick_reg[11]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[12]_i_1__1 
       (.I0(\rni_readdata_delayed[12]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[12]_i_2__1 
       (.I0(clock_tick_reg[12]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[13]_i_1__1 
       (.I0(\rni_readdata_delayed[13]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[13]_i_2__1 
       (.I0(clock_tick_reg[13]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[13]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[14]_i_1__1 
       (.I0(\rni_readdata_delayed[14]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[14]_i_2__1 
       (.I0(clock_tick_reg[14]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[15]_i_1__1 
       (.I0(\rni_readdata_delayed[15]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[15]_i_2__1 
       (.I0(clock_tick_reg[15]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[15]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[16]_i_1__1 
       (.I0(\rni_readdata_delayed[16]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[16]_i_2__1 
       (.I0(clock_tick_reg[16]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[16]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[17]_i_1__1 
       (.I0(\rni_readdata_delayed[17]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[17]_i_2__1 
       (.I0(clock_tick_reg[17]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[17]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[18]_i_1__1 
       (.I0(\rni_readdata_delayed[18]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[18]_i_2__1 
       (.I0(clock_tick_reg[18]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[18]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[19]_i_1__1 
       (.I0(\rni_readdata_delayed[19]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[19]_i_2__1 
       (.I0(clock_tick_reg[19]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[19]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[1]_i_1__1 
       (.I0(\rni_readdata_delayed[1]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rni_readdata_delayed[1]_i_2__0 
       (.I0(axi_awready_reg_1),
        .I1(\rni_readdata_delayed[1]_i_3__1_n_0 ),
        .I2(\rni_readdata_delayed[6]_i_5__1_n_0 ),
        .I3(\rni_readdata_delayed[1]_i_4__1_n_0 ),
        .I4(\rni_readdata_delayed[1]_i_5__1_n_0 ),
        .O(\rni_readdata_delayed[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[1]_i_3__1 
       (.I0(\msg_length_reg_reg[7]__0 [1]),
        .I1(\msg_length_reg_reg[6]__0 [1]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[5]__0 [1]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [1]),
        .O(\rni_readdata_delayed[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[1]_i_4__1 
       (.I0(\msg_length_reg_reg[3]__0 [1]),
        .I1(\msg_length_reg_reg[2]__0 [1]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[1]__0 [1]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [1]),
        .O(\rni_readdata_delayed[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000800000008)) 
    \rni_readdata_delayed[1]_i_5__1 
       (.I0(axi_awready_reg_0[0]),
        .I1(\interrupt_reg_reg_n_0_[1] ),
        .I2(\rni_readdata_delayed_reg[0] ),
        .I3(axi_awready_reg_0[1]),
        .I4(slave_address[0]),
        .I5(clock_tick_reg[1]),
        .O(\rni_readdata_delayed[1]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[20]_i_1__1 
       (.I0(\rni_readdata_delayed[20]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[20]_i_2__1 
       (.I0(clock_tick_reg[20]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[20]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[21]_i_1__1 
       (.I0(\rni_readdata_delayed[21]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[21]_i_2__1 
       (.I0(clock_tick_reg[21]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[21]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[22]_i_1__1 
       (.I0(\rni_readdata_delayed[22]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[22]_i_2__1 
       (.I0(clock_tick_reg[22]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[22]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[23]_i_1__1 
       (.I0(\rni_readdata_delayed[23]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[23]_i_2__1 
       (.I0(clock_tick_reg[23]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[23]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[24]_i_1__1 
       (.I0(\rni_readdata_delayed[24]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[24]_i_2__1 
       (.I0(clock_tick_reg[24]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[24]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[25]_i_1__1 
       (.I0(\rni_readdata_delayed[25]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[25]_i_2__1 
       (.I0(clock_tick_reg[25]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[25]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[26]_i_1__1 
       (.I0(\rni_readdata_delayed[26]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[26]_i_2__1 
       (.I0(clock_tick_reg[26]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[26]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[27]_i_1__1 
       (.I0(\rni_readdata_delayed[27]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[27]_i_2__1 
       (.I0(clock_tick_reg[27]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[27]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[28]_i_1__1 
       (.I0(\rni_readdata_delayed[28]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[28]_i_2__1 
       (.I0(clock_tick_reg[28]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[28]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[29]_i_1__1 
       (.I0(\rni_readdata_delayed[29]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[29]_i_2__1 
       (.I0(clock_tick_reg[29]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[29]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[2]_i_1__1 
       (.I0(\rni_readdata_delayed[2]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFF4501)) 
    \rni_readdata_delayed[2]_i_2__1 
       (.I0(axi_awready_reg_1),
        .I1(\rni_readdata_delayed[6]_i_5__1_n_0 ),
        .I2(\rni_readdata_delayed[2]_i_3__1_n_0 ),
        .I3(\rni_readdata_delayed[2]_i_4__1_n_0 ),
        .I4(\rni_readdata_delayed[2]_i_5__1_n_0 ),
        .O(\rni_readdata_delayed[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rni_readdata_delayed[2]_i_3__1 
       (.I0(\msg_length_reg_reg[3]__0 [2]),
        .I1(\msg_length_reg_reg[2]__0 [2]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[1]__0 [2]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [2]),
        .O(\rni_readdata_delayed[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[2]_i_4__1 
       (.I0(\msg_length_reg_reg[7]__0 [2]),
        .I1(\msg_length_reg_reg[6]__0 [2]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[5]__0 [2]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [2]),
        .O(\rni_readdata_delayed[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000800000008)) 
    \rni_readdata_delayed[2]_i_5__1 
       (.I0(axi_awready_reg_0[0]),
        .I1(\interrupt_reg_reg_n_0_[2] ),
        .I2(\rni_readdata_delayed_reg[0] ),
        .I3(axi_awready_reg_0[1]),
        .I4(slave_address[0]),
        .I5(clock_tick_reg[2]),
        .O(\rni_readdata_delayed[2]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[30]_i_1__1 
       (.I0(\rni_readdata_delayed[30]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[30]_i_2__1 
       (.I0(clock_tick_reg[30]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[30]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[31]_i_1__1 
       (.I0(\rni_readdata_delayed[31]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[31]_i_2__1 
       (.I0(clock_tick_reg[31]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[31]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[3]_i_1__1 
       (.I0(\rni_readdata_delayed[3]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rni_readdata_delayed[3]_i_2__1 
       (.I0(axi_awready_reg_1),
        .I1(\rni_readdata_delayed[3]_i_3__1_n_0 ),
        .I2(\rni_readdata_delayed[6]_i_5__1_n_0 ),
        .I3(\rni_readdata_delayed[3]_i_4__1_n_0 ),
        .I4(\rni_readdata_delayed[3]_i_5__1_n_0 ),
        .O(\rni_readdata_delayed[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[3]_i_3__1 
       (.I0(\msg_length_reg_reg[7]__0 [3]),
        .I1(\msg_length_reg_reg[6]__0 [3]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[5]__0 [3]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [3]),
        .O(\rni_readdata_delayed[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[3]_i_4__1 
       (.I0(\msg_length_reg_reg[3]__0 [3]),
        .I1(\msg_length_reg_reg[2]__0 [3]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[1]__0 [3]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [3]),
        .O(\rni_readdata_delayed[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000800000008)) 
    \rni_readdata_delayed[3]_i_5__1 
       (.I0(axi_awready_reg_0[0]),
        .I1(\interrupt_reg_reg_n_0_[3] ),
        .I2(\rni_readdata_delayed_reg[0] ),
        .I3(axi_awready_reg_0[1]),
        .I4(slave_address[0]),
        .I5(clock_tick_reg[3]),
        .O(\rni_readdata_delayed[3]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[4]_i_1__1 
       (.I0(\rni_readdata_delayed[4]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[4]_i_2__1 
       (.I0(axi_awready_reg_2),
        .I1(clock_tick_reg[4]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[4]_i_3__1_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__1_n_0 ),
        .I5(\rni_readdata_delayed[4]_i_4__1_n_0 ),
        .O(\rni_readdata_delayed[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[4]_i_3__1 
       (.I0(\msg_length_reg_reg[7]__0 [4]),
        .I1(\msg_length_reg_reg[6]__0 [4]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[5]__0 [4]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [4]),
        .O(\rni_readdata_delayed[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[4]_i_4__1 
       (.I0(\msg_length_reg_reg[3]__0 [4]),
        .I1(\msg_length_reg_reg[2]__0 [4]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[1]__0 [4]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [4]),
        .O(\rni_readdata_delayed[4]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[5]_i_1__1 
       (.I0(\rni_readdata_delayed[5]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[5]_i_2__1 
       (.I0(axi_awready_reg_2),
        .I1(clock_tick_reg[5]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[5]_i_3__1_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__1_n_0 ),
        .I5(\rni_readdata_delayed[5]_i_4__1_n_0 ),
        .O(\rni_readdata_delayed[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[5]_i_3__1 
       (.I0(\msg_length_reg_reg[7]__0 [5]),
        .I1(\msg_length_reg_reg[6]__0 [5]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[5]__0 [5]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [5]),
        .O(\rni_readdata_delayed[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[5]_i_4__1 
       (.I0(\msg_length_reg_reg[3]__0 [5]),
        .I1(\msg_length_reg_reg[2]__0 [5]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[1]__0 [5]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [5]),
        .O(\rni_readdata_delayed[5]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[6]_i_1__1 
       (.I0(\rni_readdata_delayed[6]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[6]_i_2__1 
       (.I0(axi_awready_reg_2),
        .I1(clock_tick_reg[6]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[6]_i_4__1_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__1_n_0 ),
        .I5(\rni_readdata_delayed[6]_i_6__1_n_0 ),
        .O(\rni_readdata_delayed[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_4__1 
       (.I0(\msg_length_reg_reg[7]__0 [6]),
        .I1(\msg_length_reg_reg[6]__0 [6]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[5]__0 [6]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [6]),
        .O(\rni_readdata_delayed[6]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h27D8)) 
    \rni_readdata_delayed[6]_i_5__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I1(S_AXI_1_ARADDR[2]),
        .I2(S_AXI_1_AWADDR[2]),
        .I3(\rni_readdata_delayed[6]_i_7__1_n_0 ),
        .O(\rni_readdata_delayed[6]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_6__1 
       (.I0(\msg_length_reg_reg[3]__0 [6]),
        .I1(\msg_length_reg_reg[2]__0 [6]),
        .I2(axi_awready_reg_0[0]),
        .I3(\msg_length_reg_reg[1]__0 [6]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [6]),
        .O(\rni_readdata_delayed[6]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_7__1 
       (.I0(toggle_address_cpu_side[3]),
        .I1(toggle_address_cpu_side[2]),
        .I2(axi_awready_reg_0[0]),
        .I3(toggle_address_cpu_side[1]),
        .I4(slave_address[0]),
        .I5(toggle_address_cpu_side[0]),
        .O(\rni_readdata_delayed[6]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[7]_i_1__1 
       (.I0(\rni_readdata_delayed[7]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[7]_i_2__1 
       (.I0(clock_tick_reg[7]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[8]_i_1__1 
       (.I0(\rni_readdata_delayed[8]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[8]_i_2__1 
       (.I0(clock_tick_reg[8]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[8]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[9]_i_1__1 
       (.I0(\rni_readdata_delayed[9]_i_2__1_n_0 ),
        .I1(axi_awready_reg),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[9]_i_2__1 
       (.I0(clock_tick_reg[9]),
        .I1(axi_awready_reg_2),
        .O(\rni_readdata_delayed[9]_i_2__1_n_0 ));
  MUXF7 \rni_readdata_delayed_reg[0]_i_10 
       (.I0(\rni_readdata_delayed[0]_i_12__1_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_13__1_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_10_n_0 ),
        .S(axi_awready_reg_0[0]));
  MUXF7 \rni_readdata_delayed_reg[0]_i_11 
       (.I0(\rni_readdata_delayed[0]_i_14__1_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_15__1_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_11_n_0 ),
        .S(axi_awready_reg_0[0]));
  MUXF7 \rni_readdata_delayed_reg[0]_i_2__1 
       (.I0(\rni_readdata_delayed[0]_i_4__1_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_5__1_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_2__1_n_0 ),
        .S(\rni_readdata_delayed_reg[0] ));
  FDRE send_clock_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state_reg[2]_0 ),
        .Q(\send_counter_reg[0]_0 ),
        .R(\global_clock_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h001D)) 
    \send_counter[0]_i_1__1 
       (.I0(\Flit_id[2]_i_4__1_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[0]),
        .I3(out[2]),
        .O(\send_counter[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \send_counter[1]_i_1__1 
       (.I0(\Flit_id[2]_i_3__1_n_0 ),
        .I1(\Flit_id[2]_i_4__1_n_0 ),
        .I2(out[1]),
        .I3(send_buffer_address[1]),
        .I4(send_buffer_address[0]),
        .I5(out[2]),
        .O(\send_counter[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E22E)) 
    \send_counter[2]_i_1__1 
       (.I0(\send_counter[2]_i_2__1_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[2]),
        .I3(send_buffer_address[0]),
        .I4(send_buffer_address[1]),
        .I5(out[2]),
        .O(\send_counter[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \send_counter[2]_i_2__1 
       (.I0(\Flit_id[2]_i_3__1_n_0 ),
        .I1(\Flit_id[2]_i_4__1_n_0 ),
        .I2(\Flit_id[2]_i_5__1_n_0 ),
        .O(\send_counter[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \send_counter[3]_i_1__1 
       (.I0(\send_counter[3]_i_2__1_n_0 ),
        .I1(\send_counter[3]_i_3__1_n_0 ),
        .I2(out[1]),
        .I3(send_buffer_address[3]),
        .I4(\send_counter[3]_i_4__1_n_0 ),
        .I5(out[2]),
        .O(\send_counter[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[3]_i_2__1 
       (.I0(\Flit_id[2]_i_5__1_n_0 ),
        .I1(\Flit_id[2]_i_4__1_n_0 ),
        .I2(\Flit_id[2]_i_3__1_n_0 ),
        .O(\send_counter[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \send_counter[3]_i_3__1 
       (.I0(\command_queue_mem_reg_n_0_[3][3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][3] ),
        .I4(\command_queue_mem_reg_n_0_[1][3] ),
        .I5(\command_queue_mem_reg_n_0_[2][3] ),
        .O(\send_counter[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[3]_i_4__1 
       (.I0(send_buffer_address[1]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[2]),
        .O(\send_counter[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \send_counter[4]_i_1__1 
       (.I0(\send_counter[4]_i_2__1_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[4]),
        .I3(\send_counter[4]_i_3__1_n_0 ),
        .I4(out[2]),
        .O(\send_counter[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \send_counter[4]_i_2__1 
       (.I0(\outport[12]_i_3__1_n_0 ),
        .I1(\Flit_id[2]_i_5__1_n_0 ),
        .I2(\Flit_id[2]_i_4__1_n_0 ),
        .I3(\Flit_id[2]_i_3__1_n_0 ),
        .I4(\send_counter[3]_i_3__1_n_0 ),
        .O(\send_counter[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_counter[4]_i_3__1 
       (.I0(send_buffer_address[2]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[1]),
        .I3(send_buffer_address[3]),
        .O(\send_counter[4]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \send_counter[5]_i_1__1 
       (.I0(\send_counter[5]_i_2__1_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[5]),
        .I3(\send_counter[6]_i_4__1_n_0 ),
        .I4(out[2]),
        .O(\send_counter[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \send_counter[5]_i_2__1 
       (.I0(\outport[13]_i_2__1_n_0 ),
        .I1(\outport[12]_i_3__1_n_0 ),
        .I2(\send_counter[3]_i_3__1_n_0 ),
        .I3(\Flit_id[2]_i_3__1_n_0 ),
        .I4(\Flit_id[2]_i_4__1_n_0 ),
        .I5(\Flit_id[2]_i_5__1_n_0 ),
        .O(\send_counter[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0010111011101110)) 
    \send_counter[6]_i_1__1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(MSG_type14_out),
        .I3(out[1]),
        .I4(\send_counter_reg[0]_0 ),
        .I5(\send_counter_reg[0]_1 ),
        .O(\send_counter[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E22E)) 
    \send_counter[6]_i_2__1 
       (.I0(\send_counter[6]_i_3__1_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[6]),
        .I3(\send_counter[6]_i_4__1_n_0 ),
        .I4(send_buffer_address[5]),
        .I5(out[2]),
        .O(\send_counter[6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \send_counter[6]_i_3__1 
       (.I0(\Flit_id[6]_i_5__1_n_0 ),
        .I1(\outport[13]_i_2__1_n_0 ),
        .I2(\send_counter[3]_i_2__1_n_0 ),
        .I3(\send_counter[3]_i_3__1_n_0 ),
        .I4(\outport[12]_i_3__1_n_0 ),
        .O(\send_counter[6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \send_counter[6]_i_4__1 
       (.I0(send_buffer_address[3]),
        .I1(send_buffer_address[1]),
        .I2(send_buffer_address[0]),
        .I3(send_buffer_address[2]),
        .I4(send_buffer_address[4]),
        .O(\send_counter[6]_i_4__1_n_0 ));
  FDRE \send_counter_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\send_counter[6]_i_1__1_n_0 ),
        .D(\send_counter[0]_i_1__1_n_0 ),
        .Q(send_buffer_address[0]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\send_counter[6]_i_1__1_n_0 ),
        .D(\send_counter[1]_i_1__1_n_0 ),
        .Q(send_buffer_address[1]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(\send_counter[6]_i_1__1_n_0 ),
        .D(\send_counter[2]_i_1__1_n_0 ),
        .Q(send_buffer_address[2]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(\send_counter[6]_i_1__1_n_0 ),
        .D(\send_counter[3]_i_1__1_n_0 ),
        .Q(send_buffer_address[3]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(\send_counter[6]_i_1__1_n_0 ),
        .D(\send_counter[4]_i_1__1_n_0 ),
        .Q(send_buffer_address[4]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(\send_counter[6]_i_1__1_n_0 ),
        .D(\send_counter[5]_i_1__1_n_0 ),
        .Q(send_buffer_address[5]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(\send_counter[6]_i_1__1_n_0 ),
        .D(\send_counter[6]_i_2__1_n_0 ),
        .Q(send_buffer_address[6]),
        .R(\global_clock_reg[0]_0 ));
  FDRE slave_irq_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(\heartbeat_generator.GlobalSync_retimed_reg ),
        .Q(NoC_Irq_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \src_buffer[0]_i_1__1 
       (.I0(\src_buffer[0]_i_2__1_n_0 ),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .O(active_send_channel[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \src_buffer[0]_i_2__1 
       (.I0(\dest_pid[7]_i_8__1_n_0 ),
        .I1(\dest_pid[7]_i_7__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][Enable]__0 ),
        .O(\src_buffer[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \src_buffer[1]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(MSG_type14_out),
        .I3(out[1]),
        .O(\src_buffer[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \src_buffer[1]_i_2__1 
       (.I0(\dest_pid[7]_i_4__1_n_0 ),
        .I1(\dest_pid[7]_i_5__1_n_0 ),
        .O(active_send_channel[1]));
  FDRE \src_buffer_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\src_buffer[1]_i_1__1_n_0 ),
        .D(active_send_channel[0]),
        .Q(send_buffer_address[7]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \src_buffer_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\src_buffer[1]_i_1__1_n_0 ),
        .D(active_send_channel[1]),
        .Q(send_buffer_address[8]),
        .R(\global_clock_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[0]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [0]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [0]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\src_pid[0]_i_2__1_n_0 ),
        .O(\src_pid[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[0]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [0]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [0]),
        .O(\src_pid[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[1]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [1]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [1]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\src_pid[1]_i_2__1_n_0 ),
        .O(\src_pid[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[1]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [1]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [1]),
        .O(\src_pid[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[2]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [2]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [2]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\src_pid[2]_i_2__1_n_0 ),
        .O(\src_pid[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[2]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [2]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [2]),
        .O(\src_pid[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[3]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [3]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [3]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\src_pid[3]_i_2__1_n_0 ),
        .O(\src_pid[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[3]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [3]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [3]),
        .O(\src_pid[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[4]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [4]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [4]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\src_pid[4]_i_2__1_n_0 ),
        .O(\src_pid[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[4]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [4]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [4]),
        .O(\src_pid[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[5]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [5]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [5]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\src_pid[5]_i_2__1_n_0 ),
        .O(\src_pid[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[5]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [5]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [5]),
        .O(\src_pid[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[6]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [6]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [6]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\src_pid[6]_i_2__1_n_0 ),
        .O(\src_pid[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[6]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [6]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [6]),
        .O(\src_pid[6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[7]_i_1__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [7]),
        .I1(\dest_pid[7]_i_4__1_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [7]),
        .I3(\dest_pid[7]_i_5__1_n_0 ),
        .I4(\src_pid[7]_i_2__1_n_0 ),
        .O(\src_pid[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[7]_i_2__1 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [7]),
        .I1(\dest_pid[7]_i_9__1_n_0 ),
        .I2(\src_buffer[0]_i_2__1_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [7]),
        .O(\src_pid[7]_i_2__1_n_0 ));
  FDRE \src_pid_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\src_pid[0]_i_1__1_n_0 ),
        .Q(\src_pid_reg_n_0_[0] ),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \src_pid_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\src_pid[1]_i_1__1_n_0 ),
        .Q(\src_pid_reg_n_0_[1] ),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \src_pid_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\src_pid[2]_i_1__1_n_0 ),
        .Q(\src_pid_reg_n_0_[2] ),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \src_pid_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\src_pid[3]_i_1__1_n_0 ),
        .Q(\src_pid_reg_n_0_[3] ),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \src_pid_reg[4] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\src_pid[4]_i_1__1_n_0 ),
        .Q(\src_pid_reg_n_0_[4] ),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \src_pid_reg[5] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\src_pid[5]_i_1__1_n_0 ),
        .Q(\src_pid_reg_n_0_[5] ),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \src_pid_reg[6] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\src_pid[6]_i_1__1_n_0 ),
        .Q(\src_pid_reg_n_0_[6] ),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  FDRE \src_pid_reg[7] 
       (.C(S_AXI_1_ACLK),
        .CE(\dest_pid[7]_i_2__1_n_0 ),
        .D(\src_pid[7]_i_1__1_n_0 ),
        .Q(\src_pid_reg_n_0_[7] ),
        .R(\dest_pid[7]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_10__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_11__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_12__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_12__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_14__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_15__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_16__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_16__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_17__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_17__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_19__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_19__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_20__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_20__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_21__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_21__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_22__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_22__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_24__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_24__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_25__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_25__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_26__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_26__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_27__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_27__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_29__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_29__1_n_0));
  LUT6 #(
    .INIT(64'hAFBBAFFFFFBBFFFF)) 
    synchronize_flag_i_2__1
       (.I0(command_queue_write_i_3__1_n_0),
        .I1(S_AXI_1_AWADDR[0]),
        .I2(S_AXI_1_ARADDR[0]),
        .I3(\G_send_channels_1.send_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_1_AWADDR[1]),
        .I5(S_AXI_1_ARADDR[1]),
        .O(synchronize_flag_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_30__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_30__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_31__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_31__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_32__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_32__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_34__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_34__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_35__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_35__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_36__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_36__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_37__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_37__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_39__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_39__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_40__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_40__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_41__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_41__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_42__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_42__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_44__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_44__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    synchronize_flag_i_45__1
       (.I0(S_AXI_1_WDATA[31]),
        .I1(S_AXI_1_WDATA[30]),
        .O(synchronize_flag_i_45__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_46__1
       (.I0(S_AXI_1_WDATA[27]),
        .I1(S_AXI_1_WDATA[28]),
        .I2(S_AXI_1_WDATA[29]),
        .O(synchronize_flag_i_46__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_47__1
       (.I0(S_AXI_1_WDATA[24]),
        .I1(S_AXI_1_WDATA[25]),
        .I2(S_AXI_1_WDATA[26]),
        .O(synchronize_flag_i_47__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_49__1
       (.I0(S_AXI_1_WDATA[21]),
        .I1(S_AXI_1_WDATA[22]),
        .I2(S_AXI_1_WDATA[23]),
        .O(synchronize_flag_i_49__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_50__1
       (.I0(S_AXI_1_WDATA[18]),
        .I1(S_AXI_1_WDATA[19]),
        .I2(S_AXI_1_WDATA[20]),
        .O(synchronize_flag_i_50__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_51__1
       (.I0(S_AXI_1_WDATA[15]),
        .I1(S_AXI_1_WDATA[16]),
        .I2(S_AXI_1_WDATA[17]),
        .O(synchronize_flag_i_51__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_52__1
       (.I0(S_AXI_1_WDATA[12]),
        .I1(S_AXI_1_WDATA[13]),
        .I2(S_AXI_1_WDATA[14]),
        .O(synchronize_flag_i_52__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_53__1
       (.I0(S_AXI_1_WDATA[9]),
        .I1(S_AXI_1_WDATA[10]),
        .I2(S_AXI_1_WDATA[11]),
        .O(synchronize_flag_i_53__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_54__1
       (.I0(S_AXI_1_WDATA[6]),
        .I1(S_AXI_1_WDATA[7]),
        .I2(S_AXI_1_WDATA[8]),
        .O(synchronize_flag_i_54__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_55__1
       (.I0(S_AXI_1_WDATA[3]),
        .I1(S_AXI_1_WDATA[4]),
        .I2(S_AXI_1_WDATA[5]),
        .O(synchronize_flag_i_55__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_56__1
       (.I0(S_AXI_1_WDATA[2]),
        .I1(S_AXI_1_WDATA[0]),
        .I2(S_AXI_1_WDATA[1]),
        .O(synchronize_flag_i_56__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_5__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_6__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_7__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_9__1
       (.I0(S_AXI_1_WDATA[31]),
        .O(synchronize_flag_i_9__1_n_0));
  FDCE synchronize_flag_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(old_GlobalSync_reg_0),
        .Q(synchronize_flag));
  CARRY4 synchronize_flag_reg_i_13__1
       (.CI(synchronize_flag_reg_i_18__1_n_0),
        .CO({synchronize_flag_reg_i_13__1_n_0,synchronize_flag_reg_i_13__1_n_1,synchronize_flag_reg_i_13__1_n_2,synchronize_flag_reg_i_13__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_13__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_19__1_n_0,synchronize_flag_i_20__1_n_0,synchronize_flag_i_21__1_n_0,synchronize_flag_i_22__1_n_0}));
  CARRY4 synchronize_flag_reg_i_18__1
       (.CI(synchronize_flag_reg_i_23__1_n_0),
        .CO({synchronize_flag_reg_i_18__1_n_0,synchronize_flag_reg_i_18__1_n_1,synchronize_flag_reg_i_18__1_n_2,synchronize_flag_reg_i_18__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_18__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_24__1_n_0,synchronize_flag_i_25__1_n_0,synchronize_flag_i_26__1_n_0,synchronize_flag_i_27__1_n_0}));
  CARRY4 synchronize_flag_reg_i_23__1
       (.CI(synchronize_flag_reg_i_28__1_n_0),
        .CO({synchronize_flag_reg_i_23__1_n_0,synchronize_flag_reg_i_23__1_n_1,synchronize_flag_reg_i_23__1_n_2,synchronize_flag_reg_i_23__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_23__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_29__1_n_0,synchronize_flag_i_30__1_n_0,synchronize_flag_i_31__1_n_0,synchronize_flag_i_32__1_n_0}));
  CARRY4 synchronize_flag_reg_i_28__1
       (.CI(synchronize_flag_reg_i_33__1_n_0),
        .CO({synchronize_flag_reg_i_28__1_n_0,synchronize_flag_reg_i_28__1_n_1,synchronize_flag_reg_i_28__1_n_2,synchronize_flag_reg_i_28__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_28__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_34__1_n_0,synchronize_flag_i_35__1_n_0,synchronize_flag_i_36__1_n_0,synchronize_flag_i_37__1_n_0}));
  CARRY4 synchronize_flag_reg_i_33__1
       (.CI(synchronize_flag_reg_i_38__1_n_0),
        .CO({synchronize_flag_reg_i_33__1_n_0,synchronize_flag_reg_i_33__1_n_1,synchronize_flag_reg_i_33__1_n_2,synchronize_flag_reg_i_33__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_33__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_39__1_n_0,synchronize_flag_i_40__1_n_0,synchronize_flag_i_41__1_n_0,synchronize_flag_i_42__1_n_0}));
  CARRY4 synchronize_flag_reg_i_38__1
       (.CI(synchronize_flag_reg_i_43__1_n_0),
        .CO({synchronize_flag_reg_i_38__1_n_0,synchronize_flag_reg_i_38__1_n_1,synchronize_flag_reg_i_38__1_n_2,synchronize_flag_reg_i_38__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_38__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_44__1_n_0,synchronize_flag_i_45__1_n_0,synchronize_flag_i_46__1_n_0,synchronize_flag_i_47__1_n_0}));
  CARRY4 synchronize_flag_reg_i_3__1
       (.CI(synchronize_flag_reg_i_4__1_n_0),
        .CO({NLW_synchronize_flag_reg_i_3__1_CO_UNCONNECTED[3],CO,synchronize_flag_reg_i_3__1_n_2,synchronize_flag_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_3__1_O_UNCONNECTED[3:0]),
        .S({1'b0,synchronize_flag_i_5__1_n_0,synchronize_flag_i_6__1_n_0,synchronize_flag_i_7__1_n_0}));
  CARRY4 synchronize_flag_reg_i_43__1
       (.CI(synchronize_flag_reg_i_48__1_n_0),
        .CO({synchronize_flag_reg_i_43__1_n_0,synchronize_flag_reg_i_43__1_n_1,synchronize_flag_reg_i_43__1_n_2,synchronize_flag_reg_i_43__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_43__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_49__1_n_0,synchronize_flag_i_50__1_n_0,synchronize_flag_i_51__1_n_0,synchronize_flag_i_52__1_n_0}));
  CARRY4 synchronize_flag_reg_i_48__1
       (.CI(1'b0),
        .CO({synchronize_flag_reg_i_48__1_n_0,synchronize_flag_reg_i_48__1_n_1,synchronize_flag_reg_i_48__1_n_2,synchronize_flag_reg_i_48__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_48__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_53__1_n_0,synchronize_flag_i_54__1_n_0,synchronize_flag_i_55__1_n_0,synchronize_flag_i_56__1_n_0}));
  CARRY4 synchronize_flag_reg_i_4__1
       (.CI(synchronize_flag_reg_i_8__1_n_0),
        .CO({synchronize_flag_reg_i_4__1_n_0,synchronize_flag_reg_i_4__1_n_1,synchronize_flag_reg_i_4__1_n_2,synchronize_flag_reg_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_4__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_9__1_n_0,synchronize_flag_i_10__1_n_0,synchronize_flag_i_11__1_n_0,synchronize_flag_i_12__1_n_0}));
  CARRY4 synchronize_flag_reg_i_8__1
       (.CI(synchronize_flag_reg_i_13__1_n_0),
        .CO({synchronize_flag_reg_i_8__1_n_0,synchronize_flag_reg_i_8__1_n_1,synchronize_flag_reg_i_8__1_n_2,synchronize_flag_reg_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_8__1_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_14__1_n_0,synchronize_flag_i_15__1_n_0,synchronize_flag_i_16__1_n_0,synchronize_flag_i_17__1_n_0}));
  LUT6 #(
    .INIT(64'hBFBF00BF4040FF40)) 
    \toggle_bits_cpu_side[0]_i_1__1 
       (.I0(\toggle_bits_cpu_side[0]_i_2__1_n_0 ),
        .I1(\toggle_bits_cpu_side_reg[0]_0 ),
        .I2(\toggle_bits_cpu_side[0]_i_3__1_n_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[0]),
        .O(\toggle_bits_cpu_side[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \toggle_bits_cpu_side[0]_i_2__1 
       (.I0(S_AXI_1_WDATA[1]),
        .I1(S_AXI_1_WDATA[0]),
        .O(\toggle_bits_cpu_side[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \toggle_bits_cpu_side[0]_i_3__1 
       (.I0(CO),
        .I1(\toggle_bits_cpu_side[0]_i_4__1_n_0 ),
        .I2(synchronize_flag_reg_0),
        .O(\toggle_bits_cpu_side[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFACF0AC0FAC00A)) 
    \toggle_bits_cpu_side[0]_i_4__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I2(S_AXI_1_WDATA[1]),
        .I3(S_AXI_1_WDATA[0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\toggle_bits_cpu_side[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h7777707788888F88)) 
    \toggle_bits_cpu_side[1]_i_1__1 
       (.I0(\toggle_bits_cpu_side[0]_i_3__1_n_0 ),
        .I1(\toggle_bits_cpu_side[1]_i_2__1_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[1]_0 ),
        .I3(Heartbeat),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[1]),
        .O(\toggle_bits_cpu_side[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \toggle_bits_cpu_side[1]_i_2__1 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_1_WDATA[0]),
        .I2(S_AXI_1_WDATA[1]),
        .O(\toggle_bits_cpu_side[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7777707788888F88)) 
    \toggle_bits_cpu_side[2]_i_1__1 
       (.I0(\toggle_bits_cpu_side[0]_i_3__1_n_0 ),
        .I1(\toggle_bits_cpu_side[2]_i_2__1_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[1]_0 ),
        .I3(Heartbeat),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[2]),
        .O(\toggle_bits_cpu_side[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \toggle_bits_cpu_side[2]_i_2__1 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_1_WDATA[1]),
        .I2(S_AXI_1_WDATA[0]),
        .O(\toggle_bits_cpu_side[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF00DF2020FF20)) 
    \toggle_bits_cpu_side[3]_i_1__1 
       (.I0(\toggle_bits_cpu_side[0]_i_3__1_n_0 ),
        .I1(\toggle_bits_cpu_side[3]_i_2__1_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[0]_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\toggle_bits_cpu_side[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \toggle_bits_cpu_side[3]_i_2__1 
       (.I0(S_AXI_1_WDATA[1]),
        .I1(S_AXI_1_WDATA[0]),
        .O(\toggle_bits_cpu_side[3]_i_2__1_n_0 ));
  FDCE \toggle_bits_cpu_side_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[0]_i_1__1_n_0 ),
        .Q(toggle_address_cpu_side[0]));
  FDCE \toggle_bits_cpu_side_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[1]_i_1__1_n_0 ),
        .Q(toggle_address_cpu_side[1]));
  FDCE \toggle_bits_cpu_side_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[2]_i_1__1_n_0 ),
        .Q(toggle_address_cpu_side[2]));
  FDCE \toggle_bits_cpu_side_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[3]_i_1__1_n_0 ),
        .Q(toggle_address_cpu_side[3]));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[0]_i_1__1 
       (.I0(toggle_address_cpu_side[0]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[0]_i_2__1_n_0 ),
        .I5(toggle_address_noc_side[0]),
        .O(\toggle_bits_noc_side[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \toggle_bits_noc_side[0]_i_2__1 
       (.I0(\toggle_bits_noc_side[0]_i_3__1_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(\recv_counter[3][6]_i_4__1_n_0 ),
        .O(\toggle_bits_noc_side[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \toggle_bits_noc_side[0]_i_3__1 
       (.I0(\recv_counter[0][6]_i_3__1_n_0 ),
        .I1(\recv_counter_reg[0]__0 [6]),
        .I2(\recv_counter_reg[0]__0 [1]),
        .I3(\recv_counter_reg[0]__0 [0]),
        .I4(\recv_counter_reg[0]__0 [2]),
        .O(\toggle_bits_noc_side[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[1]_i_1__1 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[1]_i_2__1_n_0 ),
        .I5(toggle_address_noc_side[1]),
        .O(\toggle_bits_noc_side[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \toggle_bits_noc_side[1]_i_2__1 
       (.I0(\toggle_bits_noc_side[1]_i_3__1_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(\channel_status_reg[1][1]_0 ),
        .I5(write_R),
        .O(\toggle_bits_noc_side[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \toggle_bits_noc_side[1]_i_3__1 
       (.I0(\recv_counter[1][6]_i_4__1_n_0 ),
        .I1(\recv_counter_reg[1]__0 [6]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(\recv_counter_reg[1]__0 [1]),
        .I4(mem_address[0]),
        .I5(\recv_counter_reg[1]__0 [2]),
        .O(\toggle_bits_noc_side[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[2]_i_1__1 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[2]_i_2__1_n_0 ),
        .I5(toggle_address_noc_side[2]),
        .O(\toggle_bits_noc_side[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \toggle_bits_noc_side[2]_i_2__1 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I1(write_R),
        .I2(\channel_status_reg[1][1]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\interrupt[1]_i_3__1_n_0 ),
        .O(\toggle_bits_noc_side[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[3]_i_1__1 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[3]_i_2__1_n_0 ),
        .I5(toggle_address_noc_side[3]),
        .O(\toggle_bits_noc_side[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \toggle_bits_noc_side[3]_i_2__1 
       (.I0(mem_address[0]),
        .I1(mem_address[1]),
        .I2(\recv_counter[3][6]_i_4__1_n_0 ),
        .I3(\interrupt[1]_i_2__1_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\toggle_bits_noc_side[3]_i_2__1_n_0 ));
  FDCE \toggle_bits_noc_side_reg[0] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[0]_i_1__1_n_0 ),
        .Q(toggle_address_noc_side[0]));
  FDCE \toggle_bits_noc_side_reg[1] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[1]_i_1__1_n_0 ),
        .Q(toggle_address_noc_side[1]));
  FDCE \toggle_bits_noc_side_reg[2] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[2]_i_1__1_n_0 ),
        .Q(toggle_address_noc_side[2]));
  FDCE \toggle_bits_noc_side_reg[3] 
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[3]_i_1__1_n_0 ),
        .Q(toggle_address_noc_side[3]));
endmodule

(* ORIG_REF_NAME = "kth_interface_to_Nostrum_noc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized5
   (\global_clock_reg[0]_0 ,
    \toggle_bits_cpu_side_reg[1]_0 ,
    recv_buffer_write_reg_0,
    \channel_status_reg[1][1]_0 ,
    WEA,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ,
    \send_counter_reg[0]_0 ,
    \send_counter_reg[0]_1 ,
    NoC_Irq_3,
    \channel_nr_reg[2]_0 ,
    synchronize_flag,
    mem_address,
    out,
    send_buffer_address,
    synchronize_flag_reg_0,
    \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ,
    dap_rni_select_reg,
    channel_nr,
    toggle_address_noc_side,
    D,
    \rni_readdata_delayed_reg[0] ,
    slave_address,
    CO,
    rni_chipselect6_out,
    \toggle_bits_cpu_side_reg[0]_0 ,
    \recv_address_reg[7]_0 ,
    \recv_address_reg[7]_1 ,
    \recv_address_reg[7]_2 ,
    \recv_address_reg[7]_3 ,
    Q,
    \recv_address_reg[7]_4 ,
    \recv_address_reg[7]_5 ,
    \recv_address_reg[8]_0 ,
    \recv_address_reg[8]_1 ,
    \recv_address_reg[8]_2 ,
    \recv_address_reg[8]_3 ,
    \recv_address_reg[8]_4 ,
    \recv_address_reg[8]_5 ,
    \recv_address_reg[8]_6 ,
    \recv_address_reg[8]_7 ,
    \recv_address_reg[8]_8 ,
    \channel_status_reg[1][0]_0 ,
    ADDRBWRADDR,
    RAM_reg,
    RAM_reg_0,
    \G0.mem_reg[64] ,
    S_AXI_3_ACLK,
    S_AXI_3_WDATA,
    Heartbeat,
    \mem_reg[64] ,
    \mem_reg[64]_0 ,
    slave_irq0,
    \FSM_sequential_xmit_state_reg[2]_0 ,
    \heartbeat_generator.GlobalSync_retimed_reg ,
    write_R_reg,
    old_GlobalSync_reg_0,
    write_R_reg_0,
    write_R_reg_1,
    read_R,
    S_AXI_3_ARESETN,
    S_AXI_3_AWADDR,
    S_AXI_3_ARADDR,
    write_R,
    S_AXI_3_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    \mem_reg[64]_1 ,
    \mem_reg[64]_2 ,
    axi_awready_reg,
    axi_awready_reg_0,
    axi_awready_reg_1,
    axi_awready_reg_2,
    axi_awready_reg_3,
    \recv_state_reg[0]_0 ,
    write_R_reg_2,
    S_AXI_3_WVALID,
    S_AXI_3_AWVALID,
    axi_awready_reg_4,
    axi_wready_reg,
    \mem_reg[55] ,
    \mem_reg[55]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 ,
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 ,
    \mem_reg[55]_1 ,
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5]_0 ,
    axi_awready_reg_5,
    axi_awready_reg_6,
    \mem_reg[31] ,
    DOADO);
  output \global_clock_reg[0]_0 ;
  output \toggle_bits_cpu_side_reg[1]_0 ;
  output recv_buffer_write_reg_0;
  output \channel_status_reg[1][1]_0 ;
  output [0:0]WEA;
  output \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  output \send_counter_reg[0]_0 ;
  output \send_counter_reg[0]_1 ;
  output NoC_Irq_3;
  output \channel_nr_reg[2]_0 ;
  output synchronize_flag;
  output [1:0]mem_address;
  output [2:0]out;
  output [8:0]send_buffer_address;
  output synchronize_flag_reg_0;
  output \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ;
  output dap_rni_select_reg;
  output [1:0]channel_nr;
  output [0:3]toggle_address_noc_side;
  output [31:0]D;
  output \rni_readdata_delayed_reg[0] ;
  output [4:0]slave_address;
  output [0:0]CO;
  output rni_chipselect6_out;
  output \toggle_bits_cpu_side_reg[0]_0 ;
  output \recv_address_reg[7]_0 ;
  output \recv_address_reg[7]_1 ;
  output \recv_address_reg[7]_2 ;
  output [3:0]\recv_address_reg[7]_3 ;
  output [3:0]Q;
  output [1:0]\recv_address_reg[7]_4 ;
  output [1:0]\recv_address_reg[7]_5 ;
  output \recv_address_reg[8]_0 ;
  output [3:0]\recv_address_reg[8]_1 ;
  output [1:0]\recv_address_reg[8]_2 ;
  output \recv_address_reg[8]_3 ;
  output \recv_address_reg[8]_4 ;
  output [3:0]\recv_address_reg[8]_5 ;
  output [3:0]\recv_address_reg[8]_6 ;
  output \recv_address_reg[8]_7 ;
  output \recv_address_reg[8]_8 ;
  output \channel_status_reg[1][0]_0 ;
  output [0:0]ADDRBWRADDR;
  output [8:0]RAM_reg;
  output [31:0]RAM_reg_0;
  output [58:0]\G0.mem_reg[64] ;
  input S_AXI_3_ACLK;
  input [31:0]S_AXI_3_WDATA;
  input Heartbeat;
  input \mem_reg[64] ;
  input \mem_reg[64]_0 ;
  input slave_irq0;
  input \FSM_sequential_xmit_state_reg[2]_0 ;
  input \heartbeat_generator.GlobalSync_retimed_reg ;
  input write_R_reg;
  input old_GlobalSync_reg_0;
  input write_R_reg_0;
  input write_R_reg_1;
  input [0:0]read_R;
  input S_AXI_3_ARESETN;
  input [9:0]S_AXI_3_AWADDR;
  input [9:0]S_AXI_3_ARADDR;
  input [0:0]write_R;
  input S_AXI_3_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input \mem_reg[64]_1 ;
  input \mem_reg[64]_2 ;
  input axi_awready_reg;
  input axi_awready_reg_0;
  input axi_awready_reg_1;
  input [0:0]axi_awready_reg_2;
  input axi_awready_reg_3;
  input \recv_state_reg[0]_0 ;
  input write_R_reg_2;
  input S_AXI_3_WVALID;
  input S_AXI_3_AWVALID;
  input axi_awready_reg_4;
  input axi_wready_reg;
  input [7:0]\mem_reg[55] ;
  input \mem_reg[55]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 ;
  input \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 ;
  input [30:0]\mem_reg[55]_1 ;
  input \G_recv_channels_1.recv_channel_info_reg[0][Source][5]_0 ;
  input axi_awready_reg_5;
  input [0:0]axi_awready_reg_6;
  input [23:0]\mem_reg[31] ;
  input [31:0]DOADO;

  wire [0:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire \FSM_sequential_xmit_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_xmit_state[0]_i_2__2_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_1__2_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_2__2_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_3__2_n_0 ;
  wire \FSM_sequential_xmit_state[1]_i_4__2_n_0 ;
  wire \FSM_sequential_xmit_state[2]_i_1__2_n_0 ;
  wire \FSM_sequential_xmit_state[2]_i_2__2_n_0 ;
  wire \FSM_sequential_xmit_state_reg[2]_0 ;
  wire \Flit_id[0]_i_1__2_n_0 ;
  wire \Flit_id[1]_i_1__2_n_0 ;
  wire \Flit_id[2]_i_1__2_n_0 ;
  wire \Flit_id[2]_i_2__2_n_0 ;
  wire \Flit_id[2]_i_3__2_n_0 ;
  wire \Flit_id[2]_i_4__2_n_0 ;
  wire \Flit_id[2]_i_5__2_n_0 ;
  wire \Flit_id[3]_i_1__2_n_0 ;
  wire \Flit_id[3]_i_2__2_n_0 ;
  wire \Flit_id[4]_i_2__2_n_0 ;
  wire \Flit_id[4]_i_3__2_n_0 ;
  wire \Flit_id[5]_i_2__2_n_0 ;
  wire \Flit_id[5]_i_3__2_n_0 ;
  wire \Flit_id[5]_i_4__2_n_0 ;
  wire \Flit_id[6]_i_1__2_n_0 ;
  wire \Flit_id[6]_i_2__2_n_0 ;
  wire \Flit_id[6]_i_4__2_n_0 ;
  wire \Flit_id[6]_i_5__2_n_0 ;
  wire \Flit_id[6]_i_6__2_n_0 ;
  wire \Flit_id_reg[4]_i_1__2_n_0 ;
  wire \Flit_id_reg[5]_i_1__2_n_0 ;
  wire \Flit_id_reg_n_0_[0] ;
  wire \Flit_id_reg_n_0_[1] ;
  wire \Flit_id_reg_n_0_[2] ;
  wire \Flit_id_reg_n_0_[3] ;
  wire \Flit_id_reg_n_0_[4] ;
  wire \Flit_id_reg_n_0_[5] ;
  wire \Flit_id_reg_n_0_[6] ;
  wire [58:0]\G0.mem_reg[64] ;
  wire \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ;
  wire \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ;
  wire \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[0][Source][5]_0 ;
  wire [7:1]\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 ;
  wire [7:2]\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 ;
  wire [7:1]\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 ;
  wire [7:1]\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ;
  wire [6:1]\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 ;
  wire [7:0]\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ;
  wire [5:1]\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 ;
  wire \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ;
  wire [6:0]\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 ;
  wire \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ;
  wire \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ;
  wire \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][EW] ;
  wire \G_send_channels_1.send_channel_info_reg[0][Enable]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[0][NS] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[0][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[0][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[1][Enable]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[1][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[1][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ;
  wire \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[2][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[2][Target]__0 ;
  wire \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ;
  wire \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ;
  wire \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[3][Source]__0 ;
  wire [7:0]\G_send_channels_1.send_channel_info_reg[3][Target]__0 ;
  wire Heartbeat;
  wire MSG_type14_out;
  wire MSG_type_i_1__2_n_0;
  wire NoC_Irq_3;
  wire [3:0]Q;
  wire [8:0]RAM_reg;
  wire [31:0]RAM_reg_0;
  wire S_AXI_3_ACLK;
  wire [9:0]S_AXI_3_ARADDR;
  wire S_AXI_3_ARESETN;
  wire S_AXI_3_ARVALID;
  wire [9:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire S_AXI_3_WVALID;
  wire [0:0]WEA;
  wire [1:0]active_send_channel;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_awready_reg_1;
  wire [0:0]axi_awready_reg_2;
  wire axi_awready_reg_3;
  wire axi_awready_reg_4;
  wire axi_awready_reg_5;
  wire [0:0]axi_awready_reg_6;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [1:0]channel_nr;
  wire \channel_nr_reg[2]_0 ;
  wire \channel_status[0][0]_i_1__2_n_0 ;
  wire \channel_status[0][1]_i_1__2_n_0 ;
  wire \channel_status[0][1]_i_2__2_n_0 ;
  wire \channel_status[0][1]_i_3__2_n_0 ;
  wire \channel_status[0][1]_i_4__2_n_0 ;
  wire \channel_status[0][1]_i_5__2_n_0 ;
  wire \channel_status[0][1]_i_6__2_n_0 ;
  wire \channel_status[0][1]_i_8__2_n_0 ;
  wire \channel_status[0][1]_i_9__2_n_0 ;
  wire \channel_status[1][0]_i_1__2_n_0 ;
  wire \channel_status[1][0]_i_2__2_n_0 ;
  wire \channel_status[1][0]_i_3__2_n_0 ;
  wire \channel_status[1][0]_i_5__2_n_0 ;
  wire \channel_status[1][1]_i_1__2_n_0 ;
  wire \channel_status[1][1]_i_2__2_n_0 ;
  wire \channel_status[1][1]_i_3__2_n_0 ;
  wire \channel_status[1][1]_i_5__2_n_0 ;
  wire \channel_status[1][1]_i_6__2_n_0 ;
  wire \channel_status[1][1]_i_7__2_n_0 ;
  wire \channel_status[2][0]_i_1__2_n_0 ;
  wire \channel_status[2][0]_i_2__2_n_0 ;
  wire \channel_status[2][0]_i_3__2_n_0 ;
  wire \channel_status[2][1]_i_1__2_n_0 ;
  wire \channel_status[2][1]_i_2__2_n_0 ;
  wire \channel_status[2][1]_i_3__2_n_0 ;
  wire \channel_status[2][1]_i_4__2_n_0 ;
  wire \channel_status[2][1]_i_5__2_n_0 ;
  wire \channel_status[2][1]_i_6__2_n_0 ;
  wire \channel_status[3][0]_i_1__2_n_0 ;
  wire \channel_status[3][0]_i_2__2_n_0 ;
  wire \channel_status[3][1]_i_1__2_n_0 ;
  wire \channel_status[3][1]_i_2__2_n_0 ;
  wire \channel_status[3][1]_i_3__2_n_0 ;
  wire \channel_status[3][1]_i_4__2_n_0 ;
  wire \channel_status[3][1]_i_5__2_n_0 ;
  wire \channel_status[3][1]_i_6__2_n_0 ;
  wire \channel_status[3][1]_i_7__2_n_0 ;
  wire \channel_status[4][0]_i_1__2_n_0 ;
  wire \channel_status[4][0]_i_2__2_n_0 ;
  wire \channel_status[4][0]_i_3__2_n_0 ;
  wire \channel_status[4][0]_i_4__2_n_0 ;
  wire \channel_status[4][0]_i_5__2_n_0 ;
  wire \channel_status[4][1]_i_1__2_n_0 ;
  wire \channel_status[4][1]_i_2__2_n_0 ;
  wire \channel_status[4][1]_i_3__2_n_0 ;
  wire \channel_status[4][1]_i_4__2_n_0 ;
  wire \channel_status[4][1]_i_5__2_n_0 ;
  wire \channel_status[5][0]_i_1__2_n_0 ;
  wire \channel_status[5][0]_i_2__2_n_0 ;
  wire \channel_status[5][0]_i_3__2_n_0 ;
  wire \channel_status[5][1]_i_1__2_n_0 ;
  wire \channel_status[5][1]_i_2__2_n_0 ;
  wire \channel_status[5][1]_i_3__2_n_0 ;
  wire \channel_status[5][1]_i_4__2_n_0 ;
  wire \channel_status[5][1]_i_5__2_n_0 ;
  wire \channel_status[5][1]_i_6_n_0 ;
  wire \channel_status[6][0]_i_1__2_n_0 ;
  wire \channel_status[6][0]_i_2__2_n_0 ;
  wire \channel_status[6][0]_i_3__2_n_0 ;
  wire \channel_status[6][1]_i_1__2_n_0 ;
  wire \channel_status[6][1]_i_2__2_n_0 ;
  wire \channel_status[6][1]_i_3__2_n_0 ;
  wire \channel_status[6][1]_i_4__2_n_0 ;
  wire \channel_status[6][1]_i_5__2_n_0 ;
  wire \channel_status[6][1]_i_6_n_0 ;
  wire \channel_status[7][0]_i_1__2_n_0 ;
  wire \channel_status[7][0]_i_2__2_n_0 ;
  wire \channel_status[7][0]_i_3__2_n_0 ;
  wire \channel_status[7][1]_i_1__2_n_0 ;
  wire \channel_status[7][1]_i_2__2_n_0 ;
  wire \channel_status[7][1]_i_3__2_n_0 ;
  wire \channel_status[7][1]_i_4__2_n_0 ;
  wire [1:0]\channel_status_reg[0]__0 ;
  wire \channel_status_reg[1][0]_0 ;
  wire \channel_status_reg[1][1]_0 ;
  wire [1:0]\channel_status_reg[1]__0 ;
  wire [1:0]\channel_status_reg[2]__0 ;
  wire [1:0]\channel_status_reg[3]__0 ;
  wire [1:0]\channel_status_reg[4]__0 ;
  wire [1:0]\channel_status_reg[5]__0 ;
  wire [1:0]\channel_status_reg[6]__0 ;
  wire [1:0]\channel_status_reg[7]__0 ;
  wire \clock_tick[0]_i_2__2_n_0 ;
  wire \clock_tick[0]_i_3__2_n_0 ;
  wire \clock_tick[0]_i_4__2_n_0 ;
  wire \clock_tick[0]_i_5__2_n_0 ;
  wire \clock_tick[12]_i_2__2_n_0 ;
  wire \clock_tick[12]_i_3__2_n_0 ;
  wire \clock_tick[12]_i_4__2_n_0 ;
  wire \clock_tick[12]_i_5__2_n_0 ;
  wire \clock_tick[16]_i_2__2_n_0 ;
  wire \clock_tick[16]_i_3__2_n_0 ;
  wire \clock_tick[16]_i_4__2_n_0 ;
  wire \clock_tick[16]_i_5__2_n_0 ;
  wire \clock_tick[20]_i_2__2_n_0 ;
  wire \clock_tick[20]_i_3__2_n_0 ;
  wire \clock_tick[20]_i_4__2_n_0 ;
  wire \clock_tick[20]_i_5__2_n_0 ;
  wire \clock_tick[24]_i_2__2_n_0 ;
  wire \clock_tick[24]_i_3__2_n_0 ;
  wire \clock_tick[24]_i_4__2_n_0 ;
  wire \clock_tick[24]_i_5__2_n_0 ;
  wire \clock_tick[28]_i_2__2_n_0 ;
  wire \clock_tick[28]_i_3__2_n_0 ;
  wire \clock_tick[28]_i_4__2_n_0 ;
  wire \clock_tick[28]_i_5__2_n_0 ;
  wire \clock_tick[4]_i_2__2_n_0 ;
  wire \clock_tick[4]_i_3__2_n_0 ;
  wire \clock_tick[4]_i_4__2_n_0 ;
  wire \clock_tick[4]_i_5__2_n_0 ;
  wire \clock_tick[8]_i_2__2_n_0 ;
  wire \clock_tick[8]_i_3__2_n_0 ;
  wire \clock_tick[8]_i_4__2_n_0 ;
  wire \clock_tick[8]_i_5__2_n_0 ;
  wire [31:0]clock_tick_reg;
  wire \clock_tick_reg[0]_i_1__2_n_0 ;
  wire \clock_tick_reg[0]_i_1__2_n_1 ;
  wire \clock_tick_reg[0]_i_1__2_n_2 ;
  wire \clock_tick_reg[0]_i_1__2_n_3 ;
  wire \clock_tick_reg[0]_i_1__2_n_4 ;
  wire \clock_tick_reg[0]_i_1__2_n_5 ;
  wire \clock_tick_reg[0]_i_1__2_n_6 ;
  wire \clock_tick_reg[0]_i_1__2_n_7 ;
  wire \clock_tick_reg[12]_i_1__2_n_0 ;
  wire \clock_tick_reg[12]_i_1__2_n_1 ;
  wire \clock_tick_reg[12]_i_1__2_n_2 ;
  wire \clock_tick_reg[12]_i_1__2_n_3 ;
  wire \clock_tick_reg[12]_i_1__2_n_4 ;
  wire \clock_tick_reg[12]_i_1__2_n_5 ;
  wire \clock_tick_reg[12]_i_1__2_n_6 ;
  wire \clock_tick_reg[12]_i_1__2_n_7 ;
  wire \clock_tick_reg[16]_i_1__2_n_0 ;
  wire \clock_tick_reg[16]_i_1__2_n_1 ;
  wire \clock_tick_reg[16]_i_1__2_n_2 ;
  wire \clock_tick_reg[16]_i_1__2_n_3 ;
  wire \clock_tick_reg[16]_i_1__2_n_4 ;
  wire \clock_tick_reg[16]_i_1__2_n_5 ;
  wire \clock_tick_reg[16]_i_1__2_n_6 ;
  wire \clock_tick_reg[16]_i_1__2_n_7 ;
  wire \clock_tick_reg[20]_i_1__2_n_0 ;
  wire \clock_tick_reg[20]_i_1__2_n_1 ;
  wire \clock_tick_reg[20]_i_1__2_n_2 ;
  wire \clock_tick_reg[20]_i_1__2_n_3 ;
  wire \clock_tick_reg[20]_i_1__2_n_4 ;
  wire \clock_tick_reg[20]_i_1__2_n_5 ;
  wire \clock_tick_reg[20]_i_1__2_n_6 ;
  wire \clock_tick_reg[20]_i_1__2_n_7 ;
  wire \clock_tick_reg[24]_i_1__2_n_0 ;
  wire \clock_tick_reg[24]_i_1__2_n_1 ;
  wire \clock_tick_reg[24]_i_1__2_n_2 ;
  wire \clock_tick_reg[24]_i_1__2_n_3 ;
  wire \clock_tick_reg[24]_i_1__2_n_4 ;
  wire \clock_tick_reg[24]_i_1__2_n_5 ;
  wire \clock_tick_reg[24]_i_1__2_n_6 ;
  wire \clock_tick_reg[24]_i_1__2_n_7 ;
  wire \clock_tick_reg[28]_i_1__2_n_1 ;
  wire \clock_tick_reg[28]_i_1__2_n_2 ;
  wire \clock_tick_reg[28]_i_1__2_n_3 ;
  wire \clock_tick_reg[28]_i_1__2_n_4 ;
  wire \clock_tick_reg[28]_i_1__2_n_5 ;
  wire \clock_tick_reg[28]_i_1__2_n_6 ;
  wire \clock_tick_reg[28]_i_1__2_n_7 ;
  wire \clock_tick_reg[4]_i_1__2_n_0 ;
  wire \clock_tick_reg[4]_i_1__2_n_1 ;
  wire \clock_tick_reg[4]_i_1__2_n_2 ;
  wire \clock_tick_reg[4]_i_1__2_n_3 ;
  wire \clock_tick_reg[4]_i_1__2_n_4 ;
  wire \clock_tick_reg[4]_i_1__2_n_5 ;
  wire \clock_tick_reg[4]_i_1__2_n_6 ;
  wire \clock_tick_reg[4]_i_1__2_n_7 ;
  wire \clock_tick_reg[8]_i_1__2_n_0 ;
  wire \clock_tick_reg[8]_i_1__2_n_1 ;
  wire \clock_tick_reg[8]_i_1__2_n_2 ;
  wire \clock_tick_reg[8]_i_1__2_n_3 ;
  wire \clock_tick_reg[8]_i_1__2_n_4 ;
  wire \clock_tick_reg[8]_i_1__2_n_5 ;
  wire \clock_tick_reg[8]_i_1__2_n_6 ;
  wire \clock_tick_reg[8]_i_1__2_n_7 ;
  wire \command_queue_in[32]_i_1__2_n_0 ;
  wire \command_queue_in_reg_n_0_[0] ;
  wire \command_queue_in_reg_n_0_[12] ;
  wire \command_queue_in_reg_n_0_[13] ;
  wire \command_queue_in_reg_n_0_[1] ;
  wire \command_queue_in_reg_n_0_[24] ;
  wire \command_queue_in_reg_n_0_[28] ;
  wire \command_queue_in_reg_n_0_[2] ;
  wire \command_queue_in_reg_n_0_[32] ;
  wire \command_queue_in_reg_n_0_[3] ;
  wire \command_queue_in_reg_n_0_[4] ;
  wire \command_queue_in_reg_n_0_[5] ;
  wire \command_queue_in_reg_n_0_[6] ;
  wire \command_queue_mem[0][0]_i_1__2_n_0 ;
  wire \command_queue_mem[0][12]_i_1__2_n_0 ;
  wire \command_queue_mem[0][13]_i_1__2_n_0 ;
  wire \command_queue_mem[0][1]_i_1__2_n_0 ;
  wire \command_queue_mem[0][24]_i_1__2_n_0 ;
  wire \command_queue_mem[0][28]_i_1__2_n_0 ;
  wire \command_queue_mem[0][2]_i_1__2_n_0 ;
  wire \command_queue_mem[0][32]_i_1__2_n_0 ;
  wire \command_queue_mem[0][32]_i_2__2_n_0 ;
  wire \command_queue_mem[0][3]_i_1__2_n_0 ;
  wire \command_queue_mem[0][4]_i_1__2_n_0 ;
  wire \command_queue_mem[0][5]_i_1__2_n_0 ;
  wire \command_queue_mem[0][6]_i_1__2_n_0 ;
  wire \command_queue_mem[1][0]_i_1__2_n_0 ;
  wire \command_queue_mem[1][12]_i_1__2_n_0 ;
  wire \command_queue_mem[1][13]_i_1__2_n_0 ;
  wire \command_queue_mem[1][1]_i_1__2_n_0 ;
  wire \command_queue_mem[1][24]_i_1__2_n_0 ;
  wire \command_queue_mem[1][28]_i_1__2_n_0 ;
  wire \command_queue_mem[1][2]_i_1__2_n_0 ;
  wire \command_queue_mem[1][32]_i_1__2_n_0 ;
  wire \command_queue_mem[1][32]_i_2__2_n_0 ;
  wire \command_queue_mem[1][3]_i_1__2_n_0 ;
  wire \command_queue_mem[1][4]_i_1__2_n_0 ;
  wire \command_queue_mem[1][5]_i_1__2_n_0 ;
  wire \command_queue_mem[1][6]_i_1__2_n_0 ;
  wire \command_queue_mem[2][0]_i_1__2_n_0 ;
  wire \command_queue_mem[2][12]_i_1__2_n_0 ;
  wire \command_queue_mem[2][13]_i_1__2_n_0 ;
  wire \command_queue_mem[2][1]_i_1__2_n_0 ;
  wire \command_queue_mem[2][24]_i_1__2_n_0 ;
  wire \command_queue_mem[2][28]_i_1__2_n_0 ;
  wire \command_queue_mem[2][2]_i_1__2_n_0 ;
  wire \command_queue_mem[2][32]_i_1__2_n_0 ;
  wire \command_queue_mem[2][32]_i_2__2_n_0 ;
  wire \command_queue_mem[2][3]_i_1__2_n_0 ;
  wire \command_queue_mem[2][4]_i_1__2_n_0 ;
  wire \command_queue_mem[2][5]_i_1__2_n_0 ;
  wire \command_queue_mem[2][6]_i_1__2_n_0 ;
  wire \command_queue_mem[3][0]_i_1__2_n_0 ;
  wire \command_queue_mem[3][12]_i_1__2_n_0 ;
  wire \command_queue_mem[3][13]_i_1__2_n_0 ;
  wire \command_queue_mem[3][1]_i_1__2_n_0 ;
  wire \command_queue_mem[3][24]_i_1__2_n_0 ;
  wire \command_queue_mem[3][28]_i_1__2_n_0 ;
  wire \command_queue_mem[3][2]_i_1__2_n_0 ;
  wire \command_queue_mem[3][32]_i_1__2_n_0 ;
  wire \command_queue_mem[3][32]_i_2__2_n_0 ;
  wire \command_queue_mem[3][3]_i_1__2_n_0 ;
  wire \command_queue_mem[3][4]_i_1__2_n_0 ;
  wire \command_queue_mem[3][5]_i_1__2_n_0 ;
  wire \command_queue_mem[3][6]_i_1__2_n_0 ;
  wire \command_queue_mem_reg_n_0_[0][0] ;
  wire \command_queue_mem_reg_n_0_[0][12] ;
  wire \command_queue_mem_reg_n_0_[0][13] ;
  wire \command_queue_mem_reg_n_0_[0][1] ;
  wire \command_queue_mem_reg_n_0_[0][24] ;
  wire \command_queue_mem_reg_n_0_[0][28] ;
  wire \command_queue_mem_reg_n_0_[0][2] ;
  wire \command_queue_mem_reg_n_0_[0][32] ;
  wire \command_queue_mem_reg_n_0_[0][3] ;
  wire \command_queue_mem_reg_n_0_[0][4] ;
  wire \command_queue_mem_reg_n_0_[0][5] ;
  wire \command_queue_mem_reg_n_0_[0][6] ;
  wire \command_queue_mem_reg_n_0_[1][0] ;
  wire \command_queue_mem_reg_n_0_[1][12] ;
  wire \command_queue_mem_reg_n_0_[1][13] ;
  wire \command_queue_mem_reg_n_0_[1][1] ;
  wire \command_queue_mem_reg_n_0_[1][24] ;
  wire \command_queue_mem_reg_n_0_[1][28] ;
  wire \command_queue_mem_reg_n_0_[1][2] ;
  wire \command_queue_mem_reg_n_0_[1][32] ;
  wire \command_queue_mem_reg_n_0_[1][3] ;
  wire \command_queue_mem_reg_n_0_[1][4] ;
  wire \command_queue_mem_reg_n_0_[1][5] ;
  wire \command_queue_mem_reg_n_0_[1][6] ;
  wire \command_queue_mem_reg_n_0_[2][0] ;
  wire \command_queue_mem_reg_n_0_[2][12] ;
  wire \command_queue_mem_reg_n_0_[2][13] ;
  wire \command_queue_mem_reg_n_0_[2][1] ;
  wire \command_queue_mem_reg_n_0_[2][24] ;
  wire \command_queue_mem_reg_n_0_[2][28] ;
  wire \command_queue_mem_reg_n_0_[2][2] ;
  wire \command_queue_mem_reg_n_0_[2][32] ;
  wire \command_queue_mem_reg_n_0_[2][3] ;
  wire \command_queue_mem_reg_n_0_[2][4] ;
  wire \command_queue_mem_reg_n_0_[2][5] ;
  wire \command_queue_mem_reg_n_0_[2][6] ;
  wire \command_queue_mem_reg_n_0_[3][0] ;
  wire \command_queue_mem_reg_n_0_[3][12] ;
  wire \command_queue_mem_reg_n_0_[3][13] ;
  wire \command_queue_mem_reg_n_0_[3][1] ;
  wire \command_queue_mem_reg_n_0_[3][24] ;
  wire \command_queue_mem_reg_n_0_[3][28] ;
  wire \command_queue_mem_reg_n_0_[3][2] ;
  wire \command_queue_mem_reg_n_0_[3][3] ;
  wire \command_queue_mem_reg_n_0_[3][4] ;
  wire \command_queue_mem_reg_n_0_[3][5] ;
  wire \command_queue_mem_reg_n_0_[3][6] ;
  wire \command_queue_read_address[0]_i_1__2_n_0 ;
  wire \command_queue_read_address[1]_i_1__2_n_0 ;
  wire \command_queue_read_address[2]_i_1__2_n_0 ;
  wire \command_queue_read_address_reg_n_0_[0] ;
  wire \command_queue_read_address_reg_n_0_[1] ;
  wire \command_queue_read_address_reg_n_0_[2] ;
  wire command_queue_read_i_1__2_n_0;
  wire command_queue_read_i_2__2_n_0;
  wire command_queue_read_reg_n_0;
  wire command_queue_write;
  wire [1:0]command_queue_write_address;
  wire \command_queue_write_address[0]_i_1__2_n_0 ;
  wire \command_queue_write_address[1]_i_1__2_n_0 ;
  wire \command_queue_write_address[2]_i_1__2_n_0 ;
  wire [2:2]command_queue_write_address__0;
  wire command_queue_write_i_3__2_n_0;
  wire command_queue_write_reg_n_0;
  wire dap_rni_select_reg;
  wire \delay[0]_i_1__2_n_0 ;
  wire \delay[1]_i_1__2_n_0 ;
  wire \delay[2]_i_1__2_n_0 ;
  wire \delay[3]_i_1__2_n_0 ;
  wire \delay[4]_i_1__2_n_0 ;
  wire \delay[4]_i_2__2_n_0 ;
  wire \delay[5]_i_1__2_n_0 ;
  wire \delay[5]_i_2__2_n_0 ;
  wire \delay[5]_i_3__2_n_0 ;
  wire \delay[6]_i_1__2_n_0 ;
  wire \delay[7]_i_1__2_n_0 ;
  wire \delay[8]_i_1__2_n_0 ;
  wire \delay[8]_i_2__2_n_0 ;
  wire \delay[8]_i_3__2_n_0 ;
  wire \delay[8]_i_4__2_n_0 ;
  wire \delay[8]_i_5__2_n_0 ;
  wire [8:0]delay__0;
  wire dest_col;
  wire \dest_col[0]_i_1__2_n_0 ;
  wire \dest_col[0]_i_2__2_n_0 ;
  wire \dest_col[0]_i_3__2_n_0 ;
  wire \dest_col[0]_i_4__2_n_0 ;
  wire [7:0]dest_pid;
  wire \dest_pid[0]_i_1__2_n_0 ;
  wire \dest_pid[0]_i_2__2_n_0 ;
  wire \dest_pid[1]_i_1__2_n_0 ;
  wire \dest_pid[1]_i_2__2_n_0 ;
  wire \dest_pid[2]_i_1__2_n_0 ;
  wire \dest_pid[2]_i_2__2_n_0 ;
  wire \dest_pid[3]_i_1__2_n_0 ;
  wire \dest_pid[3]_i_2__2_n_0 ;
  wire \dest_pid[4]_i_1__2_n_0 ;
  wire \dest_pid[4]_i_2__2_n_0 ;
  wire \dest_pid[5]_i_1__2_n_0 ;
  wire \dest_pid[5]_i_2__2_n_0 ;
  wire \dest_pid[6]_i_1__2_n_0 ;
  wire \dest_pid[6]_i_2__2_n_0 ;
  wire \dest_pid[7]_i_1__2_n_0 ;
  wire \dest_pid[7]_i_2__2_n_0 ;
  wire \dest_pid[7]_i_3__2_n_0 ;
  wire \dest_pid[7]_i_4__2_n_0 ;
  wire \dest_pid[7]_i_5__2_n_0 ;
  wire \dest_pid[7]_i_6__2_n_0 ;
  wire \dest_pid[7]_i_7__2_n_0 ;
  wire \dest_pid[7]_i_8__2_n_0 ;
  wire \dest_pid[7]_i_9__2_n_0 ;
  wire dest_row;
  wire \dest_row[0]_i_1__2_n_0 ;
  wire \dest_row[0]_i_2__2_n_0 ;
  wire \dest_row[0]_i_3__2_n_0 ;
  wire \dest_row[0]_i_4__2_n_0 ;
  wire \global_clock[0]_i_3__2_n_0 ;
  wire \global_clock[0]_i_4__2_n_0 ;
  wire \global_clock[0]_i_5__2_n_0 ;
  wire \global_clock[0]_i_6__2_n_0 ;
  wire \global_clock[12]_i_2__2_n_0 ;
  wire \global_clock[12]_i_3__2_n_0 ;
  wire \global_clock[12]_i_4__2_n_0 ;
  wire \global_clock[12]_i_5__2_n_0 ;
  wire \global_clock[16]_i_2__2_n_0 ;
  wire \global_clock[16]_i_3__2_n_0 ;
  wire \global_clock[16]_i_4__2_n_0 ;
  wire \global_clock[16]_i_5__2_n_0 ;
  wire \global_clock[20]_i_2__2_n_0 ;
  wire \global_clock[20]_i_3__2_n_0 ;
  wire \global_clock[20]_i_4__2_n_0 ;
  wire \global_clock[20]_i_5__2_n_0 ;
  wire \global_clock[24]_i_2__2_n_0 ;
  wire \global_clock[24]_i_3__2_n_0 ;
  wire \global_clock[24]_i_4__2_n_0 ;
  wire \global_clock[24]_i_5__2_n_0 ;
  wire \global_clock[28]_i_2__2_n_0 ;
  wire \global_clock[28]_i_3__2_n_0 ;
  wire \global_clock[28]_i_4__2_n_0 ;
  wire \global_clock[28]_i_5__2_n_0 ;
  wire \global_clock[32]_i_2__2_n_0 ;
  wire \global_clock[32]_i_3__2_n_0 ;
  wire \global_clock[32]_i_4__2_n_0 ;
  wire \global_clock[32]_i_5__2_n_0 ;
  wire \global_clock[36]_i_2__2_n_0 ;
  wire \global_clock[36]_i_3__2_n_0 ;
  wire \global_clock[36]_i_4__2_n_0 ;
  wire \global_clock[36]_i_5__2_n_0 ;
  wire \global_clock[4]_i_2__2_n_0 ;
  wire \global_clock[4]_i_3__2_n_0 ;
  wire \global_clock[4]_i_4__2_n_0 ;
  wire \global_clock[4]_i_5__2_n_0 ;
  wire \global_clock[8]_i_2__2_n_0 ;
  wire \global_clock[8]_i_3__2_n_0 ;
  wire \global_clock[8]_i_4__2_n_0 ;
  wire \global_clock[8]_i_5__2_n_0 ;
  wire [31:0]global_clock_reg;
  wire \global_clock_reg[0]_0 ;
  wire \global_clock_reg[0]_i_2__2_n_0 ;
  wire \global_clock_reg[0]_i_2__2_n_1 ;
  wire \global_clock_reg[0]_i_2__2_n_2 ;
  wire \global_clock_reg[0]_i_2__2_n_3 ;
  wire \global_clock_reg[0]_i_2__2_n_4 ;
  wire \global_clock_reg[0]_i_2__2_n_5 ;
  wire \global_clock_reg[0]_i_2__2_n_6 ;
  wire \global_clock_reg[0]_i_2__2_n_7 ;
  wire \global_clock_reg[12]_i_1__2_n_0 ;
  wire \global_clock_reg[12]_i_1__2_n_1 ;
  wire \global_clock_reg[12]_i_1__2_n_2 ;
  wire \global_clock_reg[12]_i_1__2_n_3 ;
  wire \global_clock_reg[12]_i_1__2_n_4 ;
  wire \global_clock_reg[12]_i_1__2_n_5 ;
  wire \global_clock_reg[12]_i_1__2_n_6 ;
  wire \global_clock_reg[12]_i_1__2_n_7 ;
  wire \global_clock_reg[16]_i_1__2_n_0 ;
  wire \global_clock_reg[16]_i_1__2_n_1 ;
  wire \global_clock_reg[16]_i_1__2_n_2 ;
  wire \global_clock_reg[16]_i_1__2_n_3 ;
  wire \global_clock_reg[16]_i_1__2_n_4 ;
  wire \global_clock_reg[16]_i_1__2_n_5 ;
  wire \global_clock_reg[16]_i_1__2_n_6 ;
  wire \global_clock_reg[16]_i_1__2_n_7 ;
  wire \global_clock_reg[20]_i_1__2_n_0 ;
  wire \global_clock_reg[20]_i_1__2_n_1 ;
  wire \global_clock_reg[20]_i_1__2_n_2 ;
  wire \global_clock_reg[20]_i_1__2_n_3 ;
  wire \global_clock_reg[20]_i_1__2_n_4 ;
  wire \global_clock_reg[20]_i_1__2_n_5 ;
  wire \global_clock_reg[20]_i_1__2_n_6 ;
  wire \global_clock_reg[20]_i_1__2_n_7 ;
  wire \global_clock_reg[24]_i_1__2_n_0 ;
  wire \global_clock_reg[24]_i_1__2_n_1 ;
  wire \global_clock_reg[24]_i_1__2_n_2 ;
  wire \global_clock_reg[24]_i_1__2_n_3 ;
  wire \global_clock_reg[24]_i_1__2_n_4 ;
  wire \global_clock_reg[24]_i_1__2_n_5 ;
  wire \global_clock_reg[24]_i_1__2_n_6 ;
  wire \global_clock_reg[24]_i_1__2_n_7 ;
  wire \global_clock_reg[28]_i_1__2_n_0 ;
  wire \global_clock_reg[28]_i_1__2_n_1 ;
  wire \global_clock_reg[28]_i_1__2_n_2 ;
  wire \global_clock_reg[28]_i_1__2_n_3 ;
  wire \global_clock_reg[28]_i_1__2_n_4 ;
  wire \global_clock_reg[28]_i_1__2_n_5 ;
  wire \global_clock_reg[28]_i_1__2_n_6 ;
  wire \global_clock_reg[28]_i_1__2_n_7 ;
  wire \global_clock_reg[32]_i_1__2_n_0 ;
  wire \global_clock_reg[32]_i_1__2_n_1 ;
  wire \global_clock_reg[32]_i_1__2_n_2 ;
  wire \global_clock_reg[32]_i_1__2_n_3 ;
  wire \global_clock_reg[32]_i_1__2_n_4 ;
  wire \global_clock_reg[32]_i_1__2_n_5 ;
  wire \global_clock_reg[32]_i_1__2_n_6 ;
  wire \global_clock_reg[32]_i_1__2_n_7 ;
  wire \global_clock_reg[36]_i_1__2_n_1 ;
  wire \global_clock_reg[36]_i_1__2_n_2 ;
  wire \global_clock_reg[36]_i_1__2_n_3 ;
  wire \global_clock_reg[36]_i_1__2_n_4 ;
  wire \global_clock_reg[36]_i_1__2_n_5 ;
  wire \global_clock_reg[36]_i_1__2_n_6 ;
  wire \global_clock_reg[36]_i_1__2_n_7 ;
  wire \global_clock_reg[4]_i_1__2_n_0 ;
  wire \global_clock_reg[4]_i_1__2_n_1 ;
  wire \global_clock_reg[4]_i_1__2_n_2 ;
  wire \global_clock_reg[4]_i_1__2_n_3 ;
  wire \global_clock_reg[4]_i_1__2_n_4 ;
  wire \global_clock_reg[4]_i_1__2_n_5 ;
  wire \global_clock_reg[4]_i_1__2_n_6 ;
  wire \global_clock_reg[4]_i_1__2_n_7 ;
  wire \global_clock_reg[8]_i_1__2_n_0 ;
  wire \global_clock_reg[8]_i_1__2_n_1 ;
  wire \global_clock_reg[8]_i_1__2_n_2 ;
  wire \global_clock_reg[8]_i_1__2_n_3 ;
  wire \global_clock_reg[8]_i_1__2_n_4 ;
  wire \global_clock_reg[8]_i_1__2_n_5 ;
  wire \global_clock_reg[8]_i_1__2_n_6 ;
  wire \global_clock_reg[8]_i_1__2_n_7 ;
  wire [39:32]global_clock_reg__0;
  wire \heartbeat_generator.GlobalSync_retimed_reg ;
  wire \interrupt[0]_i_1__2_n_0 ;
  wire \interrupt[1]_i_1__2_n_0 ;
  wire \interrupt[1]_i_2__2_n_0 ;
  wire \interrupt[1]_i_3__2_n_0 ;
  wire \interrupt[1]_i_4__2_n_0 ;
  wire \interrupt[1]_i_5__2_n_0 ;
  wire \interrupt_reg[0]_i_1__2_n_0 ;
  wire \interrupt_reg[0]_i_2__2_n_0 ;
  wire \interrupt_reg[1]_i_1__2_n_0 ;
  wire \interrupt_reg[2]_i_1__2_n_0 ;
  wire \interrupt_reg[3]_i_1__2_n_0 ;
  wire \interrupt_reg[3]_i_2__2_n_0 ;
  wire \interrupt_reg[3]_i_3__2_n_0 ;
  wire \interrupt_reg_n_0_[0] ;
  wire \interrupt_reg_n_0_[1] ;
  wire \interrupt_reg_reg_n_0_[0] ;
  wire \interrupt_reg_reg_n_0_[1] ;
  wire \interrupt_reg_reg_n_0_[2] ;
  wire \interrupt_reg_reg_n_0_[3] ;
  wire interrupt_request_i_1__2_n_0;
  wire interrupt_request_reg_n_0;
  wire [1:0]mem_address;
  wire [23:0]\mem_reg[31] ;
  wire [7:0]\mem_reg[55] ;
  wire \mem_reg[55]_0 ;
  wire [30:0]\mem_reg[55]_1 ;
  wire \mem_reg[64] ;
  wire \mem_reg[64]_0 ;
  wire \mem_reg[64]_1 ;
  wire \mem_reg[64]_2 ;
  wire \minusOp_inferred__1/i_/i__n_0 ;
  wire \msg_length_reg[0][6]_i_1__2_n_0 ;
  wire \msg_length_reg[1][6]_i_1__2_n_0 ;
  wire \msg_length_reg[2][6]_i_1__2_n_0 ;
  wire \msg_length_reg[3][6]_i_1__2_n_0 ;
  wire \msg_length_reg[4][6]_i_1__2_n_0 ;
  wire \msg_length_reg[5][6]_i_1__2_n_0 ;
  wire \msg_length_reg[6][6]_i_1__2_n_0 ;
  wire \msg_length_reg[7][6]_i_1__2_n_0 ;
  wire [6:0]\msg_length_reg_reg[0]__0 ;
  wire [6:0]\msg_length_reg_reg[1]__0 ;
  wire [6:0]\msg_length_reg_reg[2]__0 ;
  wire [6:0]\msg_length_reg_reg[3]__0 ;
  wire [6:0]\msg_length_reg_reg[4]__0 ;
  wire [6:0]\msg_length_reg_reg[5]__0 ;
  wire [6:0]\msg_length_reg_reg[6]__0 ;
  wire [6:0]\msg_length_reg_reg[7]__0 ;
  wire old_GlobalSync_reg_0;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire \outport[0]_i_1__2_n_0 ;
  wire \outport[0]_i_2__2_n_0 ;
  wire \outport[10]_i_1__2_n_0 ;
  wire \outport[10]_i_2__2_n_0 ;
  wire \outport[11]_i_2__2_n_0 ;
  wire \outport[11]_i_3__2_n_0 ;
  wire \outport[12]_i_1__2_n_0 ;
  wire \outport[12]_i_2__2_n_0 ;
  wire \outport[12]_i_3__2_n_0 ;
  wire \outport[12]_i_4__2_n_0 ;
  wire \outport[13]_i_1__2_n_0 ;
  wire \outport[13]_i_2__2_n_0 ;
  wire \outport[13]_i_3__2_n_0 ;
  wire \outport[13]_i_4__2_n_0 ;
  wire \outport[14]_i_2__2_n_0 ;
  wire \outport[14]_i_3__2_n_0 ;
  wire \outport[15]_i_1__2_n_0 ;
  wire \outport[16]_i_1__2_n_0 ;
  wire \outport[17]_i_1__2_n_0 ;
  wire \outport[18]_i_1__2_n_0 ;
  wire \outport[19]_i_1__2_n_0 ;
  wire \outport[1]_i_1__2_n_0 ;
  wire \outport[1]_i_2__2_n_0 ;
  wire \outport[20]_i_1__2_n_0 ;
  wire \outport[21]_i_1__2_n_0 ;
  wire \outport[22]_i_1__2_n_0 ;
  wire \outport[23]_i_1__2_n_0 ;
  wire \outport[24]_i_1__2_n_0 ;
  wire \outport[25]_i_1__2_n_0 ;
  wire \outport[26]_i_1__2_n_0 ;
  wire \outport[27]_i_1__2_n_0 ;
  wire \outport[28]_i_1__2_n_0 ;
  wire \outport[29]_i_1__2_n_0 ;
  wire \outport[2]_i_1__2_n_0 ;
  wire \outport[2]_i_2__2_n_0 ;
  wire \outport[30]_i_1__2_n_0 ;
  wire \outport[31]_i_1__2_n_0 ;
  wire \outport[32]_i_1__2_n_0 ;
  wire \outport[33]_i_1__2_n_0 ;
  wire \outport[3]_i_1__2_n_0 ;
  wire \outport[3]_i_2__2_n_0 ;
  wire \outport[40]_i_1__2_n_0 ;
  wire \outport[41]_i_1__2_n_0 ;
  wire \outport[42]_i_1__2_n_0 ;
  wire \outport[43]_i_1__2_n_0 ;
  wire \outport[44]_i_1__2_n_0 ;
  wire \outport[45]_i_1__2_n_0 ;
  wire \outport[46]_i_1__2_n_0 ;
  wire \outport[47]_i_1__2_n_0 ;
  wire \outport[48]_i_1__2_n_0 ;
  wire \outport[49]_i_1__2_n_0 ;
  wire \outport[4]_i_1__2_n_0 ;
  wire \outport[4]_i_2__2_n_0 ;
  wire \outport[50]_i_1__2_n_0 ;
  wire \outport[51]_i_1__2_n_0 ;
  wire \outport[52]_i_1__2_n_0 ;
  wire \outport[53]_i_1__2_n_0 ;
  wire \outport[54]_i_1__2_n_0 ;
  wire \outport[55]_i_1__2_n_0 ;
  wire \outport[56]_i_1__2_n_0 ;
  wire \outport[57]_i_1__2_n_0 ;
  wire \outport[58]_i_1__2_n_0 ;
  wire \outport[59]_i_1__2_n_0 ;
  wire \outport[5]_i_1__2_n_0 ;
  wire \outport[5]_i_2__2_n_0 ;
  wire \outport[60]_i_1__2_n_0 ;
  wire \outport[61]_i_1__2_n_0 ;
  wire \outport[62]_i_1__2_n_0 ;
  wire \outport[63]_i_1__2_n_0 ;
  wire \outport[64]_i_1__2_n_0 ;
  wire \outport[64]_i_2__2_n_0 ;
  wire \outport[6]_i_1__2_n_0 ;
  wire \outport[6]_i_2__2_n_0 ;
  wire \outport[7]_i_1__2_n_0 ;
  wire \outport[7]_i_2__2_n_0 ;
  wire \outport[8]_i_1__2_n_0 ;
  wire \outport[8]_i_2__2_n_0 ;
  wire \outport[9]_i_1__2_n_0 ;
  wire \outport[9]_i_2__2_n_0 ;
  wire \outport_reg[11]_i_1__2_n_0 ;
  wire \outport_reg[14]_i_1__2_n_0 ;
  wire p_31_out;
  wire p_33_out;
  wire p_5_in;
  wire [0:0]read_R;
  wire \recv_address[8]_i_15__2_n_0 ;
  wire \recv_address[8]_i_16__2_n_0 ;
  wire \recv_address[8]_i_17__2_n_0 ;
  wire \recv_address[8]_i_1__2_n_0 ;
  wire \recv_address[8]_i_20__2_n_0 ;
  wire \recv_address[8]_i_21__2_n_0 ;
  wire \recv_address[8]_i_22__2_n_0 ;
  wire \recv_address[8]_i_23__2_n_0 ;
  wire \recv_address[8]_i_24__2_n_0 ;
  wire \recv_address[8]_i_25__2_n_0 ;
  wire \recv_address[8]_i_26__2_n_0 ;
  wire \recv_address[8]_i_29__2_n_0 ;
  wire \recv_address[8]_i_30__2_n_0 ;
  wire \recv_address[8]_i_31__2_n_0 ;
  wire \recv_address[8]_i_32__2_n_0 ;
  wire \recv_address[8]_i_35__2_n_0 ;
  wire \recv_address[8]_i_36__2_n_0 ;
  wire \recv_address[8]_i_37__2_n_0 ;
  wire \recv_address[8]_i_41__2_n_0 ;
  wire \recv_address[8]_i_43__2_n_0 ;
  wire \recv_address[8]_i_44__2_n_0 ;
  wire \recv_address_reg[7]_0 ;
  wire \recv_address_reg[7]_1 ;
  wire \recv_address_reg[7]_2 ;
  wire [3:0]\recv_address_reg[7]_3 ;
  wire [1:0]\recv_address_reg[7]_4 ;
  wire [1:0]\recv_address_reg[7]_5 ;
  wire \recv_address_reg[8]_0 ;
  wire [3:0]\recv_address_reg[8]_1 ;
  wire [1:0]\recv_address_reg[8]_2 ;
  wire \recv_address_reg[8]_3 ;
  wire \recv_address_reg[8]_4 ;
  wire [3:0]\recv_address_reg[8]_5 ;
  wire [3:0]\recv_address_reg[8]_6 ;
  wire \recv_address_reg[8]_7 ;
  wire \recv_address_reg[8]_8 ;
  wire recv_buffer_write_i_1__2_n_0;
  wire recv_buffer_write_reg_0;
  wire \recv_channel_info[0][Source] ;
  wire \recv_counter[0][0]_i_1__2_n_0 ;
  wire \recv_counter[0][1]_i_1__2_n_0 ;
  wire \recv_counter[0][2]_i_1__2_n_0 ;
  wire \recv_counter[0][3]_i_1__2_n_0 ;
  wire \recv_counter[0][4]_i_1__2_n_0 ;
  wire \recv_counter[0][5]_i_1__2_n_0 ;
  wire \recv_counter[0][6]_i_1__2_n_0 ;
  wire \recv_counter[0][6]_i_2__2_n_0 ;
  wire \recv_counter[0][6]_i_3__2_n_0 ;
  wire \recv_counter[0][6]_i_4__2_n_0 ;
  wire \recv_counter[1][0]_i_1__2_n_0 ;
  wire \recv_counter[1][1]_i_1__2_n_0 ;
  wire \recv_counter[1][2]_i_1__2_n_0 ;
  wire \recv_counter[1][3]_i_1__2_n_0 ;
  wire \recv_counter[1][4]_i_1__2_n_0 ;
  wire \recv_counter[1][5]_i_1__2_n_0 ;
  wire \recv_counter[1][6]_i_1__2_n_0 ;
  wire \recv_counter[1][6]_i_2__2_n_0 ;
  wire \recv_counter[1][6]_i_4__2_n_0 ;
  wire \recv_counter[1][6]_i_5__2_n_0 ;
  wire \recv_counter[2][0]_i_1__2_n_0 ;
  wire \recv_counter[2][1]_i_1__2_n_0 ;
  wire \recv_counter[2][2]_i_1__2_n_0 ;
  wire \recv_counter[2][3]_i_1__2_n_0 ;
  wire \recv_counter[2][4]_i_1__2_n_0 ;
  wire \recv_counter[2][5]_i_1__2_n_0 ;
  wire \recv_counter[2][6]_i_1__2_n_0 ;
  wire \recv_counter[2][6]_i_2__2_n_0 ;
  wire \recv_counter[2][6]_i_3__2_n_0 ;
  wire \recv_counter[2][6]_i_4__2_n_0 ;
  wire \recv_counter[2][6]_i_5__2_n_0 ;
  wire \recv_counter[3][0]_i_1__2_n_0 ;
  wire \recv_counter[3][1]_i_1__2_n_0 ;
  wire \recv_counter[3][2]_i_1__2_n_0 ;
  wire \recv_counter[3][3]_i_1__2_n_0 ;
  wire \recv_counter[3][4]_i_1__2_n_0 ;
  wire \recv_counter[3][5]_i_1__2_n_0 ;
  wire \recv_counter[3][5]_i_2__2_n_0 ;
  wire \recv_counter[3][6]_i_1__2_n_0 ;
  wire \recv_counter[3][6]_i_2__2_n_0 ;
  wire \recv_counter[3][6]_i_4__2_n_0 ;
  wire \recv_counter[3][6]_i_5__2_n_0 ;
  wire [6:0]\recv_counter_reg[0]__0 ;
  wire [6:0]\recv_counter_reg[1]__0 ;
  wire [6:0]\recv_counter_reg[2]__0 ;
  wire [6:0]\recv_counter_reg[3]__0 ;
  wire \recv_state_reg[0]_0 ;
  wire rni_chipselect6_out;
  wire \rni_readdata_delayed[0]_i_12__2_n_0 ;
  wire \rni_readdata_delayed[0]_i_13__2_n_0 ;
  wire \rni_readdata_delayed[0]_i_14__2_n_0 ;
  wire \rni_readdata_delayed[0]_i_15__2_n_0 ;
  wire \rni_readdata_delayed[0]_i_3__2_n_0 ;
  wire \rni_readdata_delayed[0]_i_4__2_n_0 ;
  wire \rni_readdata_delayed[0]_i_5__2_n_0 ;
  wire \rni_readdata_delayed[0]_i_7__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_8__0_n_0 ;
  wire \rni_readdata_delayed[0]_i_9__0_n_0 ;
  wire \rni_readdata_delayed[10]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[11]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[12]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[13]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[14]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[15]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[16]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[17]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[18]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[19]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[1]_i_3__2_n_0 ;
  wire \rni_readdata_delayed[1]_i_4__2_n_0 ;
  wire \rni_readdata_delayed[1]_i_5__2_n_0 ;
  wire \rni_readdata_delayed[1]_i_6__0_n_0 ;
  wire \rni_readdata_delayed[20]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[21]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[22]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[23]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[24]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[25]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[26]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[27]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[28]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[29]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[2]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[2]_i_3__2_n_0 ;
  wire \rni_readdata_delayed[2]_i_4__2_n_0 ;
  wire \rni_readdata_delayed[2]_i_5__2_n_0 ;
  wire \rni_readdata_delayed[30]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[31]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[3]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[3]_i_3__2_n_0 ;
  wire \rni_readdata_delayed[3]_i_4__2_n_0 ;
  wire \rni_readdata_delayed[3]_i_5__2_n_0 ;
  wire \rni_readdata_delayed[4]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[4]_i_3__2_n_0 ;
  wire \rni_readdata_delayed[4]_i_4__2_n_0 ;
  wire \rni_readdata_delayed[5]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[5]_i_3__2_n_0 ;
  wire \rni_readdata_delayed[5]_i_4__2_n_0 ;
  wire \rni_readdata_delayed[6]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[6]_i_4__2_n_0 ;
  wire \rni_readdata_delayed[6]_i_5__2_n_0 ;
  wire \rni_readdata_delayed[6]_i_6__2_n_0 ;
  wire \rni_readdata_delayed[6]_i_7__2_n_0 ;
  wire \rni_readdata_delayed[7]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[8]_i_2__2_n_0 ;
  wire \rni_readdata_delayed[9]_i_2__2_n_0 ;
  wire \rni_readdata_delayed_reg[0] ;
  wire \rni_readdata_delayed_reg[0]_i_10__0_n_0 ;
  wire \rni_readdata_delayed_reg[0]_i_11__0_n_0 ;
  wire \rni_readdata_delayed_reg[0]_i_2__2_n_0 ;
  wire \rni_readdata_delayed_reg[1]_i_2__0_n_0 ;
  wire [8:0]send_buffer_address;
  wire \send_channel_info[0][Enable] ;
  wire send_clock10_out;
  wire \send_counter[0]_i_1__2_n_0 ;
  wire \send_counter[1]_i_1__2_n_0 ;
  wire \send_counter[2]_i_1__2_n_0 ;
  wire \send_counter[2]_i_2__2_n_0 ;
  wire \send_counter[3]_i_1__2_n_0 ;
  wire \send_counter[3]_i_2__2_n_0 ;
  wire \send_counter[3]_i_3__2_n_0 ;
  wire \send_counter[3]_i_4__2_n_0 ;
  wire \send_counter[4]_i_1__2_n_0 ;
  wire \send_counter[4]_i_2__2_n_0 ;
  wire \send_counter[4]_i_3__2_n_0 ;
  wire \send_counter[5]_i_1__2_n_0 ;
  wire \send_counter[5]_i_2__2_n_0 ;
  wire \send_counter[6]_i_1__2_n_0 ;
  wire \send_counter[6]_i_2__2_n_0 ;
  wire \send_counter[6]_i_3__2_n_0 ;
  wire \send_counter[6]_i_4__2_n_0 ;
  wire \send_counter_reg[0]_0 ;
  wire \send_counter_reg[0]_1 ;
  wire [4:0]slave_address;
  wire slave_irq0;
  wire \src_buffer[0]_i_2__2_n_0 ;
  wire \src_buffer[1]_i_1__2_n_0 ;
  wire \src_pid[0]_i_1__2_n_0 ;
  wire \src_pid[0]_i_2__2_n_0 ;
  wire \src_pid[1]_i_1__2_n_0 ;
  wire \src_pid[1]_i_2__2_n_0 ;
  wire \src_pid[2]_i_1__2_n_0 ;
  wire \src_pid[2]_i_2__2_n_0 ;
  wire \src_pid[3]_i_1__2_n_0 ;
  wire \src_pid[3]_i_2__2_n_0 ;
  wire \src_pid[4]_i_1__2_n_0 ;
  wire \src_pid[4]_i_2__2_n_0 ;
  wire \src_pid[5]_i_1__2_n_0 ;
  wire \src_pid[5]_i_2__2_n_0 ;
  wire \src_pid[6]_i_1__2_n_0 ;
  wire \src_pid[6]_i_2__2_n_0 ;
  wire \src_pid[7]_i_1__2_n_0 ;
  wire \src_pid[7]_i_2__2_n_0 ;
  wire \src_pid_reg_n_0_[0] ;
  wire \src_pid_reg_n_0_[1] ;
  wire \src_pid_reg_n_0_[2] ;
  wire \src_pid_reg_n_0_[3] ;
  wire \src_pid_reg_n_0_[4] ;
  wire \src_pid_reg_n_0_[5] ;
  wire \src_pid_reg_n_0_[6] ;
  wire \src_pid_reg_n_0_[7] ;
  wire synchronize_flag;
  wire synchronize_flag_i_10__2_n_0;
  wire synchronize_flag_i_11__2_n_0;
  wire synchronize_flag_i_12__2_n_0;
  wire synchronize_flag_i_14__2_n_0;
  wire synchronize_flag_i_15__2_n_0;
  wire synchronize_flag_i_16__2_n_0;
  wire synchronize_flag_i_17__2_n_0;
  wire synchronize_flag_i_19__2_n_0;
  wire synchronize_flag_i_20__2_n_0;
  wire synchronize_flag_i_21__2_n_0;
  wire synchronize_flag_i_22__2_n_0;
  wire synchronize_flag_i_24__2_n_0;
  wire synchronize_flag_i_25__2_n_0;
  wire synchronize_flag_i_26__2_n_0;
  wire synchronize_flag_i_27__2_n_0;
  wire synchronize_flag_i_29__2_n_0;
  wire synchronize_flag_i_30__2_n_0;
  wire synchronize_flag_i_31__2_n_0;
  wire synchronize_flag_i_32__2_n_0;
  wire synchronize_flag_i_34__2_n_0;
  wire synchronize_flag_i_35__2_n_0;
  wire synchronize_flag_i_36__2_n_0;
  wire synchronize_flag_i_37__2_n_0;
  wire synchronize_flag_i_39__2_n_0;
  wire synchronize_flag_i_40__2_n_0;
  wire synchronize_flag_i_41__2_n_0;
  wire synchronize_flag_i_42__2_n_0;
  wire synchronize_flag_i_44__2_n_0;
  wire synchronize_flag_i_45__2_n_0;
  wire synchronize_flag_i_46__2_n_0;
  wire synchronize_flag_i_47__2_n_0;
  wire synchronize_flag_i_49__2_n_0;
  wire synchronize_flag_i_50__2_n_0;
  wire synchronize_flag_i_51__2_n_0;
  wire synchronize_flag_i_52__2_n_0;
  wire synchronize_flag_i_53__2_n_0;
  wire synchronize_flag_i_54__2_n_0;
  wire synchronize_flag_i_55__2_n_0;
  wire synchronize_flag_i_56__2_n_0;
  wire synchronize_flag_i_5__2_n_0;
  wire synchronize_flag_i_6__2_n_0;
  wire synchronize_flag_i_7__2_n_0;
  wire synchronize_flag_i_9__2_n_0;
  wire synchronize_flag_reg_0;
  wire synchronize_flag_reg_i_13__2_n_0;
  wire synchronize_flag_reg_i_13__2_n_1;
  wire synchronize_flag_reg_i_13__2_n_2;
  wire synchronize_flag_reg_i_13__2_n_3;
  wire synchronize_flag_reg_i_18__2_n_0;
  wire synchronize_flag_reg_i_18__2_n_1;
  wire synchronize_flag_reg_i_18__2_n_2;
  wire synchronize_flag_reg_i_18__2_n_3;
  wire synchronize_flag_reg_i_23__2_n_0;
  wire synchronize_flag_reg_i_23__2_n_1;
  wire synchronize_flag_reg_i_23__2_n_2;
  wire synchronize_flag_reg_i_23__2_n_3;
  wire synchronize_flag_reg_i_28__2_n_0;
  wire synchronize_flag_reg_i_28__2_n_1;
  wire synchronize_flag_reg_i_28__2_n_2;
  wire synchronize_flag_reg_i_28__2_n_3;
  wire synchronize_flag_reg_i_33__2_n_0;
  wire synchronize_flag_reg_i_33__2_n_1;
  wire synchronize_flag_reg_i_33__2_n_2;
  wire synchronize_flag_reg_i_33__2_n_3;
  wire synchronize_flag_reg_i_38__2_n_0;
  wire synchronize_flag_reg_i_38__2_n_1;
  wire synchronize_flag_reg_i_38__2_n_2;
  wire synchronize_flag_reg_i_38__2_n_3;
  wire synchronize_flag_reg_i_3__2_n_2;
  wire synchronize_flag_reg_i_3__2_n_3;
  wire synchronize_flag_reg_i_43__2_n_0;
  wire synchronize_flag_reg_i_43__2_n_1;
  wire synchronize_flag_reg_i_43__2_n_2;
  wire synchronize_flag_reg_i_43__2_n_3;
  wire synchronize_flag_reg_i_48__2_n_0;
  wire synchronize_flag_reg_i_48__2_n_1;
  wire synchronize_flag_reg_i_48__2_n_2;
  wire synchronize_flag_reg_i_48__2_n_3;
  wire synchronize_flag_reg_i_4__2_n_0;
  wire synchronize_flag_reg_i_4__2_n_1;
  wire synchronize_flag_reg_i_4__2_n_2;
  wire synchronize_flag_reg_i_4__2_n_3;
  wire synchronize_flag_reg_i_8__2_n_0;
  wire synchronize_flag_reg_i_8__2_n_1;
  wire synchronize_flag_reg_i_8__2_n_2;
  wire synchronize_flag_reg_i_8__2_n_3;
  wire [0:3]toggle_address_cpu_side;
  wire [0:3]toggle_address_noc_side;
  wire \toggle_bits_cpu_side[0]_i_1__2_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_2__2_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_3__2_n_0 ;
  wire \toggle_bits_cpu_side[0]_i_4__2_n_0 ;
  wire \toggle_bits_cpu_side[1]_i_1__2_n_0 ;
  wire \toggle_bits_cpu_side[1]_i_2__2_n_0 ;
  wire \toggle_bits_cpu_side[2]_i_1__2_n_0 ;
  wire \toggle_bits_cpu_side[2]_i_2__2_n_0 ;
  wire \toggle_bits_cpu_side[3]_i_1__2_n_0 ;
  wire \toggle_bits_cpu_side[3]_i_2__2_n_0 ;
  wire \toggle_bits_cpu_side_reg[0]_0 ;
  wire \toggle_bits_cpu_side_reg[1]_0 ;
  wire \toggle_bits_noc_side[0]_i_1__2_n_0 ;
  wire \toggle_bits_noc_side[0]_i_2__2_n_0 ;
  wire \toggle_bits_noc_side[0]_i_3__2_n_0 ;
  wire \toggle_bits_noc_side[1]_i_1__2_n_0 ;
  wire \toggle_bits_noc_side[1]_i_2__2_n_0 ;
  wire \toggle_bits_noc_side[1]_i_3__2_n_0 ;
  wire \toggle_bits_noc_side[2]_i_1__2_n_0 ;
  wire \toggle_bits_noc_side[2]_i_2__2_n_0 ;
  wire \toggle_bits_noc_side[3]_i_1__2_n_0 ;
  wire \toggle_bits_noc_side[3]_i_2__2_n_0 ;
  wire [0:0]write_R;
  wire write_R_reg;
  wire write_R_reg_0;
  wire write_R_reg_1;
  wire write_R_reg_2;
  wire [3:3]\NLW_clock_tick_reg[28]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_global_clock_reg[36]_i_1__2_CO_UNCONNECTED ;
  wire [3:0]NLW_synchronize_flag_reg_i_13__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_18__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_23__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_28__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_33__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_38__2_O_UNCONNECTED;
  wire [3:3]NLW_synchronize_flag_reg_i_3__2_CO_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_3__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_43__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_48__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_4__2_O_UNCONNECTED;
  wire [3:0]NLW_synchronize_flag_reg_i_8__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h1154FFFF11540000)) 
    \FSM_sequential_xmit_state[0]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I3(out[1]),
        .I4(\FSM_sequential_xmit_state[2]_i_2__2_n_0 ),
        .I5(out[0]),
        .O(\FSM_sequential_xmit_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \FSM_sequential_xmit_state[0]_i_2__2 
       (.I0(p_5_in),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][32] ),
        .I4(\command_queue_mem_reg_n_0_[1][32] ),
        .I5(\command_queue_mem_reg_n_0_[2][32] ),
        .O(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_xmit_state[1]_i_1__2 
       (.I0(\FSM_sequential_xmit_state[1]_i_2__2_n_0 ),
        .I1(\FSM_sequential_xmit_state[2]_i_2__2_n_0 ),
        .I2(out[1]),
        .O(\FSM_sequential_xmit_state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00DD00FFDDDDFF0F)) 
    \FSM_sequential_xmit_state[1]_i_2__2 
       (.I0(\FSM_sequential_xmit_state[1]_i_3__2_n_0 ),
        .I1(\FSM_sequential_xmit_state[1]_i_4__2_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I3(out[1]),
        .I4(out[2]),
        .I5(out[0]),
        .O(\FSM_sequential_xmit_state[1]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_xmit_state[1]_i_3__2 
       (.I0(send_buffer_address[5]),
        .I1(send_buffer_address[6]),
        .I2(send_buffer_address[4]),
        .O(\FSM_sequential_xmit_state[1]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_xmit_state[1]_i_4__2 
       (.I0(send_buffer_address[1]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[3]),
        .I3(send_buffer_address[2]),
        .O(\FSM_sequential_xmit_state[1]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \FSM_sequential_xmit_state[2]_i_1__2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\FSM_sequential_xmit_state[2]_i_2__2_n_0 ),
        .I3(out[2]),
        .O(\FSM_sequential_xmit_state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h3333373403033734)) 
    \FSM_sequential_xmit_state[2]_i_2__2 
       (.I0(\delay[8]_i_4__2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(MSG_type14_out),
        .I4(out[1]),
        .I5(read_R),
        .O(\FSM_sequential_xmit_state[2]_i_2__2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[0]_i_1__2_n_0 ),
        .Q(out[0]),
        .R(\global_clock_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[1]_i_1__2_n_0 ),
        .Q(out[1]),
        .R(\global_clock_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_xmit_state_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state[2]_i_1__2_n_0 ),
        .Q(out[2]),
        .R(\global_clock_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \Flit_id[0]_i_1__2 
       (.I0(\Flit_id_reg_n_0_[0] ),
        .I1(out[1]),
        .I2(\Flit_id[2]_i_4__2_n_0 ),
        .O(\Flit_id[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h909F9F909F90909F)) 
    \Flit_id[1]_i_1__2 
       (.I0(\Flit_id_reg_n_0_[0] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I4(\Flit_id[2]_i_4__2_n_0 ),
        .I5(\Flit_id[2]_i_3__2_n_0 ),
        .O(\Flit_id[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8BBBBBB8B888888B)) 
    \Flit_id[2]_i_1__2 
       (.I0(\Flit_id[2]_i_2__2_n_0 ),
        .I1(out[1]),
        .I2(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I3(\Flit_id[2]_i_3__2_n_0 ),
        .I4(\Flit_id[2]_i_4__2_n_0 ),
        .I5(\Flit_id[2]_i_5__2_n_0 ),
        .O(\Flit_id[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \Flit_id[2]_i_2__2 
       (.I0(\Flit_id_reg_n_0_[1] ),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(\Flit_id_reg_n_0_[2] ),
        .O(\Flit_id[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_3__2 
       (.I0(\command_queue_mem_reg_n_0_[3][1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][1] ),
        .I4(\command_queue_mem_reg_n_0_[1][1] ),
        .I5(\command_queue_mem_reg_n_0_[2][1] ),
        .O(\Flit_id[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_4__2 
       (.I0(\command_queue_mem_reg_n_0_[3][0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][0] ),
        .I4(\command_queue_mem_reg_n_0_[1][0] ),
        .I5(\command_queue_mem_reg_n_0_[2][0] ),
        .O(\Flit_id[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[2]_i_5__2 
       (.I0(\command_queue_mem_reg_n_0_[3][2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][2] ),
        .I4(\command_queue_mem_reg_n_0_[1][2] ),
        .I5(\command_queue_mem_reg_n_0_[2][2] ),
        .O(\Flit_id[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \Flit_id[3]_i_1__2 
       (.I0(\Flit_id_reg_n_0_[2] ),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(\Flit_id_reg_n_0_[1] ),
        .I3(\Flit_id_reg_n_0_[3] ),
        .I4(out[1]),
        .I5(\Flit_id[3]_i_2__2_n_0 ),
        .O(\Flit_id[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \Flit_id[3]_i_2__2 
       (.I0(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I1(\send_counter[3]_i_3__2_n_0 ),
        .I2(\Flit_id[2]_i_3__2_n_0 ),
        .I3(\Flit_id[2]_i_4__2_n_0 ),
        .I4(\Flit_id[2]_i_5__2_n_0 ),
        .O(\Flit_id[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \Flit_id[4]_i_2__2 
       (.I0(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I1(\outport[12]_i_3__2_n_0 ),
        .I2(\Flit_id[2]_i_5__2_n_0 ),
        .I3(\Flit_id[2]_i_4__2_n_0 ),
        .I4(\Flit_id[2]_i_3__2_n_0 ),
        .I5(\send_counter[3]_i_3__2_n_0 ),
        .O(\Flit_id[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \Flit_id[4]_i_3__2 
       (.I0(\Flit_id_reg_n_0_[3] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[2] ),
        .I4(\Flit_id_reg_n_0_[4] ),
        .O(\Flit_id[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hBF40F00FBF40FF00)) 
    \Flit_id[5]_i_2__2 
       (.I0(\outport[12]_i_2__2_n_0 ),
        .I1(\Flit_id[2]_i_4__2_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I3(\outport[13]_i_2__2_n_0 ),
        .I4(\outport[12]_i_3__2_n_0 ),
        .I5(\Flit_id[5]_i_4__2_n_0 ),
        .O(\Flit_id[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \Flit_id[5]_i_3__2 
       (.I0(\Flit_id_reg_n_0_[4] ),
        .I1(\Flit_id_reg_n_0_[2] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[1] ),
        .I4(\Flit_id_reg_n_0_[3] ),
        .I5(\Flit_id_reg_n_0_[5] ),
        .O(\Flit_id[5]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Flit_id[5]_i_4__2 
       (.I0(\send_counter[3]_i_3__2_n_0 ),
        .I1(\Flit_id[2]_i_3__2_n_0 ),
        .I2(\Flit_id[2]_i_4__2_n_0 ),
        .I3(\Flit_id[2]_i_5__2_n_0 ),
        .O(\Flit_id[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h4410001000000000)) 
    \Flit_id[6]_i_1__2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(MSG_type14_out),
        .I3(out[0]),
        .I4(read_R),
        .I5(S_AXI_3_ARESETN),
        .O(\Flit_id[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \Flit_id[6]_i_2__2 
       (.I0(\Flit_id_reg_n_0_[5] ),
        .I1(\minusOp_inferred__1/i_/i__n_0 ),
        .I2(\Flit_id_reg_n_0_[6] ),
        .I3(out[1]),
        .I4(\Flit_id[6]_i_4__2_n_0 ),
        .O(\Flit_id[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \Flit_id[6]_i_3__2 
       (.I0(command_queue_read_i_1__2_n_0),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\dest_pid[7]_i_5__2_n_0 ),
        .I3(\dest_pid[7]_i_9__2_n_0 ),
        .I4(\src_buffer[0]_i_2__2_n_0 ),
        .O(MSG_type14_out));
  LUT6 #(
    .INIT(64'h7F80F00F7F80FF00)) 
    \Flit_id[6]_i_4__2 
       (.I0(\Flit_id[2]_i_4__2_n_0 ),
        .I1(\outport[13]_i_3__2_n_0 ),
        .I2(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I3(\Flit_id[6]_i_5__2_n_0 ),
        .I4(\outport[13]_i_2__2_n_0 ),
        .I5(\Flit_id[6]_i_6__2_n_0 ),
        .O(\Flit_id[6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \Flit_id[6]_i_5__2 
       (.I0(\command_queue_mem_reg_n_0_[3][6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][6] ),
        .I4(\command_queue_mem_reg_n_0_[1][6] ),
        .I5(\command_queue_mem_reg_n_0_[2][6] ),
        .O(\Flit_id[6]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \Flit_id[6]_i_6__2 
       (.I0(\Flit_id[2]_i_5__2_n_0 ),
        .I1(\Flit_id[2]_i_4__2_n_0 ),
        .I2(\Flit_id[2]_i_3__2_n_0 ),
        .I3(\send_counter[3]_i_3__2_n_0 ),
        .I4(\outport[12]_i_3__2_n_0 ),
        .O(\Flit_id[6]_i_6__2_n_0 ));
  FDRE \Flit_id_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\Flit_id[6]_i_1__2_n_0 ),
        .D(\Flit_id[0]_i_1__2_n_0 ),
        .Q(\Flit_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \Flit_id_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\Flit_id[6]_i_1__2_n_0 ),
        .D(\Flit_id[1]_i_1__2_n_0 ),
        .Q(\Flit_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \Flit_id_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(\Flit_id[6]_i_1__2_n_0 ),
        .D(\Flit_id[2]_i_1__2_n_0 ),
        .Q(\Flit_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \Flit_id_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(\Flit_id[6]_i_1__2_n_0 ),
        .D(\Flit_id[3]_i_1__2_n_0 ),
        .Q(\Flit_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \Flit_id_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(\Flit_id[6]_i_1__2_n_0 ),
        .D(\Flit_id_reg[4]_i_1__2_n_0 ),
        .Q(\Flit_id_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \Flit_id_reg[4]_i_1__2 
       (.I0(\Flit_id[4]_i_2__2_n_0 ),
        .I1(\Flit_id[4]_i_3__2_n_0 ),
        .O(\Flit_id_reg[4]_i_1__2_n_0 ),
        .S(out[1]));
  FDRE \Flit_id_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(\Flit_id[6]_i_1__2_n_0 ),
        .D(\Flit_id_reg[5]_i_1__2_n_0 ),
        .Q(\Flit_id_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \Flit_id_reg[5]_i_1__2 
       (.I0(\Flit_id[5]_i_2__2_n_0 ),
        .I1(\Flit_id[5]_i_3__2_n_0 ),
        .O(\Flit_id_reg[5]_i_1__2_n_0 ),
        .S(out[1]));
  FDRE \Flit_id_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(\Flit_id[6]_i_1__2_n_0 ),
        .D(\Flit_id[6]_i_2__2_n_0 ),
        .Q(\Flit_id_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0005303500000000)) 
    \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__0 
       (.I0(S_AXI_3_AWADDR[0]),
        .I1(S_AXI_3_ARADDR[0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I3(S_AXI_3_AWADDR[1]),
        .I4(S_AXI_3_ARADDR[1]),
        .I5(p_31_out),
        .O(\recv_channel_info[0][Source] ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2 
       (.I0(p_31_out),
        .I1(S_AXI_3_AWADDR[1]),
        .I2(S_AXI_3_ARADDR[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[0]),
        .I5(S_AXI_3_ARADDR[0]),
        .O(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \G_recv_channels_1.recv_channel_info[1][Enable]_i_2__2 
       (.I0(S_AXI_3_AWADDR[7]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I2(rni_chipselect6_out),
        .I3(slave_address[4]),
        .I4(slave_address[3]),
        .O(p_31_out));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2 
       (.I0(p_31_out),
        .I1(S_AXI_3_AWADDR[0]),
        .I2(S_AXI_3_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[1]),
        .I5(S_AXI_3_ARADDR[1]),
        .O(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hA088A00000880000)) 
    \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2 
       (.I0(p_31_out),
        .I1(S_AXI_3_AWADDR[0]),
        .I2(S_AXI_3_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[1]),
        .I5(S_AXI_3_ARADDR[1]),
        .O(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Channel_type] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Enable] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(\recv_address_reg[7]_4 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\recv_address_reg[7]_4 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Source][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[8]),
        .Q(\recv_address_reg[7]_5 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[9]),
        .Q(\recv_address_reg[7]_5 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[10]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[0][Target][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_channel_info[0][Source] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Channel_type] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Enable] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Enable]__0 ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(Q[0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(Q[1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(Q[2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(Q[3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Source][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[7]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[8]),
        .Q(\recv_address_reg[7]_3 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[9]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[10]),
        .Q(\recv_address_reg[7]_3 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[11]),
        .Q(\recv_address_reg[7]_3 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\recv_address_reg[7]_3 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[1][Target][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Channel_type] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Enable] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(\recv_address_reg[8]_1 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\recv_address_reg[8]_1 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(\recv_address_reg[8]_1 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Source][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[7]),
        .Q(\recv_address_reg[8]_1 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[8]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[9]),
        .Q(\recv_address_reg[8]_2 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[10]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[11]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[14]),
        .Q(\recv_address_reg[8]_2 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[2][Target][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[15]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [7]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Channel_type] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[16]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Enable] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_31_out),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(\recv_address_reg[8]_6 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(\recv_address_reg[8]_6 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(\recv_address_reg[8]_6 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Source][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[7]),
        .Q(\recv_address_reg[8]_6 [3]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[8]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[9]),
        .Q(\recv_address_reg[8]_5 [0]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[10]),
        .Q(\recv_address_reg[8]_5 [1]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[11]),
        .Q(\recv_address_reg[8]_5 [2]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [4]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [5]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[14]),
        .Q(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [6]));
  FDCE \G_recv_channels_1.recv_channel_info_reg[3][Target][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[15]),
        .Q(\recv_address_reg[8]_5 [3]));
  LUT6 #(
    .INIT(64'h000000220A000A22)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_1__0 
       (.I0(p_33_out),
        .I1(S_AXI_3_AWADDR[0]),
        .I2(S_AXI_3_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[1]),
        .I5(S_AXI_3_ARADDR[1]),
        .O(\send_channel_info[0][Enable] ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_2__2 
       (.I0(S_AXI_3_AWADDR[7]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I2(rni_chipselect6_out),
        .I3(slave_address[3]),
        .I4(slave_address[4]),
        .O(p_33_out));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \G_send_channels_1.send_channel_info[0][Enable]_i_3__2 
       (.I0(S_AXI_3_WVALID),
        .I1(S_AXI_3_AWVALID),
        .I2(axi_awready_reg_4),
        .I3(axi_wready_reg),
        .O(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_send_channels_1.send_channel_info[1][Enable]_i_1__2 
       (.I0(p_33_out),
        .I1(S_AXI_3_AWADDR[1]),
        .I2(S_AXI_3_ARADDR[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[0]),
        .I5(S_AXI_3_ARADDR[0]),
        .O(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0A220A0000220000)) 
    \G_send_channels_1.send_channel_info[2][Enable]_i_1__2 
       (.I0(p_33_out),
        .I1(S_AXI_3_AWADDR[0]),
        .I2(S_AXI_3_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[1]),
        .I5(S_AXI_3_ARADDR[1]),
        .O(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hA088A00000880000)) 
    \G_send_channels_1.send_channel_info[3][Enable]_i_1__2 
       (.I0(p_33_out),
        .I1(S_AXI_3_AWADDR[0]),
        .I2(S_AXI_3_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[1]),
        .I5(S_AXI_3_ARADDR[1]),
        .O(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][EW][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][EW] ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Enable] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Enable]__0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][NS][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][NS] ));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Source][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[0][Target][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_channel_info[0][Enable] ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][EW][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Enable] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Enable]__0 ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][NS][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Source][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[1][Target][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][EW][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Enable] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][NS][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Source][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[2][Target][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][EW][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[16]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Enable] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(p_33_out),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][NS][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[20]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Source][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[7]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [7]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[8]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [0]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[9]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [1]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[10]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [2]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[11]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [3]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [4]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [5]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[14]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [6]));
  FDCE \G_send_channels_1.send_channel_info_reg[3][Target][7] 
       (.C(S_AXI_3_ACLK),
        .CE(\G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[15]),
        .Q(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    MSG_type_i_1__2
       (.I0(\src_buffer[1]_i_1__2_n_0 ),
        .I1(S_AXI_3_ARESETN),
        .I2(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I3(\send_counter_reg[0]_1 ),
        .O(MSG_type_i_1__2_n_0));
  FDRE MSG_type_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(MSG_type_i_1__2_n_0),
        .Q(\send_counter_reg[0]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    RAM_reg_i_1__5
       (.I0(toggle_address_cpu_side[3]),
        .I1(toggle_address_cpu_side[2]),
        .I2(axi_awready_reg_5),
        .I3(toggle_address_cpu_side[1]),
        .I4(axi_awready_reg_6),
        .I5(toggle_address_cpu_side[0]),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_3__6
       (.I0(S_AXI_3_AWADDR[6]),
        .I1(S_AXI_3_ARADDR[6]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg_4),
        .I5(axi_wready_reg),
        .O(slave_address[4]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_4__6
       (.I0(S_AXI_3_AWADDR[5]),
        .I1(S_AXI_3_ARADDR[5]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg_4),
        .I5(axi_wready_reg),
        .O(slave_address[3]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_6__5
       (.I0(S_AXI_3_AWADDR[3]),
        .I1(S_AXI_3_ARADDR[3]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg_4),
        .I5(axi_wready_reg),
        .O(slave_address[2]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_7__2
       (.I0(S_AXI_3_AWADDR[2]),
        .I1(S_AXI_3_ARADDR[2]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg_4),
        .I5(axi_wready_reg),
        .O(slave_address[1]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_9__2
       (.I0(S_AXI_3_AWADDR[0]),
        .I1(S_AXI_3_ARADDR[0]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg_4),
        .I5(axi_wready_reg),
        .O(slave_address[0]));
  LUT1 #(
    .INIT(2'h1)) 
    axi_arready_i_1__2
       (.I0(S_AXI_3_ARESETN),
        .O(\global_clock_reg[0]_0 ));
  FDRE \channel_nr_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(write_R_reg),
        .Q(\channel_nr_reg[2]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \channel_status[0][0]_i_1__2 
       (.I0(\channel_status[0][1]_i_2__2_n_0 ),
        .I1(\channel_status[0][1]_i_3__2_n_0 ),
        .I2(\channel_status[0][1]_i_4__2_n_0 ),
        .I3(\channel_status[0][1]_i_5__2_n_0 ),
        .I4(\channel_status_reg[0]__0 [0]),
        .O(\channel_status[0][0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \channel_status[0][1]_i_1__2 
       (.I0(\channel_status[0][1]_i_2__2_n_0 ),
        .I1(\channel_status[0][1]_i_3__2_n_0 ),
        .I2(\channel_status[0][1]_i_4__2_n_0 ),
        .I3(\channel_status[0][1]_i_5__2_n_0 ),
        .I4(\channel_status_reg[0]__0 [1]),
        .O(\channel_status[0][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \channel_status[0][1]_i_2__2 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[0]),
        .I4(\channel_status_reg[1][1]_0 ),
        .O(\channel_status[0][1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \channel_status[0][1]_i_3__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\channel_status[0][1]_i_6__2_n_0 ),
        .I2(toggle_address_cpu_side[0]),
        .I3(S_AXI_3_WDATA[0]),
        .I4(S_AXI_3_WDATA[1]),
        .O(\channel_status[0][1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \channel_status[0][1]_i_4__2 
       (.I0(write_R_reg_2),
        .I1(mem_address[0]),
        .I2(\channel_status_reg[1][1]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[1]),
        .I5(\channel_nr_reg[2]_0 ),
        .O(\channel_status[0][1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F88F8F88888)) 
    \channel_status[0][1]_i_5__2 
       (.I0(\recv_state_reg[0]_0 ),
        .I1(\channel_status[0][1]_i_8__2_n_0 ),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[0][1]_i_9__2_n_0 ),
        .I5(toggle_address_cpu_side[0]),
        .O(\channel_status[0][1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \channel_status[0][1]_i_6__2 
       (.I0(synchronize_flag_reg_0),
        .I1(S_AXI_3_WVALID),
        .I2(S_AXI_3_AWVALID),
        .I3(axi_awready_reg_4),
        .I4(axi_wready_reg),
        .I5(rni_chipselect6_out),
        .O(\channel_status[0][1]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[0][1]_i_8__2 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .O(\channel_status[0][1]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \channel_status[0][1]_i_9__2 
       (.I0(S_AXI_3_WDATA[1]),
        .I1(S_AXI_3_WDATA[0]),
        .I2(toggle_address_cpu_side[0]),
        .I3(\channel_status[0][1]_i_6__2_n_0 ),
        .O(\channel_status[0][1]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \channel_status[1][0]_i_1__2 
       (.I0(\channel_status[1][1]_i_2__2_n_0 ),
        .I1(\channel_status[1][0]_i_2__2_n_0 ),
        .I2(\channel_status[1][0]_i_3__2_n_0 ),
        .I3(\channel_status_reg[1][0]_0 ),
        .I4(\channel_status[1][1]_i_5__2_n_0 ),
        .I5(\channel_status_reg[1]__0 [0]),
        .O(\channel_status[1][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \channel_status[1][0]_i_2__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(mem_address[1]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[0]),
        .O(\channel_status[1][0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \channel_status[1][0]_i_3__2 
       (.I0(\channel_nr_reg[2]_0 ),
        .I1(mem_address[0]),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(\channel_status_reg[1][1]_0 ),
        .I5(write_R),
        .O(\channel_status[1][0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h101F101F303F3030)) 
    \channel_status[1][0]_i_4__2 
       (.I0(\interrupt[1]_i_2__2_n_0 ),
        .I1(\channel_status[1][0]_i_5__2_n_0 ),
        .I2(mem_address[1]),
        .I3(\toggle_bits_noc_side[1]_i_3__2_n_0 ),
        .I4(\toggle_bits_noc_side[0]_i_3__2_n_0 ),
        .I5(mem_address[0]),
        .O(\channel_status_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \channel_status[1][0]_i_5__2 
       (.I0(mem_address[0]),
        .I1(\recv_counter[2][6]_i_4__2_n_0 ),
        .I2(\recv_counter_reg[2]__0 [1]),
        .I3(\recv_counter_reg[2]__0 [2]),
        .I4(\recv_counter_reg[2]__0 [0]),
        .I5(\recv_counter_reg[2]__0 [6]),
        .O(\channel_status[1][0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[1][1]_i_1__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[1][1]_i_2__2_n_0 ),
        .I2(\channel_status[1][1]_i_3__2_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[1][1]_i_5__2_n_0 ),
        .I5(\channel_status_reg[1]__0 [1]),
        .O(\channel_status[1][1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAAAA2AA)) 
    \channel_status[1][1]_i_2__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(S_AXI_3_WDATA[1]),
        .I3(S_AXI_3_WDATA[0]),
        .I4(\channel_status[0][1]_i_6__2_n_0 ),
        .I5(toggle_address_cpu_side[1]),
        .O(\channel_status[1][1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \channel_status[1][1]_i_3__2 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .O(\channel_status[1][1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5D55)) 
    \channel_status[1][1]_i_5__2 
       (.I0(\channel_status[1][1]_i_6__2_n_0 ),
        .I1(toggle_address_cpu_side[1]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[1][0]_i_2__2_n_0 ),
        .I5(\channel_status[1][1]_i_7__2_n_0 ),
        .O(\channel_status[1][1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \channel_status[1][1]_i_6__2 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[0]),
        .I4(write_R_reg_2),
        .O(\channel_status[1][1]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \channel_status[1][1]_i_7__2 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\channel_status[0][1]_i_6__2_n_0 ),
        .I2(S_AXI_3_WDATA[0]),
        .I3(S_AXI_3_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\channel_status[1][1]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \channel_status[2][0]_i_1__2 
       (.I0(\channel_status[2][0]_i_2__2_n_0 ),
        .I1(\recv_counter[2][6]_i_3__2_n_0 ),
        .I2(\channel_status[2][1]_i_2__2_n_0 ),
        .I3(\channel_status[2][0]_i_3__2_n_0 ),
        .I4(\channel_status[2][1]_i_4__2_n_0 ),
        .I5(\channel_status_reg[2]__0 [0]),
        .O(\channel_status[2][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \channel_status[2][0]_i_2__2 
       (.I0(\channel_nr_reg[2]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_status_reg[1][0]_0 ),
        .O(\channel_status[2][0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \channel_status[2][0]_i_3__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(mem_address[0]),
        .I3(\channel_nr_reg[2]_0 ),
        .I4(mem_address[1]),
        .O(\channel_status[2][0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[2][1]_i_1__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[2][1]_i_2__2_n_0 ),
        .I2(\channel_status[2][1]_i_3__2_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[2][1]_i_4__2_n_0 ),
        .I5(\channel_status_reg[2]__0 [1]),
        .O(\channel_status[2][1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAAAA2AA)) 
    \channel_status[2][1]_i_2__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I2(S_AXI_3_WDATA[0]),
        .I3(S_AXI_3_WDATA[1]),
        .I4(\channel_status[0][1]_i_6__2_n_0 ),
        .I5(toggle_address_cpu_side[2]),
        .O(\channel_status[2][1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \channel_status[2][1]_i_3__2 
       (.I0(mem_address[1]),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[0]),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[2][1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5D55)) 
    \channel_status[2][1]_i_4__2 
       (.I0(\channel_status[2][1]_i_5__2_n_0 ),
        .I1(toggle_address_cpu_side[2]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[2][0]_i_3__2_n_0 ),
        .I5(\channel_status[2][1]_i_6__2_n_0 ),
        .O(\channel_status[2][1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \channel_status[2][1]_i_5__2 
       (.I0(recv_buffer_write_reg_0),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .I4(write_R_reg_2),
        .O(\channel_status[2][1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \channel_status[2][1]_i_6__2 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\channel_status[0][1]_i_6__2_n_0 ),
        .I2(S_AXI_3_WDATA[1]),
        .I3(S_AXI_3_WDATA[0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[2][1]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[3][0]_i_1__2 
       (.I0(\channel_status[3][0]_i_2__2_n_0 ),
        .I1(\channel_status[3][1]_i_2__2_n_0 ),
        .I2(\channel_status[3][1]_i_3__2_n_0 ),
        .I3(\channel_status[3][1]_i_5__2_n_0 ),
        .I4(\channel_status_reg[3]__0 [0]),
        .O(\channel_status[3][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \channel_status[3][0]_i_2__2 
       (.I0(\channel_status[2][0]_i_2__2_n_0 ),
        .I1(write_R),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(mem_address[1]),
        .O(\channel_status[3][0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \channel_status[3][1]_i_1__2 
       (.I0(\channel_status[3][1]_i_2__2_n_0 ),
        .I1(\channel_status[3][1]_i_3__2_n_0 ),
        .I2(\channel_status[3][1]_i_4__2_n_0 ),
        .I3(\channel_status[3][1]_i_5__2_n_0 ),
        .I4(\channel_status_reg[3]__0 [1]),
        .O(\channel_status[3][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \channel_status[3][1]_i_2__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(mem_address[0]),
        .O(\channel_status[3][1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F7000000FF00)) 
    \channel_status[3][1]_i_3__2 
       (.I0(S_AXI_3_WDATA[1]),
        .I1(S_AXI_3_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__2_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(toggle_address_cpu_side[3]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[3][1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \channel_status[3][1]_i_4__2 
       (.I0(write_R_reg_2),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(recv_buffer_write_reg_0),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .I5(\channel_nr_reg[2]_0 ),
        .O(\channel_status[3][1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    \channel_status[3][1]_i_5__2 
       (.I0(\channel_status[3][1]_i_6__2_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[3][1]_i_7__2_n_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\channel_status[3][1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \channel_status[3][1]_i_6__2 
       (.I0(mem_address[0]),
        .I1(recv_buffer_write_reg_0),
        .I2(mem_address[1]),
        .I3(\channel_nr_reg[2]_0 ),
        .O(\channel_status[3][1]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \channel_status[3][1]_i_7__2 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\channel_status[0][1]_i_6__2_n_0 ),
        .I2(S_AXI_3_WDATA[0]),
        .I3(S_AXI_3_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[3][1]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[4][0]_i_1__2 
       (.I0(\channel_status[4][0]_i_2__2_n_0 ),
        .I1(\channel_status[4][0]_i_3__2_n_0 ),
        .I2(\channel_status[4][1]_i_4__2_n_0 ),
        .I3(\channel_status[4][0]_i_4__2_n_0 ),
        .I4(\channel_status_reg[4]__0 [0]),
        .O(\channel_status[4][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \channel_status[4][0]_i_2__2 
       (.I0(\channel_status[4][0]_i_5__2_n_0 ),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[0]),
        .I4(write_R),
        .O(\channel_status[4][0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \channel_status[4][0]_i_3__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(S_AXI_3_WDATA[0]),
        .I2(S_AXI_3_WDATA[1]),
        .I3(toggle_address_cpu_side[0]),
        .I4(\channel_status[0][1]_i_6__2_n_0 ),
        .O(\channel_status[4][0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F5FFFF5755)) 
    \channel_status[4][0]_i_4__2 
       (.I0(\channel_status[4][1]_i_2__2_n_0 ),
        .I1(toggle_address_cpu_side[0]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(slave_irq0),
        .I4(\channel_status[4][1]_i_4__2_n_0 ),
        .I5(\channel_status[4][1]_i_5__2_n_0 ),
        .O(\channel_status[4][0]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \channel_status[4][0]_i_5__2 
       (.I0(mem_address[1]),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_status_reg[1][0]_0 ),
        .O(\channel_status[4][0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h050F0707050D0505)) 
    \channel_status[4][1]_i_1__2 
       (.I0(\channel_status[4][1]_i_2__2_n_0 ),
        .I1(\channel_status[4][1]_i_3__2_n_0 ),
        .I2(\channel_status[4][1]_i_4__2_n_0 ),
        .I3(\channel_status[4][1]_i_5__2_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I5(\channel_status_reg[4]__0 [1]),
        .O(\channel_status[4][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \channel_status[4][1]_i_2__2 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[0]),
        .I3(mem_address[1]),
        .I4(write_R_reg_2),
        .O(\channel_status[4][1]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[4][1]_i_3__2 
       (.I0(\toggle_bits_cpu_side_reg[1]_0 ),
        .I1(Heartbeat),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I3(toggle_address_cpu_side[0]),
        .O(\channel_status[4][1]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \channel_status[4][1]_i_4__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[0]),
        .I4(mem_address[1]),
        .O(\channel_status[4][1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \channel_status[4][1]_i_5__2 
       (.I0(\channel_status[0][1]_i_6__2_n_0 ),
        .I1(toggle_address_cpu_side[0]),
        .I2(S_AXI_3_WDATA[1]),
        .I3(S_AXI_3_WDATA[0]),
        .O(\channel_status[4][1]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \channel_status[5][0]_i_1__2 
       (.I0(\channel_status[5][0]_i_2__2_n_0 ),
        .I1(\channel_status[5][1]_i_2__2_n_0 ),
        .I2(\channel_status[5][0]_i_3__2_n_0 ),
        .I3(\channel_status[5][1]_i_4__2_n_0 ),
        .I4(\channel_status_reg[5]__0 [0]),
        .O(\channel_status[5][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \channel_status[5][0]_i_2__2 
       (.I0(\channel_status[4][0]_i_5__2_n_0 ),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(write_R),
        .I4(mem_address[0]),
        .O(\channel_status[5][0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \channel_status[5][0]_i_3__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .O(\channel_status[5][0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hCAC8FFFFCAC80000)) 
    \channel_status[5][1]_i_1__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(\channel_status[5][1]_i_2__2_n_0 ),
        .I2(\channel_status[5][1]_i_3__2_n_0 ),
        .I3(write_R_reg_2),
        .I4(\channel_status[5][1]_i_4__2_n_0 ),
        .I5(\channel_status_reg[5]__0 [1]),
        .O(\channel_status[5][1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AA88888888)) 
    \channel_status[5][1]_i_2__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(S_AXI_3_WDATA[1]),
        .I3(S_AXI_3_WDATA[0]),
        .I4(\channel_status[0][1]_i_6__2_n_0 ),
        .I5(toggle_address_cpu_side[1]),
        .O(\channel_status[5][1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \channel_status[5][1]_i_3__2 
       (.I0(mem_address[0]),
        .I1(mem_address[1]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[5][1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5755)) 
    \channel_status[5][1]_i_4__2 
       (.I0(\channel_status[5][1]_i_5__2_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(toggle_address_cpu_side[1]),
        .I3(slave_irq0),
        .I4(\channel_status[5][0]_i_3__2_n_0 ),
        .I5(\channel_status[5][1]_i_6_n_0 ),
        .O(\channel_status[5][1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \channel_status[5][1]_i_5__2 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(write_R_reg_2),
        .O(\channel_status[5][1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \channel_status[5][1]_i_6 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\channel_status[0][1]_i_6__2_n_0 ),
        .I2(S_AXI_3_WDATA[0]),
        .I3(S_AXI_3_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .O(\channel_status[5][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA80000)) 
    \channel_status[6][0]_i_1__2 
       (.I0(\channel_status[6][0]_i_2__2_n_0 ),
        .I1(\channel_status_reg[1][0]_0 ),
        .I2(\recv_counter[2][6]_i_3__2_n_0 ),
        .I3(\channel_status[6][0]_i_3__2_n_0 ),
        .I4(\channel_status[6][1]_i_3__2_n_0 ),
        .I5(\channel_status_reg[6]__0 [0]),
        .O(\channel_status[6][0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \channel_status[6][0]_i_2__2 
       (.I0(\channel_status[6][1]_i_4__2_n_0 ),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_nr_reg[2]_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\channel_status_reg[1][1]_0 ),
        .O(\channel_status[6][0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_status[6][0]_i_3__2 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_nr_reg[2]_0 ),
        .O(\channel_status[6][0]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_status[6][1]_i_1__2 
       (.I0(\channel_status[6][1]_i_2__2_n_0 ),
        .I1(\channel_status[6][1]_i_3__2_n_0 ),
        .I2(\channel_status_reg[6]__0 [1]),
        .O(\channel_status[6][1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEA2AAAAAAA2)) 
    \channel_status[6][1]_i_2__2 
       (.I0(\channel_status[6][1]_i_4__2_n_0 ),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[6][0]_i_3__2_n_0 ),
        .I5(write_R_reg_2),
        .O(\channel_status[6][1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4F4FFF4)) 
    \channel_status[6][1]_i_3__2 
       (.I0(\channel_status[6][1]_i_5__2_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[6][1]_i_6_n_0 ),
        .I3(slave_irq0),
        .I4(toggle_address_cpu_side[2]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[6][1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2AA88888888)) 
    \channel_status[6][1]_i_4__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I2(S_AXI_3_WDATA[0]),
        .I3(S_AXI_3_WDATA[1]),
        .I4(\channel_status[0][1]_i_6__2_n_0 ),
        .I5(toggle_address_cpu_side[2]),
        .O(\channel_status[6][1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \channel_status[6][1]_i_5__2 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[6][1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \channel_status[6][1]_i_6 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\channel_status[0][1]_i_6__2_n_0 ),
        .I2(S_AXI_3_WDATA[1]),
        .I3(S_AXI_3_WDATA[0]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\channel_status[6][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h307FFFFF307F0000)) 
    \channel_status[7][0]_i_1__2 
       (.I0(write_R_reg_2),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(\channel_status[7][0]_i_2__2_n_0 ),
        .I3(\channel_status[7][0]_i_3__2_n_0 ),
        .I4(\channel_status[7][1]_i_3__2_n_0 ),
        .I5(\channel_status_reg[7]__0 [0]),
        .O(\channel_status[7][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \channel_status[7][0]_i_2__2 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\channel_nr_reg[2]_0 ),
        .I3(recv_buffer_write_reg_0),
        .O(\channel_status[7][0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h08FF00FF00FFFFFF)) 
    \channel_status[7][0]_i_3__2 
       (.I0(S_AXI_3_WDATA[1]),
        .I1(S_AXI_3_WDATA[0]),
        .I2(\channel_status[0][1]_i_6__2_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\channel_status[7][0]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_status[7][1]_i_1__2 
       (.I0(\channel_status[7][1]_i_2__2_n_0 ),
        .I1(\channel_status[7][1]_i_3__2_n_0 ),
        .I2(\channel_status_reg[7]__0 [1]),
        .O(\channel_status[7][1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00008000FFFFFF3F)) 
    \channel_status[7][1]_i_2__2 
       (.I0(write_R_reg_2),
        .I1(mem_address[1]),
        .I2(mem_address[0]),
        .I3(\channel_status_reg[1][1]_0 ),
        .I4(\channel_status[6][0]_i_3__2_n_0 ),
        .I5(\channel_status[7][0]_i_3__2_n_0 ),
        .O(\channel_status[7][1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8FFF8)) 
    \channel_status[7][1]_i_3__2 
       (.I0(\channel_status[7][0]_i_2__2_n_0 ),
        .I1(\recv_state_reg[0]_0 ),
        .I2(\channel_status[7][1]_i_4__2_n_0 ),
        .I3(slave_irq0),
        .I4(toggle_address_cpu_side[3]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[7][1]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \channel_status[7][1]_i_4__2 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\channel_status[0][1]_i_6__2_n_0 ),
        .I2(S_AXI_3_WDATA[0]),
        .I3(S_AXI_3_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\channel_status[7][1]_i_4__2_n_0 ));
  FDCE \channel_status_reg[0][0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[0][0]_i_1__2_n_0 ),
        .Q(\channel_status_reg[0]__0 [0]));
  FDCE \channel_status_reg[0][1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[0][1]_i_1__2_n_0 ),
        .Q(\channel_status_reg[0]__0 [1]));
  FDCE \channel_status_reg[1][0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[1][0]_i_1__2_n_0 ),
        .Q(\channel_status_reg[1]__0 [0]));
  FDCE \channel_status_reg[1][1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[1][1]_i_1__2_n_0 ),
        .Q(\channel_status_reg[1]__0 [1]));
  FDCE \channel_status_reg[2][0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[2][0]_i_1__2_n_0 ),
        .Q(\channel_status_reg[2]__0 [0]));
  FDCE \channel_status_reg[2][1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[2][1]_i_1__2_n_0 ),
        .Q(\channel_status_reg[2]__0 [1]));
  FDCE \channel_status_reg[3][0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[3][0]_i_1__2_n_0 ),
        .Q(\channel_status_reg[3]__0 [0]));
  FDCE \channel_status_reg[3][1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[3][1]_i_1__2_n_0 ),
        .Q(\channel_status_reg[3]__0 [1]));
  FDCE \channel_status_reg[4][0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[4][0]_i_1__2_n_0 ),
        .Q(\channel_status_reg[4]__0 [0]));
  FDCE \channel_status_reg[4][1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[4][1]_i_1__2_n_0 ),
        .Q(\channel_status_reg[4]__0 [1]));
  FDCE \channel_status_reg[5][0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[5][0]_i_1__2_n_0 ),
        .Q(\channel_status_reg[5]__0 [0]));
  FDCE \channel_status_reg[5][1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[5][1]_i_1__2_n_0 ),
        .Q(\channel_status_reg[5]__0 [1]));
  FDCE \channel_status_reg[6][0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[6][0]_i_1__2_n_0 ),
        .Q(\channel_status_reg[6]__0 [0]));
  FDCE \channel_status_reg[6][1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[6][1]_i_1__2_n_0 ),
        .Q(\channel_status_reg[6]__0 [1]));
  FDCE \channel_status_reg[7][0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[7][0]_i_1__2_n_0 ),
        .Q(\channel_status_reg[7]__0 [0]));
  FDCE \channel_status_reg[7][1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\channel_status[7][1]_i_1__2_n_0 ),
        .Q(\channel_status_reg[7]__0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_2__2 
       (.I0(clock_tick_reg[3]),
        .O(\clock_tick[0]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_3__2 
       (.I0(clock_tick_reg[2]),
        .O(\clock_tick[0]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[0]_i_4__2 
       (.I0(clock_tick_reg[1]),
        .O(\clock_tick[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clock_tick[0]_i_5__2 
       (.I0(clock_tick_reg[0]),
        .O(\clock_tick[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_2__2 
       (.I0(clock_tick_reg[15]),
        .O(\clock_tick[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_3__2 
       (.I0(clock_tick_reg[14]),
        .O(\clock_tick[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_4__2 
       (.I0(clock_tick_reg[13]),
        .O(\clock_tick[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[12]_i_5__2 
       (.I0(clock_tick_reg[12]),
        .O(\clock_tick[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_2__2 
       (.I0(clock_tick_reg[19]),
        .O(\clock_tick[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_3__2 
       (.I0(clock_tick_reg[18]),
        .O(\clock_tick[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_4__2 
       (.I0(clock_tick_reg[17]),
        .O(\clock_tick[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[16]_i_5__2 
       (.I0(clock_tick_reg[16]),
        .O(\clock_tick[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_2__2 
       (.I0(clock_tick_reg[23]),
        .O(\clock_tick[20]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_3__2 
       (.I0(clock_tick_reg[22]),
        .O(\clock_tick[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_4__2 
       (.I0(clock_tick_reg[21]),
        .O(\clock_tick[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[20]_i_5__2 
       (.I0(clock_tick_reg[20]),
        .O(\clock_tick[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_2__2 
       (.I0(clock_tick_reg[27]),
        .O(\clock_tick[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_3__2 
       (.I0(clock_tick_reg[26]),
        .O(\clock_tick[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_4__2 
       (.I0(clock_tick_reg[25]),
        .O(\clock_tick[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[24]_i_5__2 
       (.I0(clock_tick_reg[24]),
        .O(\clock_tick[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_2__2 
       (.I0(clock_tick_reg[31]),
        .O(\clock_tick[28]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_3__2 
       (.I0(clock_tick_reg[30]),
        .O(\clock_tick[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_4__2 
       (.I0(clock_tick_reg[29]),
        .O(\clock_tick[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[28]_i_5__2 
       (.I0(clock_tick_reg[28]),
        .O(\clock_tick[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_2__2 
       (.I0(clock_tick_reg[7]),
        .O(\clock_tick[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_3__2 
       (.I0(clock_tick_reg[6]),
        .O(\clock_tick[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_4__2 
       (.I0(clock_tick_reg[5]),
        .O(\clock_tick[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[4]_i_5__2 
       (.I0(clock_tick_reg[4]),
        .O(\clock_tick[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_2__2 
       (.I0(clock_tick_reg[11]),
        .O(\clock_tick[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_3__2 
       (.I0(clock_tick_reg[10]),
        .O(\clock_tick[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_4__2 
       (.I0(clock_tick_reg[9]),
        .O(\clock_tick[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clock_tick[8]_i_5__2 
       (.I0(clock_tick_reg[8]),
        .O(\clock_tick[8]_i_5__2_n_0 ));
  FDCE \clock_tick_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__2_n_7 ),
        .Q(clock_tick_reg[0]));
  CARRY4 \clock_tick_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\clock_tick_reg[0]_i_1__2_n_0 ,\clock_tick_reg[0]_i_1__2_n_1 ,\clock_tick_reg[0]_i_1__2_n_2 ,\clock_tick_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\clock_tick_reg[0]_i_1__2_n_4 ,\clock_tick_reg[0]_i_1__2_n_5 ,\clock_tick_reg[0]_i_1__2_n_6 ,\clock_tick_reg[0]_i_1__2_n_7 }),
        .S({\clock_tick[0]_i_2__2_n_0 ,\clock_tick[0]_i_3__2_n_0 ,\clock_tick[0]_i_4__2_n_0 ,\clock_tick[0]_i_5__2_n_0 }));
  FDCE \clock_tick_reg[10] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__2_n_5 ),
        .Q(clock_tick_reg[10]));
  FDCE \clock_tick_reg[11] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__2_n_4 ),
        .Q(clock_tick_reg[11]));
  FDCE \clock_tick_reg[12] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__2_n_7 ),
        .Q(clock_tick_reg[12]));
  CARRY4 \clock_tick_reg[12]_i_1__2 
       (.CI(\clock_tick_reg[8]_i_1__2_n_0 ),
        .CO({\clock_tick_reg[12]_i_1__2_n_0 ,\clock_tick_reg[12]_i_1__2_n_1 ,\clock_tick_reg[12]_i_1__2_n_2 ,\clock_tick_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[12]_i_1__2_n_4 ,\clock_tick_reg[12]_i_1__2_n_5 ,\clock_tick_reg[12]_i_1__2_n_6 ,\clock_tick_reg[12]_i_1__2_n_7 }),
        .S({\clock_tick[12]_i_2__2_n_0 ,\clock_tick[12]_i_3__2_n_0 ,\clock_tick[12]_i_4__2_n_0 ,\clock_tick[12]_i_5__2_n_0 }));
  FDCE \clock_tick_reg[13] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__2_n_6 ),
        .Q(clock_tick_reg[13]));
  FDCE \clock_tick_reg[14] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__2_n_5 ),
        .Q(clock_tick_reg[14]));
  FDCE \clock_tick_reg[15] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[12]_i_1__2_n_4 ),
        .Q(clock_tick_reg[15]));
  FDCE \clock_tick_reg[16] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__2_n_7 ),
        .Q(clock_tick_reg[16]));
  CARRY4 \clock_tick_reg[16]_i_1__2 
       (.CI(\clock_tick_reg[12]_i_1__2_n_0 ),
        .CO({\clock_tick_reg[16]_i_1__2_n_0 ,\clock_tick_reg[16]_i_1__2_n_1 ,\clock_tick_reg[16]_i_1__2_n_2 ,\clock_tick_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[16]_i_1__2_n_4 ,\clock_tick_reg[16]_i_1__2_n_5 ,\clock_tick_reg[16]_i_1__2_n_6 ,\clock_tick_reg[16]_i_1__2_n_7 }),
        .S({\clock_tick[16]_i_2__2_n_0 ,\clock_tick[16]_i_3__2_n_0 ,\clock_tick[16]_i_4__2_n_0 ,\clock_tick[16]_i_5__2_n_0 }));
  FDCE \clock_tick_reg[17] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__2_n_6 ),
        .Q(clock_tick_reg[17]));
  FDCE \clock_tick_reg[18] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__2_n_5 ),
        .Q(clock_tick_reg[18]));
  FDCE \clock_tick_reg[19] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[16]_i_1__2_n_4 ),
        .Q(clock_tick_reg[19]));
  FDCE \clock_tick_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__2_n_6 ),
        .Q(clock_tick_reg[1]));
  FDCE \clock_tick_reg[20] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__2_n_7 ),
        .Q(clock_tick_reg[20]));
  CARRY4 \clock_tick_reg[20]_i_1__2 
       (.CI(\clock_tick_reg[16]_i_1__2_n_0 ),
        .CO({\clock_tick_reg[20]_i_1__2_n_0 ,\clock_tick_reg[20]_i_1__2_n_1 ,\clock_tick_reg[20]_i_1__2_n_2 ,\clock_tick_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[20]_i_1__2_n_4 ,\clock_tick_reg[20]_i_1__2_n_5 ,\clock_tick_reg[20]_i_1__2_n_6 ,\clock_tick_reg[20]_i_1__2_n_7 }),
        .S({\clock_tick[20]_i_2__2_n_0 ,\clock_tick[20]_i_3__2_n_0 ,\clock_tick[20]_i_4__2_n_0 ,\clock_tick[20]_i_5__2_n_0 }));
  FDCE \clock_tick_reg[21] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__2_n_6 ),
        .Q(clock_tick_reg[21]));
  FDCE \clock_tick_reg[22] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__2_n_5 ),
        .Q(clock_tick_reg[22]));
  FDCE \clock_tick_reg[23] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[20]_i_1__2_n_4 ),
        .Q(clock_tick_reg[23]));
  FDCE \clock_tick_reg[24] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__2_n_7 ),
        .Q(clock_tick_reg[24]));
  CARRY4 \clock_tick_reg[24]_i_1__2 
       (.CI(\clock_tick_reg[20]_i_1__2_n_0 ),
        .CO({\clock_tick_reg[24]_i_1__2_n_0 ,\clock_tick_reg[24]_i_1__2_n_1 ,\clock_tick_reg[24]_i_1__2_n_2 ,\clock_tick_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[24]_i_1__2_n_4 ,\clock_tick_reg[24]_i_1__2_n_5 ,\clock_tick_reg[24]_i_1__2_n_6 ,\clock_tick_reg[24]_i_1__2_n_7 }),
        .S({\clock_tick[24]_i_2__2_n_0 ,\clock_tick[24]_i_3__2_n_0 ,\clock_tick[24]_i_4__2_n_0 ,\clock_tick[24]_i_5__2_n_0 }));
  FDCE \clock_tick_reg[25] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__2_n_6 ),
        .Q(clock_tick_reg[25]));
  FDCE \clock_tick_reg[26] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__2_n_5 ),
        .Q(clock_tick_reg[26]));
  FDCE \clock_tick_reg[27] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[24]_i_1__2_n_4 ),
        .Q(clock_tick_reg[27]));
  FDCE \clock_tick_reg[28] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__2_n_7 ),
        .Q(clock_tick_reg[28]));
  CARRY4 \clock_tick_reg[28]_i_1__2 
       (.CI(\clock_tick_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_clock_tick_reg[28]_i_1__2_CO_UNCONNECTED [3],\clock_tick_reg[28]_i_1__2_n_1 ,\clock_tick_reg[28]_i_1__2_n_2 ,\clock_tick_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[28]_i_1__2_n_4 ,\clock_tick_reg[28]_i_1__2_n_5 ,\clock_tick_reg[28]_i_1__2_n_6 ,\clock_tick_reg[28]_i_1__2_n_7 }),
        .S({\clock_tick[28]_i_2__2_n_0 ,\clock_tick[28]_i_3__2_n_0 ,\clock_tick[28]_i_4__2_n_0 ,\clock_tick[28]_i_5__2_n_0 }));
  FDCE \clock_tick_reg[29] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__2_n_6 ),
        .Q(clock_tick_reg[29]));
  FDCE \clock_tick_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__2_n_5 ),
        .Q(clock_tick_reg[2]));
  FDCE \clock_tick_reg[30] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__2_n_5 ),
        .Q(clock_tick_reg[30]));
  FDCE \clock_tick_reg[31] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[28]_i_1__2_n_4 ),
        .Q(clock_tick_reg[31]));
  FDCE \clock_tick_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[0]_i_1__2_n_4 ),
        .Q(clock_tick_reg[3]));
  FDCE \clock_tick_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__2_n_7 ),
        .Q(clock_tick_reg[4]));
  CARRY4 \clock_tick_reg[4]_i_1__2 
       (.CI(\clock_tick_reg[0]_i_1__2_n_0 ),
        .CO({\clock_tick_reg[4]_i_1__2_n_0 ,\clock_tick_reg[4]_i_1__2_n_1 ,\clock_tick_reg[4]_i_1__2_n_2 ,\clock_tick_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[4]_i_1__2_n_4 ,\clock_tick_reg[4]_i_1__2_n_5 ,\clock_tick_reg[4]_i_1__2_n_6 ,\clock_tick_reg[4]_i_1__2_n_7 }),
        .S({\clock_tick[4]_i_2__2_n_0 ,\clock_tick[4]_i_3__2_n_0 ,\clock_tick[4]_i_4__2_n_0 ,\clock_tick[4]_i_5__2_n_0 }));
  FDCE \clock_tick_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__2_n_6 ),
        .Q(clock_tick_reg[5]));
  FDCE \clock_tick_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__2_n_5 ),
        .Q(clock_tick_reg[6]));
  FDCE \clock_tick_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[4]_i_1__2_n_4 ),
        .Q(clock_tick_reg[7]));
  FDCE \clock_tick_reg[8] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__2_n_7 ),
        .Q(clock_tick_reg[8]));
  CARRY4 \clock_tick_reg[8]_i_1__2 
       (.CI(\clock_tick_reg[4]_i_1__2_n_0 ),
        .CO({\clock_tick_reg[8]_i_1__2_n_0 ,\clock_tick_reg[8]_i_1__2_n_1 ,\clock_tick_reg[8]_i_1__2_n_2 ,\clock_tick_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clock_tick_reg[8]_i_1__2_n_4 ,\clock_tick_reg[8]_i_1__2_n_5 ,\clock_tick_reg[8]_i_1__2_n_6 ,\clock_tick_reg[8]_i_1__2_n_7 }),
        .S({\clock_tick[8]_i_2__2_n_0 ,\clock_tick[8]_i_3__2_n_0 ,\clock_tick[8]_i_4__2_n_0 ,\clock_tick[8]_i_5__2_n_0 }));
  FDCE \clock_tick_reg[9] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\clock_tick_reg[8]_i_1__2_n_6 ),
        .Q(clock_tick_reg[9]));
  LUT6 #(
    .INIT(64'h00007FFF8000FFFF)) 
    \command_queue_in[32]_i_1__2 
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg_4),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_ARADDR[1]),
        .I5(S_AXI_3_AWADDR[1]),
        .O(\command_queue_in[32]_i_1__2_n_0 ));
  FDCE \command_queue_in_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[0]),
        .Q(\command_queue_in_reg_n_0_[0] ));
  FDCE \command_queue_in_reg[12] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[12]),
        .Q(\command_queue_in_reg_n_0_[12] ));
  FDCE \command_queue_in_reg[13] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[13]),
        .Q(\command_queue_in_reg_n_0_[13] ));
  FDCE \command_queue_in_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[1]),
        .Q(\command_queue_in_reg_n_0_[1] ));
  FDCE \command_queue_in_reg[24] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[24]),
        .Q(\command_queue_in_reg_n_0_[24] ));
  FDCE \command_queue_in_reg[28] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[28]),
        .Q(\command_queue_in_reg_n_0_[28] ));
  FDCE \command_queue_in_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[2]),
        .Q(\command_queue_in_reg_n_0_[2] ));
  FDCE \command_queue_in_reg[32] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_in[32]_i_1__2_n_0 ),
        .Q(\command_queue_in_reg_n_0_[32] ));
  FDCE \command_queue_in_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[3]),
        .Q(\command_queue_in_reg_n_0_[3] ));
  FDCE \command_queue_in_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[4]),
        .Q(\command_queue_in_reg_n_0_[4] ));
  FDCE \command_queue_in_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[5]),
        .Q(\command_queue_in_reg_n_0_[5] ));
  FDCE \command_queue_in_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(command_queue_write),
        .CLR(\global_clock_reg[0]_0 ),
        .D(S_AXI_3_WDATA[6]),
        .Q(\command_queue_in_reg_n_0_[6] ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][0]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][12]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][13]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][1]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][24]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][28]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][2]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \command_queue_mem[0][32]_i_1__2 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[0][32]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][32]_i_2__2 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][32]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][3]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][4]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][5]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \command_queue_mem[0][6]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[0][6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][0]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][12]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][13]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][1]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][24]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][28]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][2]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \command_queue_mem[1][32]_i_1__2 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[1][32]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][32]_i_2__2 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][32]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][3]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][4]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][5]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[1][6]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[1][6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][0]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][12]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][13]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][1]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][24]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][28]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][2]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \command_queue_mem[2][32]_i_1__2 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_address[1]),
        .I5(command_queue_write_reg_n_0),
        .O(\command_queue_mem[2][32]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][32]_i_2__2 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][32]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][3]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][4]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][5]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \command_queue_mem[2][6]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[2][6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][0]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][12]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][13]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][1]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][24]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][28]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][2]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[2] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \command_queue_mem[3][32]_i_1__2 
       (.I0(\command_queue_read_address_reg_n_0_[1] ),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(command_queue_read_reg_n_0),
        .I3(command_queue_write_address[0]),
        .I4(command_queue_write_reg_n_0),
        .I5(command_queue_write_address[1]),
        .O(\command_queue_mem[3][32]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][32]_i_2__2 
       (.I0(\command_queue_in_reg_n_0_[32] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][32]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][3]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][4]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][5]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \command_queue_mem[3][6]_i_1__2 
       (.I0(\command_queue_in_reg_n_0_[6] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(command_queue_read_reg_n_0),
        .O(\command_queue_mem[3][6]_i_1__2_n_0 ));
  FDCE \command_queue_mem_reg[0][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][0]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][0] ));
  FDCE \command_queue_mem_reg[0][12] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][12]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][12] ));
  FDCE \command_queue_mem_reg[0][13] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][13]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][13] ));
  FDCE \command_queue_mem_reg[0][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][1]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][1] ));
  FDCE \command_queue_mem_reg[0][24] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][24]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][24] ));
  FDCE \command_queue_mem_reg[0][28] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][28]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][28] ));
  FDCE \command_queue_mem_reg[0][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][2]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][2] ));
  FDCE \command_queue_mem_reg[0][32] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][32]_i_2__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][32] ));
  FDCE \command_queue_mem_reg[0][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][3]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][3] ));
  FDCE \command_queue_mem_reg[0][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][4]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][4] ));
  FDCE \command_queue_mem_reg[0][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][5]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][5] ));
  FDCE \command_queue_mem_reg[0][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[0][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[0][6]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[0][6] ));
  FDCE \command_queue_mem_reg[1][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][0]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][0] ));
  FDCE \command_queue_mem_reg[1][12] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][12]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][12] ));
  FDCE \command_queue_mem_reg[1][13] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][13]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][13] ));
  FDCE \command_queue_mem_reg[1][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][1]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][1] ));
  FDCE \command_queue_mem_reg[1][24] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][24]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][24] ));
  FDCE \command_queue_mem_reg[1][28] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][28]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][28] ));
  FDCE \command_queue_mem_reg[1][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][2]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][2] ));
  FDCE \command_queue_mem_reg[1][32] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][32]_i_2__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][32] ));
  FDCE \command_queue_mem_reg[1][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][3]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][3] ));
  FDCE \command_queue_mem_reg[1][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][4]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][4] ));
  FDCE \command_queue_mem_reg[1][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][5]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][5] ));
  FDCE \command_queue_mem_reg[1][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[1][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[1][6]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[1][6] ));
  FDCE \command_queue_mem_reg[2][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][0]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][0] ));
  FDCE \command_queue_mem_reg[2][12] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][12]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][12] ));
  FDCE \command_queue_mem_reg[2][13] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][13]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][13] ));
  FDCE \command_queue_mem_reg[2][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][1]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][1] ));
  FDCE \command_queue_mem_reg[2][24] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][24]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][24] ));
  FDCE \command_queue_mem_reg[2][28] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][28]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][28] ));
  FDCE \command_queue_mem_reg[2][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][2]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][2] ));
  FDCE \command_queue_mem_reg[2][32] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][32]_i_2__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][32] ));
  FDCE \command_queue_mem_reg[2][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][3]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][3] ));
  FDCE \command_queue_mem_reg[2][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][4]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][4] ));
  FDCE \command_queue_mem_reg[2][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][5]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][5] ));
  FDCE \command_queue_mem_reg[2][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[2][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[2][6]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[2][6] ));
  FDCE \command_queue_mem_reg[3][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][0]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][0] ));
  FDCE \command_queue_mem_reg[3][12] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][12]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][12] ));
  FDCE \command_queue_mem_reg[3][13] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][13]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][13] ));
  FDCE \command_queue_mem_reg[3][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][1]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][1] ));
  FDCE \command_queue_mem_reg[3][24] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][24]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][24] ));
  FDCE \command_queue_mem_reg[3][28] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][28]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][28] ));
  FDCE \command_queue_mem_reg[3][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][2]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][2] ));
  FDCE \command_queue_mem_reg[3][32] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][32]_i_2__2_n_0 ),
        .Q(p_5_in));
  FDCE \command_queue_mem_reg[3][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][3]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][3] ));
  FDCE \command_queue_mem_reg[3][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][4]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][4] ));
  FDCE \command_queue_mem_reg[3][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][5]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][5] ));
  FDCE \command_queue_mem_reg[3][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\command_queue_mem[3][32]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_mem[3][6]_i_1__2_n_0 ),
        .Q(\command_queue_mem_reg_n_0_[3][6] ));
  LUT2 #(
    .INIT(4'h6)) 
    \command_queue_read_address[0]_i_1__2 
       (.I0(command_queue_read_reg_n_0),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .O(\command_queue_read_address[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \command_queue_read_address[1]_i_1__2 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(command_queue_read_reg_n_0),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .O(\command_queue_read_address[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \command_queue_read_address[2]_i_1__2 
       (.I0(\command_queue_read_address_reg_n_0_[0] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(command_queue_read_reg_n_0),
        .I3(\command_queue_read_address_reg_n_0_[2] ),
        .O(\command_queue_read_address[2]_i_1__2_n_0 ));
  FDCE \command_queue_read_address_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[0]_i_1__2_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[0] ));
  FDCE \command_queue_read_address_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[1]_i_1__2_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[1] ));
  FDCE \command_queue_read_address_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_read_address[2]_i_1__2_n_0 ),
        .Q(\command_queue_read_address_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    command_queue_read_i_1__2
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(command_queue_read_i_2__2_n_0),
        .O(command_queue_read_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    command_queue_read_i_2__2
       (.I0(command_queue_write_address[0]),
        .I1(\command_queue_read_address_reg_n_0_[0] ),
        .I2(\command_queue_read_address_reg_n_0_[1] ),
        .I3(command_queue_write_address[1]),
        .I4(command_queue_write_address__0),
        .I5(\command_queue_read_address_reg_n_0_[2] ),
        .O(command_queue_read_i_2__2_n_0));
  FDRE command_queue_read_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(command_queue_read_i_1__2_n_0),
        .Q(command_queue_read_reg_n_0),
        .R(\global_clock_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \command_queue_write_address[0]_i_1__2 
       (.I0(command_queue_write_reg_n_0),
        .I1(command_queue_write_address[0]),
        .O(\command_queue_write_address[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \command_queue_write_address[1]_i_1__2 
       (.I0(command_queue_write_address[0]),
        .I1(command_queue_write_reg_n_0),
        .I2(command_queue_write_address[1]),
        .O(\command_queue_write_address[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \command_queue_write_address[2]_i_1__2 
       (.I0(command_queue_write_address[1]),
        .I1(command_queue_write_address[0]),
        .I2(command_queue_write_reg_n_0),
        .I3(command_queue_write_address__0),
        .O(\command_queue_write_address[2]_i_1__2_n_0 ));
  FDCE \command_queue_write_address_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[0]_i_1__2_n_0 ),
        .Q(command_queue_write_address[0]));
  FDCE \command_queue_write_address_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[1]_i_1__2_n_0 ),
        .Q(command_queue_write_address[1]));
  FDCE \command_queue_write_address_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\command_queue_write_address[2]_i_1__2_n_0 ),
        .Q(command_queue_write_address__0));
  LUT3 #(
    .INIT(8'h04)) 
    command_queue_write_i_1__2
       (.I0(slave_address[0]),
        .I1(\toggle_bits_cpu_side_reg[0]_0 ),
        .I2(command_queue_write_i_3__2_n_0),
        .O(command_queue_write));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    command_queue_write_i_2__2
       (.I0(S_AXI_3_WVALID),
        .I1(S_AXI_3_AWVALID),
        .I2(axi_awready_reg_4),
        .I3(axi_wready_reg),
        .I4(rni_chipselect6_out),
        .O(\toggle_bits_cpu_side_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBEA)) 
    command_queue_write_i_3__2
       (.I0(\rni_readdata_delayed_reg[0] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I2(S_AXI_3_ARADDR[4]),
        .I3(S_AXI_3_AWADDR[4]),
        .I4(slave_address[2]),
        .I5(slave_address[1]),
        .O(command_queue_write_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFCFC)) 
    command_queue_write_i_4__2
       (.I0(S_AXI_3_ARADDR[7]),
        .I1(S_AXI_3_AWADDR[7]),
        .I2(S_AXI_3_AWADDR[5]),
        .I3(S_AXI_3_ARADDR[5]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I5(slave_address[4]),
        .O(\rni_readdata_delayed_reg[0] ));
  FDCE command_queue_write_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(command_queue_write),
        .Q(command_queue_write_reg_n_0));
  LUT6 #(
    .INIT(64'h000000330A000A33)) 
    dap_rni_select_i_1__2
       (.I0(dap_rni_select_reg),
        .I1(S_AXI_3_AWADDR[9]),
        .I2(S_AXI_3_ARADDR[9]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[8]),
        .I5(S_AXI_3_ARADDR[8]),
        .O(rni_chipselect6_out));
  LUT3 #(
    .INIT(8'h08)) 
    dap_send_buffer_select_i_2__2
       (.I0(S_AXI_3_ARVALID),
        .I1(axi_arready_reg),
        .I2(axi_rvalid_reg),
        .O(dap_rni_select_reg));
  FDCE \data_reg_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [0]),
        .Q(RAM_reg_0[0]));
  FDCE \data_reg_reg[10] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [2]),
        .Q(RAM_reg_0[10]));
  FDCE \data_reg_reg[11] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [3]),
        .Q(RAM_reg_0[11]));
  FDCE \data_reg_reg[12] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [4]),
        .Q(RAM_reg_0[12]));
  FDCE \data_reg_reg[13] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [5]),
        .Q(RAM_reg_0[13]));
  FDCE \data_reg_reg[14] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [6]),
        .Q(RAM_reg_0[14]));
  FDCE \data_reg_reg[15] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [7]),
        .Q(RAM_reg_0[15]));
  FDCE \data_reg_reg[16] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [8]),
        .Q(RAM_reg_0[16]));
  FDCE \data_reg_reg[17] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [9]),
        .Q(RAM_reg_0[17]));
  FDCE \data_reg_reg[18] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [10]),
        .Q(RAM_reg_0[18]));
  FDCE \data_reg_reg[19] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [11]),
        .Q(RAM_reg_0[19]));
  FDCE \data_reg_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [1]),
        .Q(RAM_reg_0[1]));
  FDCE \data_reg_reg[20] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [12]),
        .Q(RAM_reg_0[20]));
  FDCE \data_reg_reg[21] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [13]),
        .Q(RAM_reg_0[21]));
  FDCE \data_reg_reg[22] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [14]),
        .Q(RAM_reg_0[22]));
  FDCE \data_reg_reg[23] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [15]),
        .Q(RAM_reg_0[23]));
  FDCE \data_reg_reg[24] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [16]),
        .Q(RAM_reg_0[24]));
  FDCE \data_reg_reg[25] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [17]),
        .Q(RAM_reg_0[25]));
  FDCE \data_reg_reg[26] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [18]),
        .Q(RAM_reg_0[26]));
  FDCE \data_reg_reg[27] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [19]),
        .Q(RAM_reg_0[27]));
  FDCE \data_reg_reg[28] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [20]),
        .Q(RAM_reg_0[28]));
  FDCE \data_reg_reg[29] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [21]),
        .Q(RAM_reg_0[29]));
  FDCE \data_reg_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [2]),
        .Q(RAM_reg_0[2]));
  FDCE \data_reg_reg[30] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [22]),
        .Q(RAM_reg_0[30]));
  FDCE \data_reg_reg[31] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [23]),
        .Q(RAM_reg_0[31]));
  FDCE \data_reg_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [3]),
        .Q(RAM_reg_0[3]));
  FDCE \data_reg_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [4]),
        .Q(RAM_reg_0[4]));
  FDCE \data_reg_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [5]),
        .Q(RAM_reg_0[5]));
  FDCE \data_reg_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [6]),
        .Q(RAM_reg_0[6]));
  FDCE \data_reg_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [7]),
        .Q(RAM_reg_0[7]));
  FDCE \data_reg_reg[8] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [0]),
        .Q(RAM_reg_0[8]));
  FDCE \data_reg_reg[9] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[31] [1]),
        .Q(RAM_reg_0[9]));
  LUT3 #(
    .INIT(8'h01)) 
    \delay[0]_i_1__2 
       (.I0(out[0]),
        .I1(delay__0[0]),
        .I2(out[1]),
        .O(\delay[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[1]_i_1__2 
       (.I0(out[0]),
        .I1(delay__0[1]),
        .I2(delay__0[0]),
        .I3(out[1]),
        .O(\delay[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E1)) 
    \delay[2]_i_1__2 
       (.I0(delay__0[1]),
        .I1(delay__0[0]),
        .I2(delay__0[2]),
        .I3(out[0]),
        .O(\delay[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444441)) 
    \delay[3]_i_1__2 
       (.I0(out[0]),
        .I1(delay__0[3]),
        .I2(delay__0[1]),
        .I3(delay__0[0]),
        .I4(delay__0[2]),
        .I5(out[1]),
        .O(\delay[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[4]_i_1__2 
       (.I0(out[0]),
        .I1(delay__0[4]),
        .I2(\delay[4]_i_2__2_n_0 ),
        .I3(out[1]),
        .O(\delay[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay[4]_i_2__2 
       (.I0(delay__0[2]),
        .I1(delay__0[0]),
        .I2(delay__0[1]),
        .I3(delay__0[3]),
        .O(\delay[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \delay[5]_i_1__2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .I4(S_AXI_3_ARESETN),
        .O(\delay[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \delay[5]_i_2__2 
       (.I0(out[0]),
        .I1(delay__0[5]),
        .I2(\delay[5]_i_3__2_n_0 ),
        .I3(out[1]),
        .O(\delay[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delay[5]_i_3__2 
       (.I0(delay__0[3]),
        .I1(delay__0[1]),
        .I2(delay__0[0]),
        .I3(delay__0[2]),
        .I4(delay__0[4]),
        .O(\delay[5]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \delay[6]_i_1__2 
       (.I0(\delay[8]_i_5__2_n_0 ),
        .I1(delay__0[6]),
        .I2(out[0]),
        .O(\delay[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E1)) 
    \delay[7]_i_1__2 
       (.I0(delay__0[6]),
        .I1(\delay[8]_i_5__2_n_0 ),
        .I2(delay__0[7]),
        .I3(out[0]),
        .O(\delay[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \delay[8]_i_1__2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .I4(S_AXI_3_ARESETN),
        .O(\delay[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5008000800000000)) 
    \delay[8]_i_2__2 
       (.I0(out[2]),
        .I1(\delay[8]_i_4__2_n_0 ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(read_R),
        .I5(S_AXI_3_ARESETN),
        .O(\delay[8]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \delay[8]_i_3__2 
       (.I0(delay__0[7]),
        .I1(\delay[8]_i_5__2_n_0 ),
        .I2(delay__0[6]),
        .I3(delay__0[8]),
        .I4(out[0]),
        .O(\delay[8]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay[8]_i_4__2 
       (.I0(delay__0[7]),
        .I1(\delay[8]_i_5__2_n_0 ),
        .I2(delay__0[6]),
        .I3(delay__0[8]),
        .O(\delay[8]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay[8]_i_5__2 
       (.I0(delay__0[4]),
        .I1(delay__0[2]),
        .I2(delay__0[0]),
        .I3(delay__0[1]),
        .I4(delay__0[3]),
        .I5(delay__0[5]),
        .O(\delay[8]_i_5__2_n_0 ));
  FDSE \delay_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[0]_i_1__2_n_0 ),
        .Q(delay__0[0]),
        .S(\delay[5]_i_1__2_n_0 ));
  FDSE \delay_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[1]_i_1__2_n_0 ),
        .Q(delay__0[1]),
        .S(\delay[5]_i_1__2_n_0 ));
  FDRE \delay_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[2]_i_1__2_n_0 ),
        .Q(delay__0[2]),
        .R(\delay[8]_i_1__2_n_0 ));
  FDSE \delay_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[3]_i_1__2_n_0 ),
        .Q(delay__0[3]),
        .S(\delay[5]_i_1__2_n_0 ));
  FDSE \delay_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[4]_i_1__2_n_0 ),
        .Q(delay__0[4]),
        .S(\delay[5]_i_1__2_n_0 ));
  FDSE \delay_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[5]_i_2__2_n_0 ),
        .Q(delay__0[5]),
        .S(\delay[5]_i_1__2_n_0 ));
  FDRE \delay_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[6]_i_1__2_n_0 ),
        .Q(delay__0[6]),
        .R(\delay[8]_i_1__2_n_0 ));
  FDRE \delay_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[7]_i_1__2_n_0 ),
        .Q(delay__0[7]),
        .R(\delay[8]_i_1__2_n_0 ));
  FDRE \delay_reg[8] 
       (.C(S_AXI_3_ACLK),
        .CE(\delay[8]_i_2__2_n_0 ),
        .D(\delay[8]_i_3__2_n_0 ),
        .Q(delay__0[8]),
        .R(\delay[8]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF78880)) 
    \dest_col[0]_i_1__2 
       (.I0(\src_buffer[1]_i_1__2_n_0 ),
        .I1(S_AXI_3_ARESETN),
        .I2(\dest_col[0]_i_2__2_n_0 ),
        .I3(\dest_col[0]_i_3__2_n_0 ),
        .I4(dest_col),
        .O(\dest_col[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h4000444440004000)) 
    \dest_col[0]_i_2__2 
       (.I0(active_send_channel[1]),
        .I1(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0] ),
        .I3(\src_buffer[0]_i_2__2_n_0 ),
        .I4(\dest_pid[7]_i_9__2_n_0 ),
        .I5(\G_send_channels_1.send_channel_info_reg[0][EW] ),
        .O(\dest_col[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \dest_col[0]_i_3__2 
       (.I0(\dest_pid[7]_i_4__2_n_0 ),
        .I1(\G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0] ),
        .I2(\dest_pid[7]_i_5__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0] ),
        .I4(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I5(\dest_col[0]_i_4__2_n_0 ),
        .O(\dest_col[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_col[0]_i_4__2 
       (.I0(\command_queue_mem_reg_n_0_[3][28] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][28] ),
        .I4(\command_queue_mem_reg_n_0_[1][28] ),
        .I5(\command_queue_mem_reg_n_0_[2][28] ),
        .O(\dest_col[0]_i_4__2_n_0 ));
  FDRE \dest_col_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(\dest_col[0]_i_1__2_n_0 ),
        .Q(dest_col),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[0]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [0]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [0]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\dest_pid[0]_i_2__2_n_0 ),
        .O(\dest_pid[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[0]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [0]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [0]),
        .O(\dest_pid[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[1]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [1]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [1]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\dest_pid[1]_i_2__2_n_0 ),
        .O(\dest_pid[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[1]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [1]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [1]),
        .O(\dest_pid[1]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[2]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [2]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [2]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\dest_pid[2]_i_2__2_n_0 ),
        .O(\dest_pid[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[2]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [2]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [2]),
        .O(\dest_pid[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[3]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [3]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [3]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\dest_pid[3]_i_2__2_n_0 ),
        .O(\dest_pid[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[3]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [3]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [3]),
        .O(\dest_pid[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[4]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [4]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [4]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\dest_pid[4]_i_2__2_n_0 ),
        .O(\dest_pid[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[4]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [4]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [4]),
        .O(\dest_pid[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[5]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [5]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [5]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\dest_pid[5]_i_2__2_n_0 ),
        .O(\dest_pid[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[5]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [5]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [5]),
        .O(\dest_pid[5]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[6]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [6]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [6]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\dest_pid[6]_i_2__2_n_0 ),
        .O(\dest_pid[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[6]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [6]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [6]),
        .O(\dest_pid[6]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \dest_pid[7]_i_1__2 
       (.I0(\src_buffer[1]_i_1__2_n_0 ),
        .I1(S_AXI_3_ARESETN),
        .I2(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .O(\dest_pid[7]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dest_pid[7]_i_2__2 
       (.I0(\src_buffer[1]_i_1__2_n_0 ),
        .I1(S_AXI_3_ARESETN),
        .O(\dest_pid[7]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \dest_pid[7]_i_3__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Target]__0 [7]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Target]__0 [7]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\dest_pid[7]_i_6__2_n_0 ),
        .O(\dest_pid[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dest_pid[7]_i_4__2 
       (.I0(\dest_pid[7]_i_7__2_n_0 ),
        .I1(\dest_pid[7]_i_8__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[3][Enable_n_0_] ),
        .O(\dest_pid[7]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \dest_pid[7]_i_5__2 
       (.I0(\dest_pid[7]_i_8__2_n_0 ),
        .I1(\dest_pid[7]_i_7__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Enable_n_0_] ),
        .O(\dest_pid[7]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \dest_pid[7]_i_6__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Target]__0 [7]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Target]__0 [7]),
        .O(\dest_pid[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_pid[7]_i_7__2 
       (.I0(\command_queue_mem_reg_n_0_[3][12] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][12] ),
        .I4(\command_queue_mem_reg_n_0_[1][12] ),
        .I5(\command_queue_mem_reg_n_0_[2][12] ),
        .O(\dest_pid[7]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_pid[7]_i_8__2 
       (.I0(\command_queue_mem_reg_n_0_[3][13] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][13] ),
        .I4(\command_queue_mem_reg_n_0_[1][13] ),
        .I5(\command_queue_mem_reg_n_0_[2][13] ),
        .O(\dest_pid[7]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dest_pid[7]_i_9__2 
       (.I0(\dest_pid[7]_i_7__2_n_0 ),
        .I1(\dest_pid[7]_i_8__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[0][Enable]__0 ),
        .O(\dest_pid[7]_i_9__2_n_0 ));
  FDRE \dest_pid_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\dest_pid[0]_i_1__2_n_0 ),
        .Q(dest_pid[0]),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \dest_pid_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\dest_pid[1]_i_1__2_n_0 ),
        .Q(dest_pid[1]),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \dest_pid_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\dest_pid[2]_i_1__2_n_0 ),
        .Q(dest_pid[2]),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \dest_pid_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\dest_pid[3]_i_1__2_n_0 ),
        .Q(dest_pid[3]),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \dest_pid_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\dest_pid[4]_i_1__2_n_0 ),
        .Q(dest_pid[4]),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \dest_pid_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\dest_pid[5]_i_1__2_n_0 ),
        .Q(dest_pid[5]),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \dest_pid_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\dest_pid[6]_i_1__2_n_0 ),
        .Q(dest_pid[6]),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \dest_pid_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\dest_pid[7]_i_3__2_n_0 ),
        .Q(dest_pid[7]),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF78880)) 
    \dest_row[0]_i_1__2 
       (.I0(\src_buffer[1]_i_1__2_n_0 ),
        .I1(S_AXI_3_ARESETN),
        .I2(\dest_row[0]_i_2__2_n_0 ),
        .I3(\dest_row[0]_i_3__2_n_0 ),
        .I4(dest_row),
        .O(\dest_row[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h4000444440004000)) 
    \dest_row[0]_i_2__2 
       (.I0(active_send_channel[1]),
        .I1(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0] ),
        .I3(\src_buffer[0]_i_2__2_n_0 ),
        .I4(\dest_pid[7]_i_9__2_n_0 ),
        .I5(\G_send_channels_1.send_channel_info_reg[0][NS] ),
        .O(\dest_row[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \dest_row[0]_i_3__2 
       (.I0(\dest_pid[7]_i_4__2_n_0 ),
        .I1(\G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0] ),
        .I2(\dest_pid[7]_i_5__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0] ),
        .I4(\FSM_sequential_xmit_state[0]_i_2__2_n_0 ),
        .I5(\dest_row[0]_i_4__2_n_0 ),
        .O(\dest_row[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \dest_row[0]_i_4__2 
       (.I0(\command_queue_mem_reg_n_0_[3][24] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][24] ),
        .I4(\command_queue_mem_reg_n_0_[1][24] ),
        .I5(\command_queue_mem_reg_n_0_[2][24] ),
        .O(\dest_row[0]_i_4__2_n_0 ));
  FDRE \dest_row_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(\dest_row[0]_i_1__2_n_0 ),
        .Q(dest_row),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_3__2 
       (.I0(global_clock_reg[3]),
        .O(\global_clock[0]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_4__2 
       (.I0(global_clock_reg[2]),
        .O(\global_clock[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[0]_i_5__2 
       (.I0(global_clock_reg[1]),
        .O(\global_clock[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \global_clock[0]_i_6__2 
       (.I0(global_clock_reg[0]),
        .O(\global_clock[0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_2__2 
       (.I0(global_clock_reg[15]),
        .O(\global_clock[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_3__2 
       (.I0(global_clock_reg[14]),
        .O(\global_clock[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_4__2 
       (.I0(global_clock_reg[13]),
        .O(\global_clock[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[12]_i_5__2 
       (.I0(global_clock_reg[12]),
        .O(\global_clock[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_2__2 
       (.I0(global_clock_reg[19]),
        .O(\global_clock[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_3__2 
       (.I0(global_clock_reg[18]),
        .O(\global_clock[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_4__2 
       (.I0(global_clock_reg[17]),
        .O(\global_clock[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[16]_i_5__2 
       (.I0(global_clock_reg[16]),
        .O(\global_clock[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_2__2 
       (.I0(global_clock_reg[23]),
        .O(\global_clock[20]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_3__2 
       (.I0(global_clock_reg[22]),
        .O(\global_clock[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_4__2 
       (.I0(global_clock_reg[21]),
        .O(\global_clock[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[20]_i_5__2 
       (.I0(global_clock_reg[20]),
        .O(\global_clock[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_2__2 
       (.I0(global_clock_reg[27]),
        .O(\global_clock[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_3__2 
       (.I0(global_clock_reg[26]),
        .O(\global_clock[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_4__2 
       (.I0(global_clock_reg[25]),
        .O(\global_clock[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[24]_i_5__2 
       (.I0(global_clock_reg[24]),
        .O(\global_clock[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_2__2 
       (.I0(global_clock_reg[31]),
        .O(\global_clock[28]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_3__2 
       (.I0(global_clock_reg[30]),
        .O(\global_clock[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_4__2 
       (.I0(global_clock_reg[29]),
        .O(\global_clock[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[28]_i_5__2 
       (.I0(global_clock_reg[28]),
        .O(\global_clock[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_2__2 
       (.I0(global_clock_reg__0[35]),
        .O(\global_clock[32]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_3__2 
       (.I0(global_clock_reg__0[34]),
        .O(\global_clock[32]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_4__2 
       (.I0(global_clock_reg__0[33]),
        .O(\global_clock[32]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[32]_i_5__2 
       (.I0(global_clock_reg__0[32]),
        .O(\global_clock[32]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_2__2 
       (.I0(global_clock_reg__0[39]),
        .O(\global_clock[36]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_3__2 
       (.I0(global_clock_reg__0[38]),
        .O(\global_clock[36]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_4__2 
       (.I0(global_clock_reg__0[37]),
        .O(\global_clock[36]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[36]_i_5__2 
       (.I0(global_clock_reg__0[36]),
        .O(\global_clock[36]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_2__2 
       (.I0(global_clock_reg[7]),
        .O(\global_clock[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_3__2 
       (.I0(global_clock_reg[6]),
        .O(\global_clock[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_4__2 
       (.I0(global_clock_reg[5]),
        .O(\global_clock[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[4]_i_5__2 
       (.I0(global_clock_reg[4]),
        .O(\global_clock[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_2__2 
       (.I0(global_clock_reg[11]),
        .O(\global_clock[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_3__2 
       (.I0(global_clock_reg[10]),
        .O(\global_clock[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_4__2 
       (.I0(global_clock_reg[9]),
        .O(\global_clock[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \global_clock[8]_i_5__2 
       (.I0(global_clock_reg[8]),
        .O(\global_clock[8]_i_5__2_n_0 ));
  FDCE \global_clock_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__2_n_7 ),
        .Q(global_clock_reg[0]));
  CARRY4 \global_clock_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\global_clock_reg[0]_i_2__2_n_0 ,\global_clock_reg[0]_i_2__2_n_1 ,\global_clock_reg[0]_i_2__2_n_2 ,\global_clock_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\global_clock_reg[0]_i_2__2_n_4 ,\global_clock_reg[0]_i_2__2_n_5 ,\global_clock_reg[0]_i_2__2_n_6 ,\global_clock_reg[0]_i_2__2_n_7 }),
        .S({\global_clock[0]_i_3__2_n_0 ,\global_clock[0]_i_4__2_n_0 ,\global_clock[0]_i_5__2_n_0 ,\global_clock[0]_i_6__2_n_0 }));
  FDCE \global_clock_reg[10] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__2_n_5 ),
        .Q(global_clock_reg[10]));
  FDCE \global_clock_reg[11] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__2_n_4 ),
        .Q(global_clock_reg[11]));
  FDCE \global_clock_reg[12] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__2_n_7 ),
        .Q(global_clock_reg[12]));
  CARRY4 \global_clock_reg[12]_i_1__2 
       (.CI(\global_clock_reg[8]_i_1__2_n_0 ),
        .CO({\global_clock_reg[12]_i_1__2_n_0 ,\global_clock_reg[12]_i_1__2_n_1 ,\global_clock_reg[12]_i_1__2_n_2 ,\global_clock_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[12]_i_1__2_n_4 ,\global_clock_reg[12]_i_1__2_n_5 ,\global_clock_reg[12]_i_1__2_n_6 ,\global_clock_reg[12]_i_1__2_n_7 }),
        .S({\global_clock[12]_i_2__2_n_0 ,\global_clock[12]_i_3__2_n_0 ,\global_clock[12]_i_4__2_n_0 ,\global_clock[12]_i_5__2_n_0 }));
  FDCE \global_clock_reg[13] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__2_n_6 ),
        .Q(global_clock_reg[13]));
  FDCE \global_clock_reg[14] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__2_n_5 ),
        .Q(global_clock_reg[14]));
  FDCE \global_clock_reg[15] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[12]_i_1__2_n_4 ),
        .Q(global_clock_reg[15]));
  FDCE \global_clock_reg[16] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__2_n_7 ),
        .Q(global_clock_reg[16]));
  CARRY4 \global_clock_reg[16]_i_1__2 
       (.CI(\global_clock_reg[12]_i_1__2_n_0 ),
        .CO({\global_clock_reg[16]_i_1__2_n_0 ,\global_clock_reg[16]_i_1__2_n_1 ,\global_clock_reg[16]_i_1__2_n_2 ,\global_clock_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[16]_i_1__2_n_4 ,\global_clock_reg[16]_i_1__2_n_5 ,\global_clock_reg[16]_i_1__2_n_6 ,\global_clock_reg[16]_i_1__2_n_7 }),
        .S({\global_clock[16]_i_2__2_n_0 ,\global_clock[16]_i_3__2_n_0 ,\global_clock[16]_i_4__2_n_0 ,\global_clock[16]_i_5__2_n_0 }));
  FDCE \global_clock_reg[17] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__2_n_6 ),
        .Q(global_clock_reg[17]));
  FDCE \global_clock_reg[18] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__2_n_5 ),
        .Q(global_clock_reg[18]));
  FDCE \global_clock_reg[19] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[16]_i_1__2_n_4 ),
        .Q(global_clock_reg[19]));
  FDCE \global_clock_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__2_n_6 ),
        .Q(global_clock_reg[1]));
  FDCE \global_clock_reg[20] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__2_n_7 ),
        .Q(global_clock_reg[20]));
  CARRY4 \global_clock_reg[20]_i_1__2 
       (.CI(\global_clock_reg[16]_i_1__2_n_0 ),
        .CO({\global_clock_reg[20]_i_1__2_n_0 ,\global_clock_reg[20]_i_1__2_n_1 ,\global_clock_reg[20]_i_1__2_n_2 ,\global_clock_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[20]_i_1__2_n_4 ,\global_clock_reg[20]_i_1__2_n_5 ,\global_clock_reg[20]_i_1__2_n_6 ,\global_clock_reg[20]_i_1__2_n_7 }),
        .S({\global_clock[20]_i_2__2_n_0 ,\global_clock[20]_i_3__2_n_0 ,\global_clock[20]_i_4__2_n_0 ,\global_clock[20]_i_5__2_n_0 }));
  FDCE \global_clock_reg[21] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__2_n_6 ),
        .Q(global_clock_reg[21]));
  FDCE \global_clock_reg[22] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__2_n_5 ),
        .Q(global_clock_reg[22]));
  FDCE \global_clock_reg[23] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[20]_i_1__2_n_4 ),
        .Q(global_clock_reg[23]));
  FDCE \global_clock_reg[24] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__2_n_7 ),
        .Q(global_clock_reg[24]));
  CARRY4 \global_clock_reg[24]_i_1__2 
       (.CI(\global_clock_reg[20]_i_1__2_n_0 ),
        .CO({\global_clock_reg[24]_i_1__2_n_0 ,\global_clock_reg[24]_i_1__2_n_1 ,\global_clock_reg[24]_i_1__2_n_2 ,\global_clock_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[24]_i_1__2_n_4 ,\global_clock_reg[24]_i_1__2_n_5 ,\global_clock_reg[24]_i_1__2_n_6 ,\global_clock_reg[24]_i_1__2_n_7 }),
        .S({\global_clock[24]_i_2__2_n_0 ,\global_clock[24]_i_3__2_n_0 ,\global_clock[24]_i_4__2_n_0 ,\global_clock[24]_i_5__2_n_0 }));
  FDCE \global_clock_reg[25] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__2_n_6 ),
        .Q(global_clock_reg[25]));
  FDCE \global_clock_reg[26] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__2_n_5 ),
        .Q(global_clock_reg[26]));
  FDCE \global_clock_reg[27] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[24]_i_1__2_n_4 ),
        .Q(global_clock_reg[27]));
  FDCE \global_clock_reg[28] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__2_n_7 ),
        .Q(global_clock_reg[28]));
  CARRY4 \global_clock_reg[28]_i_1__2 
       (.CI(\global_clock_reg[24]_i_1__2_n_0 ),
        .CO({\global_clock_reg[28]_i_1__2_n_0 ,\global_clock_reg[28]_i_1__2_n_1 ,\global_clock_reg[28]_i_1__2_n_2 ,\global_clock_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[28]_i_1__2_n_4 ,\global_clock_reg[28]_i_1__2_n_5 ,\global_clock_reg[28]_i_1__2_n_6 ,\global_clock_reg[28]_i_1__2_n_7 }),
        .S({\global_clock[28]_i_2__2_n_0 ,\global_clock[28]_i_3__2_n_0 ,\global_clock[28]_i_4__2_n_0 ,\global_clock[28]_i_5__2_n_0 }));
  FDCE \global_clock_reg[29] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__2_n_6 ),
        .Q(global_clock_reg[29]));
  FDCE \global_clock_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__2_n_5 ),
        .Q(global_clock_reg[2]));
  FDCE \global_clock_reg[30] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__2_n_5 ),
        .Q(global_clock_reg[30]));
  FDCE \global_clock_reg[31] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[28]_i_1__2_n_4 ),
        .Q(global_clock_reg[31]));
  FDCE \global_clock_reg[32] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__2_n_7 ),
        .Q(global_clock_reg__0[32]));
  CARRY4 \global_clock_reg[32]_i_1__2 
       (.CI(\global_clock_reg[28]_i_1__2_n_0 ),
        .CO({\global_clock_reg[32]_i_1__2_n_0 ,\global_clock_reg[32]_i_1__2_n_1 ,\global_clock_reg[32]_i_1__2_n_2 ,\global_clock_reg[32]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[32]_i_1__2_n_4 ,\global_clock_reg[32]_i_1__2_n_5 ,\global_clock_reg[32]_i_1__2_n_6 ,\global_clock_reg[32]_i_1__2_n_7 }),
        .S({\global_clock[32]_i_2__2_n_0 ,\global_clock[32]_i_3__2_n_0 ,\global_clock[32]_i_4__2_n_0 ,\global_clock[32]_i_5__2_n_0 }));
  FDCE \global_clock_reg[33] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__2_n_6 ),
        .Q(global_clock_reg__0[33]));
  FDCE \global_clock_reg[34] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__2_n_5 ),
        .Q(global_clock_reg__0[34]));
  FDCE \global_clock_reg[35] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[32]_i_1__2_n_4 ),
        .Q(global_clock_reg__0[35]));
  FDCE \global_clock_reg[36] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__2_n_7 ),
        .Q(global_clock_reg__0[36]));
  CARRY4 \global_clock_reg[36]_i_1__2 
       (.CI(\global_clock_reg[32]_i_1__2_n_0 ),
        .CO({\NLW_global_clock_reg[36]_i_1__2_CO_UNCONNECTED [3],\global_clock_reg[36]_i_1__2_n_1 ,\global_clock_reg[36]_i_1__2_n_2 ,\global_clock_reg[36]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[36]_i_1__2_n_4 ,\global_clock_reg[36]_i_1__2_n_5 ,\global_clock_reg[36]_i_1__2_n_6 ,\global_clock_reg[36]_i_1__2_n_7 }),
        .S({\global_clock[36]_i_2__2_n_0 ,\global_clock[36]_i_3__2_n_0 ,\global_clock[36]_i_4__2_n_0 ,\global_clock[36]_i_5__2_n_0 }));
  FDCE \global_clock_reg[37] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__2_n_6 ),
        .Q(global_clock_reg__0[37]));
  FDCE \global_clock_reg[38] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__2_n_5 ),
        .Q(global_clock_reg__0[38]));
  FDCE \global_clock_reg[39] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[36]_i_1__2_n_4 ),
        .Q(global_clock_reg__0[39]));
  FDCE \global_clock_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[0]_i_2__2_n_4 ),
        .Q(global_clock_reg[3]));
  FDCE \global_clock_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__2_n_7 ),
        .Q(global_clock_reg[4]));
  CARRY4 \global_clock_reg[4]_i_1__2 
       (.CI(\global_clock_reg[0]_i_2__2_n_0 ),
        .CO({\global_clock_reg[4]_i_1__2_n_0 ,\global_clock_reg[4]_i_1__2_n_1 ,\global_clock_reg[4]_i_1__2_n_2 ,\global_clock_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[4]_i_1__2_n_4 ,\global_clock_reg[4]_i_1__2_n_5 ,\global_clock_reg[4]_i_1__2_n_6 ,\global_clock_reg[4]_i_1__2_n_7 }),
        .S({\global_clock[4]_i_2__2_n_0 ,\global_clock[4]_i_3__2_n_0 ,\global_clock[4]_i_4__2_n_0 ,\global_clock[4]_i_5__2_n_0 }));
  FDCE \global_clock_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__2_n_6 ),
        .Q(global_clock_reg[5]));
  FDCE \global_clock_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__2_n_5 ),
        .Q(global_clock_reg[6]));
  FDCE \global_clock_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[4]_i_1__2_n_4 ),
        .Q(global_clock_reg[7]));
  FDCE \global_clock_reg[8] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__2_n_7 ),
        .Q(global_clock_reg[8]));
  CARRY4 \global_clock_reg[8]_i_1__2 
       (.CI(\global_clock_reg[4]_i_1__2_n_0 ),
        .CO({\global_clock_reg[8]_i_1__2_n_0 ,\global_clock_reg[8]_i_1__2_n_1 ,\global_clock_reg[8]_i_1__2_n_2 ,\global_clock_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\global_clock_reg[8]_i_1__2_n_4 ,\global_clock_reg[8]_i_1__2_n_5 ,\global_clock_reg[8]_i_1__2_n_6 ,\global_clock_reg[8]_i_1__2_n_7 }),
        .S({\global_clock[8]_i_2__2_n_0 ,\global_clock[8]_i_3__2_n_0 ,\global_clock[8]_i_4__2_n_0 ,\global_clock[8]_i_5__2_n_0 }));
  FDCE \global_clock_reg[9] 
       (.C(S_AXI_3_ACLK),
        .CE(slave_irq0),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\global_clock_reg[8]_i_1__2_n_6 ),
        .Q(global_clock_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \interrupt[0]_i_1__2 
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(write_R),
        .I3(mem_address[0]),
        .I4(\channel_status_reg[1][0]_0 ),
        .O(\interrupt[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \interrupt[1]_i_1__2 
       (.I0(\recv_counter[3][6]_i_4__2_n_0 ),
        .I1(\interrupt[1]_i_2__2_n_0 ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(\interrupt[1]_i_3__2_n_0 ),
        .O(\interrupt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \interrupt[1]_i_2__2 
       (.I0(\recv_counter_reg[3]__0 [5]),
        .I1(\recv_counter_reg[3]__0 [6]),
        .I2(\recv_counter_reg[3]__0 [2]),
        .I3(\recv_counter_reg[3]__0 [1]),
        .I4(\recv_counter_reg[3]__0 [0]),
        .I5(\interrupt[1]_i_4__2_n_0 ),
        .O(\interrupt[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \interrupt[1]_i_3__2 
       (.I0(\recv_counter_reg[2]__0 [2]),
        .I1(\recv_counter_reg[2]__0 [4]),
        .I2(\recv_counter_reg[2]__0 [5]),
        .I3(\interrupt[1]_i_5__2_n_0 ),
        .O(\interrupt[1]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \interrupt[1]_i_4__2 
       (.I0(\recv_counter_reg[3]__0 [3]),
        .I1(\recv_counter_reg[3]__0 [4]),
        .O(\interrupt[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \interrupt[1]_i_5__2 
       (.I0(mem_address[1]),
        .I1(mem_address[0]),
        .I2(\recv_counter_reg[2]__0 [3]),
        .I3(\recv_counter_reg[2]__0 [6]),
        .I4(\recv_counter_reg[2]__0 [1]),
        .I5(\recv_counter_reg[2]__0 [0]),
        .O(\interrupt[1]_i_5__2_n_0 ));
  FDCE \interrupt_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt[0]_i_1__2_n_0 ),
        .Q(\interrupt_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFF04FFFF04040404)) 
    \interrupt_reg[0]_i_1__2 
       (.I0(\interrupt_reg_n_0_[1] ),
        .I1(interrupt_request_reg_n_0),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__2_n_0 ),
        .I4(\interrupt_reg[0]_i_2__2_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[0] ),
        .O(\interrupt_reg[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \interrupt_reg[0]_i_2__2 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_3_WDATA[0]),
        .I2(S_AXI_3_WDATA[1]),
        .O(\interrupt_reg[0]_i_2__2_n_0 ));
  FDCE \interrupt_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt[1]_i_1__2_n_0 ),
        .Q(\interrupt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFF40FFFF40404040)) 
    \interrupt_reg[1]_i_1__2 
       (.I0(\interrupt_reg_n_0_[1] ),
        .I1(interrupt_request_reg_n_0),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__2_n_0 ),
        .I4(\toggle_bits_cpu_side[1]_i_2__2_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[1] ),
        .O(\interrupt_reg[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFF08080808)) 
    \interrupt_reg[2]_i_1__2 
       (.I0(interrupt_request_reg_n_0),
        .I1(\interrupt_reg_n_0_[1] ),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__2_n_0 ),
        .I4(\toggle_bits_cpu_side[2]_i_2__2_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[2] ),
        .O(\interrupt_reg[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFF80808080)) 
    \interrupt_reg[3]_i_1__2 
       (.I0(interrupt_request_reg_n_0),
        .I1(\interrupt_reg_n_0_[1] ),
        .I2(\interrupt_reg_n_0_[0] ),
        .I3(\interrupt_reg[3]_i_2__2_n_0 ),
        .I4(\interrupt_reg[3]_i_3__2_n_0 ),
        .I5(\interrupt_reg_reg_n_0_[3] ),
        .O(\interrupt_reg[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFAEEFAFFFFEEFFFF)) 
    \interrupt_reg[3]_i_2__2 
       (.I0(command_queue_write_i_3__2_n_0),
        .I1(S_AXI_3_AWADDR[1]),
        .I2(S_AXI_3_ARADDR[1]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[0]),
        .I5(S_AXI_3_ARADDR[0]),
        .O(\interrupt_reg[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \interrupt_reg[3]_i_3__2 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_3_WDATA[0]),
        .I2(S_AXI_3_WDATA[1]),
        .O(\interrupt_reg[3]_i_3__2_n_0 ));
  FDCE \interrupt_reg_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[0]_i_1__2_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[0] ));
  FDCE \interrupt_reg_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[1]_i_1__2_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[1] ));
  FDCE \interrupt_reg_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[2]_i_1__2_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[2] ));
  FDCE \interrupt_reg_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\interrupt_reg[3]_i_1__2_n_0 ),
        .Q(\interrupt_reg_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    interrupt_request_i_1__2
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(write_R),
        .I3(\channel_status_reg[1][0]_0 ),
        .O(interrupt_request_i_1__2_n_0));
  FDCE interrupt_request_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(interrupt_request_i_1__2_n_0),
        .Q(interrupt_request_reg_n_0));
  FDRE \mem_address_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(write_R_reg_1),
        .Q(mem_address[0]),
        .R(1'b0));
  FDRE \mem_address_reg[8] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(write_R_reg_0),
        .Q(mem_address[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \minusOp_inferred__1/i_/i_ 
       (.I0(\Flit_id_reg_n_0_[3] ),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(\Flit_id_reg_n_0_[0] ),
        .I3(\Flit_id_reg_n_0_[2] ),
        .I4(\Flit_id_reg_n_0_[4] ),
        .O(\minusOp_inferred__1/i_/i__n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \msg_length_reg[0][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[0][6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \msg_length_reg[1][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[1][6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \msg_length_reg[2][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_2 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[2][6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \msg_length_reg[3][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_2 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[3][6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \msg_length_reg[4][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[4][6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \msg_length_reg[5][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[5][6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \msg_length_reg[6][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(toggle_address_noc_side[2]),
        .I2(\mem_reg[64]_2 ),
        .O(\msg_length_reg[6][6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \msg_length_reg[7][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_2 ),
        .I2(channel_nr[1]),
        .O(\msg_length_reg[7][6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \msg_length_reg[7][6]_i_2__2 
       (.I0(toggle_address_noc_side[2]),
        .I1(toggle_address_noc_side[3]),
        .I2(\mem_reg[55] [7]),
        .I3(channel_nr[0]),
        .I4(toggle_address_noc_side[0]),
        .I5(toggle_address_noc_side[1]),
        .O(channel_nr[1]));
  FDCE \msg_length_reg_reg[0][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [8]),
        .Q(\msg_length_reg_reg[0]__0 [0]));
  FDCE \msg_length_reg_reg[0][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [9]),
        .Q(\msg_length_reg_reg[0]__0 [1]));
  FDCE \msg_length_reg_reg[0][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [10]),
        .Q(\msg_length_reg_reg[0]__0 [2]));
  FDCE \msg_length_reg_reg[0][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [11]),
        .Q(\msg_length_reg_reg[0]__0 [3]));
  FDCE \msg_length_reg_reg[0][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [12]),
        .Q(\msg_length_reg_reg[0]__0 [4]));
  FDCE \msg_length_reg_reg[0][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [13]),
        .Q(\msg_length_reg_reg[0]__0 [5]));
  FDCE \msg_length_reg_reg[0][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[0][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [14]),
        .Q(\msg_length_reg_reg[0]__0 [6]));
  FDCE \msg_length_reg_reg[1][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [8]),
        .Q(\msg_length_reg_reg[1]__0 [0]));
  FDCE \msg_length_reg_reg[1][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [9]),
        .Q(\msg_length_reg_reg[1]__0 [1]));
  FDCE \msg_length_reg_reg[1][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [10]),
        .Q(\msg_length_reg_reg[1]__0 [2]));
  FDCE \msg_length_reg_reg[1][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [11]),
        .Q(\msg_length_reg_reg[1]__0 [3]));
  FDCE \msg_length_reg_reg[1][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [12]),
        .Q(\msg_length_reg_reg[1]__0 [4]));
  FDCE \msg_length_reg_reg[1][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [13]),
        .Q(\msg_length_reg_reg[1]__0 [5]));
  FDCE \msg_length_reg_reg[1][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[1][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [14]),
        .Q(\msg_length_reg_reg[1]__0 [6]));
  FDCE \msg_length_reg_reg[2][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [8]),
        .Q(\msg_length_reg_reg[2]__0 [0]));
  FDCE \msg_length_reg_reg[2][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [9]),
        .Q(\msg_length_reg_reg[2]__0 [1]));
  FDCE \msg_length_reg_reg[2][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [10]),
        .Q(\msg_length_reg_reg[2]__0 [2]));
  FDCE \msg_length_reg_reg[2][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [11]),
        .Q(\msg_length_reg_reg[2]__0 [3]));
  FDCE \msg_length_reg_reg[2][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [12]),
        .Q(\msg_length_reg_reg[2]__0 [4]));
  FDCE \msg_length_reg_reg[2][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [13]),
        .Q(\msg_length_reg_reg[2]__0 [5]));
  FDCE \msg_length_reg_reg[2][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[2][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [14]),
        .Q(\msg_length_reg_reg[2]__0 [6]));
  FDCE \msg_length_reg_reg[3][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [8]),
        .Q(\msg_length_reg_reg[3]__0 [0]));
  FDCE \msg_length_reg_reg[3][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [9]),
        .Q(\msg_length_reg_reg[3]__0 [1]));
  FDCE \msg_length_reg_reg[3][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [10]),
        .Q(\msg_length_reg_reg[3]__0 [2]));
  FDCE \msg_length_reg_reg[3][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [11]),
        .Q(\msg_length_reg_reg[3]__0 [3]));
  FDCE \msg_length_reg_reg[3][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [12]),
        .Q(\msg_length_reg_reg[3]__0 [4]));
  FDCE \msg_length_reg_reg[3][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [13]),
        .Q(\msg_length_reg_reg[3]__0 [5]));
  FDCE \msg_length_reg_reg[3][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[3][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [14]),
        .Q(\msg_length_reg_reg[3]__0 [6]));
  FDCE \msg_length_reg_reg[4][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [8]),
        .Q(\msg_length_reg_reg[4]__0 [0]));
  FDCE \msg_length_reg_reg[4][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [9]),
        .Q(\msg_length_reg_reg[4]__0 [1]));
  FDCE \msg_length_reg_reg[4][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [10]),
        .Q(\msg_length_reg_reg[4]__0 [2]));
  FDCE \msg_length_reg_reg[4][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [11]),
        .Q(\msg_length_reg_reg[4]__0 [3]));
  FDCE \msg_length_reg_reg[4][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [12]),
        .Q(\msg_length_reg_reg[4]__0 [4]));
  FDCE \msg_length_reg_reg[4][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [13]),
        .Q(\msg_length_reg_reg[4]__0 [5]));
  FDCE \msg_length_reg_reg[4][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[4][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [14]),
        .Q(\msg_length_reg_reg[4]__0 [6]));
  FDCE \msg_length_reg_reg[5][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [8]),
        .Q(\msg_length_reg_reg[5]__0 [0]));
  FDCE \msg_length_reg_reg[5][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [9]),
        .Q(\msg_length_reg_reg[5]__0 [1]));
  FDCE \msg_length_reg_reg[5][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [10]),
        .Q(\msg_length_reg_reg[5]__0 [2]));
  FDCE \msg_length_reg_reg[5][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [11]),
        .Q(\msg_length_reg_reg[5]__0 [3]));
  FDCE \msg_length_reg_reg[5][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [12]),
        .Q(\msg_length_reg_reg[5]__0 [4]));
  FDCE \msg_length_reg_reg[5][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [13]),
        .Q(\msg_length_reg_reg[5]__0 [5]));
  FDCE \msg_length_reg_reg[5][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[5][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [14]),
        .Q(\msg_length_reg_reg[5]__0 [6]));
  FDCE \msg_length_reg_reg[6][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [8]),
        .Q(\msg_length_reg_reg[6]__0 [0]));
  FDCE \msg_length_reg_reg[6][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [9]),
        .Q(\msg_length_reg_reg[6]__0 [1]));
  FDCE \msg_length_reg_reg[6][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [10]),
        .Q(\msg_length_reg_reg[6]__0 [2]));
  FDCE \msg_length_reg_reg[6][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [11]),
        .Q(\msg_length_reg_reg[6]__0 [3]));
  FDCE \msg_length_reg_reg[6][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [12]),
        .Q(\msg_length_reg_reg[6]__0 [4]));
  FDCE \msg_length_reg_reg[6][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [13]),
        .Q(\msg_length_reg_reg[6]__0 [5]));
  FDCE \msg_length_reg_reg[6][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[6][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [14]),
        .Q(\msg_length_reg_reg[6]__0 [6]));
  FDCE \msg_length_reg_reg[7][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [8]),
        .Q(\msg_length_reg_reg[7]__0 [0]));
  FDCE \msg_length_reg_reg[7][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [9]),
        .Q(\msg_length_reg_reg[7]__0 [1]));
  FDCE \msg_length_reg_reg[7][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [10]),
        .Q(\msg_length_reg_reg[7]__0 [2]));
  FDCE \msg_length_reg_reg[7][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [11]),
        .Q(\msg_length_reg_reg[7]__0 [3]));
  FDCE \msg_length_reg_reg[7][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [12]),
        .Q(\msg_length_reg_reg[7]__0 [4]));
  FDCE \msg_length_reg_reg[7][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [13]),
        .Q(\msg_length_reg_reg[7]__0 [5]));
  FDCE \msg_length_reg_reg[7][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\msg_length_reg[7][6]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55]_1 [14]),
        .Q(\msg_length_reg_reg[7]__0 [6]));
  FDCE old_GlobalSync_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(Heartbeat),
        .Q(\toggle_bits_cpu_side_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[0]_i_1__2 
       (.I0(out[1]),
        .I1(global_clock_reg__0[32]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[0]_i_2__2_n_0 ),
        .O(\outport[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[0]_i_2__2 
       (.I0(global_clock_reg[0]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0014FFFF00140000)) 
    \outport[10]_i_1__2 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_3__2_n_0 ),
        .I2(\Flit_id[2]_i_5__2_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[10]_i_2__2_n_0 ),
        .O(\outport[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[10]_i_2__2 
       (.I0(global_clock_reg[10]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[10]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[11]_i_2__2 
       (.I0(global_clock_reg[11]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[11]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[11]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \outport[11]_i_3__2 
       (.I0(out[1]),
        .I1(\send_counter[3]_i_3__2_n_0 ),
        .I2(\Flit_id[2]_i_5__2_n_0 ),
        .I3(\Flit_id[2]_i_3__2_n_0 ),
        .I4(out[2]),
        .O(\outport[11]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0041FFFF00410000)) 
    \outport[12]_i_1__2 
       (.I0(out[1]),
        .I1(\outport[12]_i_2__2_n_0 ),
        .I2(\outport[12]_i_3__2_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[12]_i_4__2_n_0 ),
        .O(\outport[12]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \outport[12]_i_2__2 
       (.I0(\Flit_id[2]_i_5__2_n_0 ),
        .I1(\Flit_id[2]_i_3__2_n_0 ),
        .I2(\send_counter[3]_i_3__2_n_0 ),
        .O(\outport[12]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \outport[12]_i_3__2 
       (.I0(\command_queue_mem_reg_n_0_[3][4] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][4] ),
        .I4(\command_queue_mem_reg_n_0_[1][4] ),
        .I5(\command_queue_mem_reg_n_0_[2][4] ),
        .O(\outport[12]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[12]_i_4__2 
       (.I0(global_clock_reg[12]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[12]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[12]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0014FFFF00140000)) 
    \outport[13]_i_1__2 
       (.I0(out[1]),
        .I1(\outport[13]_i_2__2_n_0 ),
        .I2(\outport[13]_i_3__2_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\outport[13]_i_4__2_n_0 ),
        .O(\outport[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \outport[13]_i_2__2 
       (.I0(\command_queue_mem_reg_n_0_[3][5] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][5] ),
        .I4(\command_queue_mem_reg_n_0_[1][5] ),
        .I5(\command_queue_mem_reg_n_0_[2][5] ),
        .O(\outport[13]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outport[13]_i_3__2 
       (.I0(\outport[12]_i_3__2_n_0 ),
        .I1(\outport[12]_i_2__2_n_0 ),
        .O(\outport[13]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[13]_i_4__2 
       (.I0(global_clock_reg[13]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[13]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[13]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[14]_i_2__2 
       (.I0(global_clock_reg[14]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[14]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[14]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00001444)) 
    \outport[14]_i_3__2 
       (.I0(out[1]),
        .I1(\Flit_id[6]_i_5__2_n_0 ),
        .I2(\outport[13]_i_3__2_n_0 ),
        .I3(\outport[13]_i_2__2_n_0 ),
        .I4(out[2]),
        .O(\outport[14]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[15]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[15]),
        .I3(send_clock10_out),
        .I4(DOADO[15]),
        .I5(out[1]),
        .O(\outport[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[16]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[16]),
        .I3(send_clock10_out),
        .I4(DOADO[16]),
        .I5(out[1]),
        .O(\outport[16]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[17]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[17]),
        .I3(send_clock10_out),
        .I4(DOADO[17]),
        .I5(out[1]),
        .O(\outport[17]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[18]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[18]),
        .I3(send_clock10_out),
        .I4(DOADO[18]),
        .I5(out[1]),
        .O(\outport[18]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[19]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[19]),
        .I3(send_clock10_out),
        .I4(DOADO[19]),
        .I5(out[1]),
        .O(\outport[19]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[1]_i_1__2 
       (.I0(out[1]),
        .I1(global_clock_reg__0[33]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[1]_i_2__2_n_0 ),
        .O(\outport[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[1]_i_2__2 
       (.I0(global_clock_reg[1]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[1]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[20]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[20]),
        .I3(send_clock10_out),
        .I4(DOADO[20]),
        .I5(out[1]),
        .O(\outport[20]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[21]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[21]),
        .I3(send_clock10_out),
        .I4(DOADO[21]),
        .I5(out[1]),
        .O(\outport[21]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[22]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[22]),
        .I3(send_clock10_out),
        .I4(DOADO[22]),
        .I5(out[1]),
        .O(\outport[22]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[23]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[23]),
        .I3(send_clock10_out),
        .I4(DOADO[23]),
        .I5(out[1]),
        .O(\outport[23]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[24]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[24]),
        .I3(send_clock10_out),
        .I4(DOADO[24]),
        .I5(out[1]),
        .O(\outport[24]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[25]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[25]),
        .I3(send_clock10_out),
        .I4(DOADO[25]),
        .I5(out[1]),
        .O(\outport[25]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[26]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[26]),
        .I3(send_clock10_out),
        .I4(DOADO[26]),
        .I5(out[1]),
        .O(\outport[26]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[27]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[27]),
        .I3(send_clock10_out),
        .I4(DOADO[27]),
        .I5(out[1]),
        .O(\outport[27]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[28]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[28]),
        .I3(send_clock10_out),
        .I4(DOADO[28]),
        .I5(out[1]),
        .O(\outport[28]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[29]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[29]),
        .I3(send_clock10_out),
        .I4(DOADO[29]),
        .I5(out[1]),
        .O(\outport[29]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[2]_i_1__2 
       (.I0(out[1]),
        .I1(global_clock_reg__0[34]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[2]_i_2__2_n_0 ),
        .O(\outport[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[2]_i_2__2 
       (.I0(global_clock_reg[2]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[2]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[30]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[30]),
        .I3(send_clock10_out),
        .I4(DOADO[30]),
        .I5(out[1]),
        .O(\outport[30]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \outport[31]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(global_clock_reg[31]),
        .I3(send_clock10_out),
        .I4(DOADO[31]),
        .I5(out[1]),
        .O(\outport[31]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outport[31]_i_2__2 
       (.I0(\send_counter_reg[0]_0 ),
        .I1(\send_counter_reg[0]_1 ),
        .O(send_clock10_out));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[32]_i_1__2 
       (.I0(out[0]),
        .I1(dest_col),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[33]_i_1__2 
       (.I0(out[0]),
        .I1(dest_row),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[33]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[3]_i_1__2 
       (.I0(out[1]),
        .I1(global_clock_reg__0[35]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[3]_i_2__2_n_0 ),
        .O(\outport[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[3]_i_2__2 
       (.I0(global_clock_reg[3]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[3]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[3]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[40]_i_1__2 
       (.I0(out[0]),
        .I1(dest_pid[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[40]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[41]_i_1__2 
       (.I0(out[0]),
        .I1(dest_pid[1]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[41]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[42]_i_1__2 
       (.I0(out[0]),
        .I1(dest_pid[2]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[42]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[43]_i_1__2 
       (.I0(out[0]),
        .I1(dest_pid[3]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[43]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[44]_i_1__2 
       (.I0(out[0]),
        .I1(dest_pid[4]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[44]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[45]_i_1__2 
       (.I0(out[0]),
        .I1(dest_pid[5]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[45]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[46]_i_1__2 
       (.I0(out[0]),
        .I1(dest_pid[6]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[46]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[47]_i_1__2 
       (.I0(out[0]),
        .I1(dest_pid[7]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[47]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[48]_i_1__2 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[48]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[49]_i_1__2 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[49]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[4]_i_1__2 
       (.I0(out[1]),
        .I1(global_clock_reg__0[36]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[4]_i_2__2_n_0 ),
        .O(\outport[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[4]_i_2__2 
       (.I0(global_clock_reg[4]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[4]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[4]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[50]_i_1__2 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[50]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[51]_i_1__2 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[51]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[52]_i_1__2 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[52]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[53]_i_1__2 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[53]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[54]_i_1__2 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[54]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[55]_i_1__2 
       (.I0(out[0]),
        .I1(\src_pid_reg_n_0_[7] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[55]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[56]_i_1__2 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[56]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[57]_i_1__2 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[57]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[58]_i_1__2 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[58]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[59]_i_1__2 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[59]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[5]_i_1__2 
       (.I0(out[1]),
        .I1(global_clock_reg__0[37]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[5]_i_2__2_n_0 ),
        .O(\outport[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[5]_i_2__2 
       (.I0(global_clock_reg[5]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[5]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[5]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[60]_i_1__2 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[60]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[61]_i_1__2 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[61]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0048)) 
    \outport[62]_i_1__2 
       (.I0(out[0]),
        .I1(\Flit_id_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\outport[62]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h1104)) 
    \outport[63]_i_1__2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\send_counter_reg[0]_1 ),
        .I3(out[0]),
        .O(\outport[63]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h5515)) 
    \outport[64]_i_1__2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(read_R),
        .O(\outport[64]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h1140)) 
    \outport[64]_i_2__2 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(\send_counter_reg[0]_1 ),
        .I3(out[0]),
        .O(\outport[64]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[6]_i_1__2 
       (.I0(out[1]),
        .I1(global_clock_reg__0[38]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[6]_i_2__2_n_0 ),
        .O(\outport[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[6]_i_2__2 
       (.I0(global_clock_reg[6]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[6]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[7]_i_1__2 
       (.I0(out[1]),
        .I1(global_clock_reg__0[39]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[7]_i_2__2_n_0 ),
        .O(\outport[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[7]_i_2__2 
       (.I0(global_clock_reg[7]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[7]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[7]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outport[8]_i_1__2 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_4__2_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[8]_i_2__2_n_0 ),
        .O(\outport[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[8]_i_2__2 
       (.I0(global_clock_reg[8]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[8]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[8]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \outport[9]_i_1__2 
       (.I0(out[1]),
        .I1(\Flit_id[2]_i_3__2_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\outport[9]_i_2__2_n_0 ),
        .O(\outport[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BF800000)) 
    \outport[9]_i_2__2 
       (.I0(global_clock_reg[9]),
        .I1(\send_counter_reg[0]_0 ),
        .I2(\send_counter_reg[0]_1 ),
        .I3(DOADO[9]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\outport[9]_i_2__2_n_0 ));
  FDRE \outport_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[0]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [0]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[10] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[10]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [10]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[11] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport_reg[11]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [11]),
        .R(\global_clock_reg[0]_0 ));
  MUXF7 \outport_reg[11]_i_1__2 
       (.I0(\outport[11]_i_2__2_n_0 ),
        .I1(\outport[11]_i_3__2_n_0 ),
        .O(\outport_reg[11]_i_1__2_n_0 ),
        .S(out[0]));
  FDRE \outport_reg[12] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[12]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [12]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[13] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[13]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [13]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[14] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport_reg[14]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [14]),
        .R(\global_clock_reg[0]_0 ));
  MUXF7 \outport_reg[14]_i_1__2 
       (.I0(\outport[14]_i_2__2_n_0 ),
        .I1(\outport[14]_i_3__2_n_0 ),
        .O(\outport_reg[14]_i_1__2_n_0 ),
        .S(out[0]));
  FDRE \outport_reg[15] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[15]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [15]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[16] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[16]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [16]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[17] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[17]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [17]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[18] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[18]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [18]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[19] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[19]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [19]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[1]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [1]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[20] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[20]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [20]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[21] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[21]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [21]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[22] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[22]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [22]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[23] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[23]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [23]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[24] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[24]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [24]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[25] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[25]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [25]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[26] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[26]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [26]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[27] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[27]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [27]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[28] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[28]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [28]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[29] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[29]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [29]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[2]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [2]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[30] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[30]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [30]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[31] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[31]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [31]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[32] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[32]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [32]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[33] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[33]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [33]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[3]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [3]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[40] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[40]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [34]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[41] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[41]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [35]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[42] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[42]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [36]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[43] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[43]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [37]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[44] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[44]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [38]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[45] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[45]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [39]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[46] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[46]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [40]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[47] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[47]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [41]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[48] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[48]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [42]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[49] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[49]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [43]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[4]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [4]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[50] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[50]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [44]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[51] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[51]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [45]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[52] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[52]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [46]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[53] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[53]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [47]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[54] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[54]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [48]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[55] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[55]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [49]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[56] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[56]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [50]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[57] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[57]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [51]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[58] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[58]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [52]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[59] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[59]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [53]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[5]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [5]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[60] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[60]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [54]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[61] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[61]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [55]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[62] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[62]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [56]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[63] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[63]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [57]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[64] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[64]_i_2__2_n_0 ),
        .Q(\G0.mem_reg[64] [58]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[6]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [6]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[7]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [7]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[8] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[8]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [8]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \outport_reg[9] 
       (.C(S_AXI_3_ACLK),
        .CE(\outport[64]_i_1__2_n_0 ),
        .D(\outport[9]_i_1__2_n_0 ),
        .Q(\G0.mem_reg[64] [9]),
        .R(\global_clock_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5444)) 
    \recv_address[7]_i_1__1 
       (.I0(\recv_address_reg[7]_0 ),
        .I1(\recv_address_reg[7]_1 ),
        .I2(\mem_reg[55]_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0 ),
        .O(channel_nr[0]));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_12__2 
       (.I0(\recv_address[8]_i_35__2_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_] ),
        .I2(\mem_reg[55]_1 [28]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [5]),
        .I4(\mem_reg[55]_1 [20]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [5]),
        .O(\recv_address_reg[8]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_13__2 
       (.I0(\recv_address[8]_i_36__2_n_0 ),
        .I1(\recv_address_reg[8]_5 [1]),
        .I2(\mem_reg[55]_1 [17]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [2]),
        .I4(\mem_reg[55]_1 [25]),
        .I5(\recv_address[8]_i_37__2_n_0 ),
        .O(\recv_address_reg[8]_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_14__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [0]),
        .I1(\mem_reg[55]_1 [15]),
        .I2(\mem_reg[55]_1 [21]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [6]),
        .I4(\mem_reg[55]_1 [24]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [1]),
        .O(\recv_address_reg[8]_8 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \recv_address[8]_i_15__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [6]),
        .I1(\mem_reg[55]_1 [21]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [4]),
        .I3(\mem_reg[55]_1 [19]),
        .I4(\mem_reg[55]_1 [30]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [7]),
        .O(\recv_address[8]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_16__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [1]),
        .I1(\mem_reg[55]_1 [24]),
        .I2(\mem_reg[55]_1 [21]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [6]),
        .I4(Q[2]),
        .I5(\mem_reg[55]_1 [27]),
        .O(\recv_address[8]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    \recv_address[8]_i_17__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [4]),
        .I1(\mem_reg[55]_1 [19]),
        .I2(\mem_reg[55]_1 [29]),
        .I3(Q[3]),
        .I4(\mem_reg[55]_1 [15]),
        .I5(\recv_address_reg[7]_3 [0]),
        .O(\recv_address[8]_i_17__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \recv_address[8]_i_1__2 
       (.I0(\channel_status_reg[1][1]_0 ),
        .I1(recv_buffer_write_reg_0),
        .I2(write_R),
        .O(\recv_address[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_20__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [2]),
        .I1(\mem_reg[55]_1 [25]),
        .I2(\mem_reg[55]_1 [16]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [1]),
        .I4(\mem_reg[55]_1 [22]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[1][Target]__0 [7]),
        .O(\recv_address[8]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \recv_address[8]_i_21__2 
       (.I0(\recv_address[8]_i_41__2_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [7]),
        .I2(\mem_reg[55]_1 [30]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [3]),
        .I4(\mem_reg[55]_1 [26]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Source][5]_0 ),
        .O(\recv_address[8]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \recv_address[8]_i_22__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [7]),
        .I1(\mem_reg[55]_1 [30]),
        .I2(\recv_address_reg[7]_5 [1]),
        .I3(\mem_reg[55]_1 [16]),
        .I4(\mem_reg[55]_1 [15]),
        .I5(\recv_address_reg[7]_5 [0]),
        .O(\recv_address[8]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFBBFB)) 
    \recv_address[8]_i_23__2 
       (.I0(\recv_address[8]_i_43__2_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_] ),
        .I2(\mem_reg[55]_1 [20]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [5]),
        .I4(\mem_reg[55]_1 [21]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [6]),
        .O(\recv_address[8]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_24__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [2]),
        .I1(\mem_reg[55]_1 [25]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [1]),
        .I3(\mem_reg[55]_1 [24]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [3]),
        .I5(\mem_reg[55]_1 [26]),
        .O(\recv_address[8]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_25__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [4]),
        .I1(\mem_reg[55]_1 [27]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [4]),
        .I3(\mem_reg[55]_1 [19]),
        .I4(\recv_address_reg[7]_4 [0]),
        .I5(\mem_reg[55]_1 [23]),
        .O(\recv_address[8]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \recv_address[8]_i_26__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [7]),
        .I1(\mem_reg[55]_1 [22]),
        .I2(\mem_reg[55]_1 [18]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [3]),
        .I4(\mem_reg[55]_1 [29]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [6]),
        .O(\recv_address[8]_i_26__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_28__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [0]),
        .I1(\mem_reg[55]_1 [15]),
        .I2(\recv_address_reg[8]_1 [2]),
        .I3(\mem_reg[55]_1 [27]),
        .O(\recv_address_reg[8]_3 ));
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \recv_address[8]_i_29__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [4]),
        .I1(\mem_reg[55]_1 [19]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [5]),
        .I3(\mem_reg[55]_1 [28]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_] ),
        .O(\recv_address[8]_i_29__2_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \recv_address[8]_i_30__2 
       (.I0(\recv_address[8]_i_44__2_n_0 ),
        .I1(\mem_reg[55]_1 [17]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [2]),
        .I3(\mem_reg[55]_1 [26]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [3]),
        .O(\recv_address[8]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_31__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [5]),
        .I1(\mem_reg[55]_1 [20]),
        .I2(\mem_reg[55]_1 [21]),
        .I3(\recv_address_reg[8]_2 [1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [0]),
        .I5(\mem_reg[55]_1 [15]),
        .O(\recv_address[8]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \recv_address[8]_i_32__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [5]),
        .I1(\mem_reg[55]_1 [28]),
        .I2(\mem_reg[55]_1 [24]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [1]),
        .I4(\mem_reg[55]_1 [29]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [6]),
        .O(\recv_address[8]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_35__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [3]),
        .I1(\mem_reg[55]_1 [26]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [5]),
        .I3(\mem_reg[55]_1 [28]),
        .I4(\recv_address_reg[8]_5 [2]),
        .I5(\mem_reg[55]_1 [18]),
        .O(\recv_address[8]_i_35__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_36__2 
       (.I0(\recv_address_reg[8]_6 [3]),
        .I1(\mem_reg[55]_1 [30]),
        .I2(\recv_address_reg[8]_6 [0]),
        .I3(\mem_reg[55]_1 [23]),
        .O(\recv_address[8]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_37__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[3][Target]__0 [4]),
        .I1(\mem_reg[55]_1 [19]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[3][Source]__0 [2]),
        .I3(\mem_reg[55]_1 [25]),
        .I4(\mem_reg[55]_1 [27]),
        .I5(\recv_address_reg[8]_6 [1]),
        .O(\recv_address[8]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_40__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[1][Source]__0 [5]),
        .I1(\mem_reg[55]_1 [28]),
        .I2(\mem_reg[55]_1 [17]),
        .I3(\recv_address_reg[7]_3 [1]),
        .I4(\mem_reg[55]_1 [23]),
        .I5(Q[0]),
        .O(\recv_address_reg[7]_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \recv_address[8]_i_41__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [1]),
        .I1(\mem_reg[55]_1 [24]),
        .I2(\recv_address_reg[7]_4 [1]),
        .I3(\mem_reg[55]_1 [28]),
        .O(\recv_address[8]_i_41__2_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \recv_address[8]_i_43__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [5]),
        .I1(\mem_reg[55]_1 [20]),
        .I2(\mem_reg[55]_1 [17]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Target]__0 [2]),
        .I4(\mem_reg[55]_1 [27]),
        .I5(\G_recv_channels_1.recv_channel_info_reg[0][Source]__0 [4]),
        .O(\recv_address[8]_i_43__2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \recv_address[8]_i_44__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [3]),
        .I1(\mem_reg[55]_1 [18]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Source]__0 [1]),
        .I3(\mem_reg[55]_1 [24]),
        .I4(\recv_address_reg[8]_1 [1]),
        .I5(\mem_reg[55]_1 [25]),
        .O(\recv_address[8]_i_44__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \recv_address[8]_i_5__2 
       (.I0(\recv_address[8]_i_15__2_n_0 ),
        .I1(\recv_address[8]_i_16__2_n_0 ),
        .I2(\recv_address[8]_i_17__2_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[1][Enable]_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0 ),
        .I5(\recv_address[8]_i_20__2_n_0 ),
        .O(\recv_address_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \recv_address[8]_i_6__2 
       (.I0(\recv_address[8]_i_21__2_n_0 ),
        .I1(\recv_address[8]_i_22__2_n_0 ),
        .I2(\recv_address[8]_i_23__2_n_0 ),
        .I3(\recv_address[8]_i_24__2_n_0 ),
        .I4(\recv_address[8]_i_25__2_n_0 ),
        .I5(\recv_address[8]_i_26__2_n_0 ),
        .O(\recv_address_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \recv_address[8]_i_8__2 
       (.I0(\recv_address[8]_i_29__2_n_0 ),
        .I1(\mem_reg[55]_1 [22]),
        .I2(\G_recv_channels_1.recv_channel_info_reg[2][Target]__0 [7]),
        .I3(\recv_address[8]_i_30__2_n_0 ),
        .I4(\recv_address[8]_i_31__2_n_0 ),
        .I5(\recv_address[8]_i_32__2_n_0 ),
        .O(\recv_address_reg[8]_0 ));
  FDCE \recv_address_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55] [0]),
        .Q(RAM_reg[0]));
  FDCE \recv_address_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55] [1]),
        .Q(RAM_reg[1]));
  FDCE \recv_address_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55] [2]),
        .Q(RAM_reg[2]));
  FDCE \recv_address_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55] [3]),
        .Q(RAM_reg[3]));
  FDCE \recv_address_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55] [4]),
        .Q(RAM_reg[4]));
  FDCE \recv_address_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55] [5]),
        .Q(RAM_reg[5]));
  FDCE \recv_address_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55] [6]),
        .Q(RAM_reg[6]));
  FDCE \recv_address_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(channel_nr[0]),
        .Q(RAM_reg[7]));
  FDCE \recv_address_reg[8] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_address[8]_i_1__2_n_0 ),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[55] [7]),
        .Q(RAM_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h6)) 
    recv_buffer_write_i_1__2
       (.I0(recv_buffer_write_reg_0),
        .I1(\channel_status_reg[1][1]_0 ),
        .O(recv_buffer_write_i_1__2_n_0));
  FDCE recv_buffer_write_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(recv_buffer_write_i_1__2_n_0),
        .Q(WEA));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[0][0]_i_1__2 
       (.I0(\mem_reg[55]_1 [8]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[0][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[0][1]_i_1__2 
       (.I0(\mem_reg[55]_1 [9]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(\recv_counter_reg[0]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[0][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[0][2]_i_1__2 
       (.I0(\recv_counter_reg[0]__0 [2]),
        .I1(\recv_counter_reg[0]__0 [1]),
        .I2(\recv_counter_reg[0]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [10]),
        .O(\recv_counter[0][2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[0][3]_i_1__2 
       (.I0(\recv_counter_reg[0]__0 [3]),
        .I1(\recv_counter_reg[0]__0 [2]),
        .I2(\recv_counter_reg[0]__0 [0]),
        .I3(\recv_counter_reg[0]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[55]_1 [11]),
        .O(\recv_counter[0][3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[0][4]_i_1__2 
       (.I0(\recv_counter_reg[0]__0 [4]),
        .I1(\recv_counter_reg[0]__0 [3]),
        .I2(\recv_counter[0][6]_i_4__2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [12]),
        .O(\recv_counter[0][4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[0][5]_i_1__2 
       (.I0(\recv_counter_reg[0]__0 [5]),
        .I1(\recv_counter_reg[0]__0 [3]),
        .I2(\recv_counter_reg[0]__0 [4]),
        .I3(\recv_counter[0][6]_i_4__2_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[55]_1 [13]),
        .O(\recv_counter[0][5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010F010101010)) 
    \recv_counter[0][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(S_AXI_3_ARESETN),
        .I3(mem_address[1]),
        .I4(mem_address[0]),
        .I5(\recv_counter[3][6]_i_4__2_n_0 ),
        .O(\recv_counter[0][6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[0][6]_i_2__2 
       (.I0(\recv_counter_reg[0]__0 [6]),
        .I1(\recv_counter[0][6]_i_3__2_n_0 ),
        .I2(\recv_counter[0][6]_i_4__2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [14]),
        .O(\recv_counter[0][6]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[0][6]_i_3__2 
       (.I0(\recv_counter_reg[0]__0 [5]),
        .I1(\recv_counter_reg[0]__0 [4]),
        .I2(\recv_counter_reg[0]__0 [3]),
        .O(\recv_counter[0][6]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[0][6]_i_4__2 
       (.I0(\recv_counter_reg[0]__0 [1]),
        .I1(\recv_counter_reg[0]__0 [0]),
        .I2(\recv_counter_reg[0]__0 [2]),
        .O(\recv_counter[0][6]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[1][0]_i_1__2 
       (.I0(\mem_reg[55]_1 [8]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[1][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[1][1]_i_1__2 
       (.I0(\mem_reg[55]_1 [9]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(\recv_counter_reg[1]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[1][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[1][2]_i_1__2 
       (.I0(\recv_counter_reg[1]__0 [2]),
        .I1(\recv_counter_reg[1]__0 [1]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [10]),
        .O(\recv_counter[1][2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[1][3]_i_1__2 
       (.I0(\recv_counter_reg[1]__0 [3]),
        .I1(\recv_counter_reg[1]__0 [2]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(\recv_counter_reg[1]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[55]_1 [11]),
        .O(\recv_counter[1][3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[1][4]_i_1__2 
       (.I0(\recv_counter_reg[1]__0 [4]),
        .I1(\recv_counter_reg[1]__0 [3]),
        .I2(\recv_counter[1][6]_i_5__2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [12]),
        .O(\recv_counter[1][4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[1][5]_i_1__2 
       (.I0(\recv_counter_reg[1]__0 [5]),
        .I1(\recv_counter_reg[1]__0 [3]),
        .I2(\recv_counter_reg[1]__0 [4]),
        .I3(\recv_counter[1][6]_i_5__2_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[55]_1 [13]),
        .O(\recv_counter[1][5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h2020F02020202020)) 
    \recv_counter[1][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_1 ),
        .I2(S_AXI_3_ARESETN),
        .I3(\recv_counter[3][6]_i_4__2_n_0 ),
        .I4(mem_address[1]),
        .I5(mem_address[0]),
        .O(\recv_counter[1][6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[1][6]_i_2__2 
       (.I0(\recv_counter_reg[1]__0 [6]),
        .I1(\recv_counter[1][6]_i_4__2_n_0 ),
        .I2(\recv_counter[1][6]_i_5__2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [14]),
        .O(\recv_counter[1][6]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[1][6]_i_4__2 
       (.I0(\recv_counter_reg[1]__0 [5]),
        .I1(\recv_counter_reg[1]__0 [4]),
        .I2(\recv_counter_reg[1]__0 [3]),
        .O(\recv_counter[1][6]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[1][6]_i_5__2 
       (.I0(\recv_counter_reg[1]__0 [1]),
        .I1(\recv_counter_reg[1]__0 [0]),
        .I2(\recv_counter_reg[1]__0 [2]),
        .O(\recv_counter[1][6]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[2][0]_i_1__2 
       (.I0(\mem_reg[55]_1 [8]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[2][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[2][1]_i_1__2 
       (.I0(\mem_reg[55]_1 [9]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(\recv_counter_reg[2]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[2][1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[2][2]_i_1__2 
       (.I0(\recv_counter_reg[2]__0 [2]),
        .I1(\recv_counter_reg[2]__0 [1]),
        .I2(\recv_counter_reg[2]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [10]),
        .O(\recv_counter[2][2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[2][3]_i_1__2 
       (.I0(\recv_counter_reg[2]__0 [3]),
        .I1(\recv_counter_reg[2]__0 [2]),
        .I2(\recv_counter_reg[2]__0 [0]),
        .I3(\recv_counter_reg[2]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[55]_1 [11]),
        .O(\recv_counter[2][3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[2][4]_i_1__2 
       (.I0(\recv_counter_reg[2]__0 [4]),
        .I1(\recv_counter_reg[2]__0 [3]),
        .I2(\recv_counter[2][6]_i_5__2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [12]),
        .O(\recv_counter[2][4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \recv_counter[2][5]_i_1__2 
       (.I0(\recv_counter_reg[2]__0 [5]),
        .I1(\recv_counter_reg[2]__0 [4]),
        .I2(\recv_counter[2][6]_i_5__2_n_0 ),
        .I3(\recv_counter_reg[2]__0 [3]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[55]_1 [13]),
        .O(\recv_counter[2][5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h10F01010)) 
    \recv_counter[2][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_2 ),
        .I2(S_AXI_3_ARESETN),
        .I3(\recv_counter[2][6]_i_3__2_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .O(\recv_counter[2][6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[2][6]_i_2__2 
       (.I0(\recv_counter_reg[2]__0 [6]),
        .I1(\recv_counter[2][6]_i_4__2_n_0 ),
        .I2(\recv_counter[2][6]_i_5__2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [14]),
        .O(\recv_counter[2][6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \recv_counter[2][6]_i_3__2 
       (.I0(write_R),
        .I1(mem_address[0]),
        .I2(mem_address[1]),
        .I3(\channel_status_reg[1][1]_0 ),
        .O(\recv_counter[2][6]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_counter[2][6]_i_4__2 
       (.I0(\recv_counter_reg[2]__0 [4]),
        .I1(\recv_counter_reg[2]__0 [5]),
        .I2(\recv_counter_reg[2]__0 [3]),
        .O(\recv_counter[2][6]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[2][6]_i_5__2 
       (.I0(\recv_counter_reg[2]__0 [1]),
        .I1(\recv_counter_reg[2]__0 [0]),
        .I2(\recv_counter_reg[2]__0 [2]),
        .O(\recv_counter[2][6]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \recv_counter[3][0]_i_1__2 
       (.I0(\mem_reg[55]_1 [8]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[3][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \recv_counter[3][1]_i_1__2 
       (.I0(\mem_reg[55]_1 [9]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [1]),
        .I3(recv_buffer_write_reg_0),
        .O(\recv_counter[3][1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \recv_counter[3][2]_i_1__2 
       (.I0(\recv_counter_reg[3]__0 [2]),
        .I1(\recv_counter_reg[3]__0 [1]),
        .I2(\recv_counter_reg[3]__0 [0]),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [10]),
        .O(\recv_counter[3][2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \recv_counter[3][3]_i_1__2 
       (.I0(\recv_counter_reg[3]__0 [3]),
        .I1(\recv_counter_reg[3]__0 [2]),
        .I2(\recv_counter_reg[3]__0 [0]),
        .I3(\recv_counter_reg[3]__0 [1]),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[55]_1 [11]),
        .O(\recv_counter[3][3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[3][4]_i_1__2 
       (.I0(\recv_counter_reg[3]__0 [4]),
        .I1(\recv_counter_reg[3]__0 [3]),
        .I2(\recv_counter[3][5]_i_2__2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [12]),
        .O(\recv_counter[3][4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \recv_counter[3][5]_i_1__2 
       (.I0(\recv_counter_reg[3]__0 [5]),
        .I1(\recv_counter_reg[3]__0 [3]),
        .I2(\recv_counter_reg[3]__0 [4]),
        .I3(\recv_counter[3][5]_i_2__2_n_0 ),
        .I4(recv_buffer_write_reg_0),
        .I5(\mem_reg[55]_1 [13]),
        .O(\recv_counter[3][5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \recv_counter[3][5]_i_2__2 
       (.I0(\recv_counter_reg[3]__0 [1]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [2]),
        .O(\recv_counter[3][5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF020202020202020)) 
    \recv_counter[3][6]_i_1__2 
       (.I0(channel_nr[0]),
        .I1(\mem_reg[64]_2 ),
        .I2(S_AXI_3_ARESETN),
        .I3(\recv_counter[3][6]_i_4__2_n_0 ),
        .I4(mem_address[1]),
        .I5(mem_address[0]),
        .O(\recv_counter[3][6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \recv_counter[3][6]_i_2__2 
       (.I0(\recv_counter_reg[3]__0 [6]),
        .I1(\recv_counter_reg[3]__0 [5]),
        .I2(\recv_counter[3][6]_i_5__2_n_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\mem_reg[55]_1 [14]),
        .O(\recv_counter[3][6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \recv_counter[3][6]_i_4__2 
       (.I0(write_R),
        .I1(\channel_status_reg[1][1]_0 ),
        .I2(recv_buffer_write_reg_0),
        .O(\recv_counter[3][6]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \recv_counter[3][6]_i_5__2 
       (.I0(\recv_counter_reg[3]__0 [2]),
        .I1(\recv_counter_reg[3]__0 [0]),
        .I2(\recv_counter_reg[3]__0 [1]),
        .I3(\recv_counter_reg[3]__0 [4]),
        .I4(\recv_counter_reg[3]__0 [3]),
        .O(\recv_counter[3][6]_i_5__2_n_0 ));
  FDRE \recv_counter_reg[0][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[0][6]_i_1__2_n_0 ),
        .D(\recv_counter[0][0]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[0][6]_i_1__2_n_0 ),
        .D(\recv_counter[0][1]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[0][6]_i_1__2_n_0 ),
        .D(\recv_counter[0][2]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[0]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[0][6]_i_1__2_n_0 ),
        .D(\recv_counter[0][3]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[0]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[0][6]_i_1__2_n_0 ),
        .D(\recv_counter[0][4]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[0]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[0][6]_i_1__2_n_0 ),
        .D(\recv_counter[0][5]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[0]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[0][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[0][6]_i_1__2_n_0 ),
        .D(\recv_counter[0][6]_i_2__2_n_0 ),
        .Q(\recv_counter_reg[0]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[1][6]_i_1__2_n_0 ),
        .D(\recv_counter[1][0]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[1][6]_i_1__2_n_0 ),
        .D(\recv_counter[1][1]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[1][6]_i_1__2_n_0 ),
        .D(\recv_counter[1][2]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[1]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[1][6]_i_1__2_n_0 ),
        .D(\recv_counter[1][3]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[1]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[1][6]_i_1__2_n_0 ),
        .D(\recv_counter[1][4]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[1]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[1][6]_i_1__2_n_0 ),
        .D(\recv_counter[1][5]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[1]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[1][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[1][6]_i_1__2_n_0 ),
        .D(\recv_counter[1][6]_i_2__2_n_0 ),
        .Q(\recv_counter_reg[1]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[2][6]_i_1__2_n_0 ),
        .D(\recv_counter[2][0]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[2][6]_i_1__2_n_0 ),
        .D(\recv_counter[2][1]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[2][6]_i_1__2_n_0 ),
        .D(\recv_counter[2][2]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[2][6]_i_1__2_n_0 ),
        .D(\recv_counter[2][3]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[2][6]_i_1__2_n_0 ),
        .D(\recv_counter[2][4]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[2][6]_i_1__2_n_0 ),
        .D(\recv_counter[2][5]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[2][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[2][6]_i_1__2_n_0 ),
        .D(\recv_counter[2][6]_i_2__2_n_0 ),
        .Q(\recv_counter_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][0] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[3][6]_i_1__2_n_0 ),
        .D(\recv_counter[3][0]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][1] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[3][6]_i_1__2_n_0 ),
        .D(\recv_counter[3][1]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][2] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[3][6]_i_1__2_n_0 ),
        .D(\recv_counter[3][2]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[3]__0 [2]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][3] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[3][6]_i_1__2_n_0 ),
        .D(\recv_counter[3][3]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[3]__0 [3]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][4] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[3][6]_i_1__2_n_0 ),
        .D(\recv_counter[3][4]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[3]__0 [4]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][5] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[3][6]_i_1__2_n_0 ),
        .D(\recv_counter[3][5]_i_1__2_n_0 ),
        .Q(\recv_counter_reg[3]__0 [5]),
        .R(1'b0));
  FDRE \recv_counter_reg[3][6] 
       (.C(S_AXI_3_ACLK),
        .CE(\recv_counter[3][6]_i_1__2_n_0 ),
        .D(\recv_counter[3][6]_i_2__2_n_0 ),
        .Q(\recv_counter_reg[3]__0 [6]),
        .R(1'b0));
  FDCE \recv_state_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64]_0 ),
        .Q(\channel_status_reg[1][1]_0 ));
  FDCE \recv_state_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\mem_reg[64] ),
        .Q(recv_buffer_write_reg_0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rni_readdata_delayed[0]_i_12__2 
       (.I0(\channel_status_reg[5]__0 [0]),
        .I1(\channel_status_reg[5]__0 [1]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[4]__0 [0]),
        .I4(\channel_status_reg[4]__0 [1]),
        .O(\rni_readdata_delayed[0]_i_12__2_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rni_readdata_delayed[0]_i_13__2 
       (.I0(\channel_status_reg[7]__0 [0]),
        .I1(\channel_status_reg[7]__0 [1]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[6]__0 [0]),
        .I4(\channel_status_reg[6]__0 [1]),
        .O(\rni_readdata_delayed[0]_i_13__2_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rni_readdata_delayed[0]_i_14__2 
       (.I0(\channel_status_reg[1]__0 [0]),
        .I1(\channel_status_reg[1]__0 [1]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[0]__0 [0]),
        .I4(\channel_status_reg[0]__0 [1]),
        .O(\rni_readdata_delayed[0]_i_14__2_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rni_readdata_delayed[0]_i_15__2 
       (.I0(\channel_status_reg[3]__0 [0]),
        .I1(\channel_status_reg[3]__0 [1]),
        .I2(slave_address[0]),
        .I3(\channel_status_reg[2]__0 [0]),
        .I4(\channel_status_reg[2]__0 [1]),
        .O(\rni_readdata_delayed[0]_i_15__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[0]_i_1__2 
       (.I0(\rni_readdata_delayed_reg[0]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8FFB8CCB8FFB8FF)) 
    \rni_readdata_delayed[0]_i_3__2 
       (.I0(clock_tick_reg[0]),
        .I1(slave_address[1]),
        .I2(\rni_readdata_delayed[0]_i_5__2_n_0 ),
        .I3(axi_awready_reg_0),
        .I4(out[1]),
        .I5(\rni_readdata_delayed[0]_i_7__0_n_0 ),
        .O(\rni_readdata_delayed[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFFAACCAACC)) 
    \rni_readdata_delayed[0]_i_4__2 
       (.I0(\rni_readdata_delayed[0]_i_8__0_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_9__0_n_0 ),
        .I2(\rni_readdata_delayed_reg[0]_i_10__0_n_0 ),
        .I3(\rni_readdata_delayed[6]_i_5__2_n_0 ),
        .I4(\rni_readdata_delayed_reg[0]_i_11__0_n_0 ),
        .I5(slave_address[4]),
        .O(\rni_readdata_delayed[0]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rni_readdata_delayed[0]_i_5__2 
       (.I0(synchronize_flag),
        .I1(slave_address[0]),
        .I2(\interrupt_reg_reg_n_0_[0] ),
        .O(\rni_readdata_delayed[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rni_readdata_delayed[0]_i_7__0 
       (.I0(out[0]),
        .I1(out[2]),
        .O(\rni_readdata_delayed[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_8__0 
       (.I0(\msg_length_reg_reg[7]__0 [0]),
        .I1(\msg_length_reg_reg[6]__0 [0]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[5]__0 [0]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[0]_i_9__0 
       (.I0(\msg_length_reg_reg[3]__0 [0]),
        .I1(\msg_length_reg_reg[2]__0 [0]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[1]__0 [0]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [0]),
        .O(\rni_readdata_delayed[0]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[10]_i_1__2 
       (.I0(\rni_readdata_delayed[10]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[10]_i_2__2 
       (.I0(clock_tick_reg[10]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[10]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[11]_i_1__2 
       (.I0(\rni_readdata_delayed[11]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[11]_i_2__2 
       (.I0(clock_tick_reg[11]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[11]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[12]_i_1__2 
       (.I0(\rni_readdata_delayed[12]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[12]_i_2__2 
       (.I0(clock_tick_reg[12]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[12]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[13]_i_1__2 
       (.I0(\rni_readdata_delayed[13]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[13]_i_2__2 
       (.I0(clock_tick_reg[13]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[13]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[14]_i_1__2 
       (.I0(\rni_readdata_delayed[14]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[14]_i_2__2 
       (.I0(clock_tick_reg[14]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[14]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[15]_i_1__2 
       (.I0(\rni_readdata_delayed[15]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[15]_i_2__2 
       (.I0(clock_tick_reg[15]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[15]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[16]_i_1__2 
       (.I0(\rni_readdata_delayed[16]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[16]_i_2__2 
       (.I0(clock_tick_reg[16]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[16]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[17]_i_1__2 
       (.I0(\rni_readdata_delayed[17]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[17]_i_2__2 
       (.I0(clock_tick_reg[17]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[17]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[18]_i_1__2 
       (.I0(\rni_readdata_delayed[18]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[18]_i_2__2 
       (.I0(clock_tick_reg[18]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[18]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[19]_i_1__2 
       (.I0(\rni_readdata_delayed[19]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[19]_i_2__2 
       (.I0(clock_tick_reg[19]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[19]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[1]_i_1__2 
       (.I0(\rni_readdata_delayed_reg[1]_i_2__0_n_0 ),
        .I1(axi_awready_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hF0F800F8)) 
    \rni_readdata_delayed[1]_i_3__2 
       (.I0(\interrupt_reg_reg_n_0_[1] ),
        .I1(axi_awready_reg_2),
        .I2(slave_address[1]),
        .I3(slave_address[0]),
        .I4(clock_tick_reg[1]),
        .O(\rni_readdata_delayed[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \rni_readdata_delayed[1]_i_4__2 
       (.I0(\rni_readdata_delayed[1]_i_5__2_n_0 ),
        .I1(\rni_readdata_delayed[6]_i_5__2_n_0 ),
        .I2(\rni_readdata_delayed[1]_i_6__0_n_0 ),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_ARADDR[6]),
        .I5(S_AXI_3_AWADDR[6]),
        .O(\rni_readdata_delayed[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[1]_i_5__2 
       (.I0(\msg_length_reg_reg[3]__0 [1]),
        .I1(\msg_length_reg_reg[2]__0 [1]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[1]__0 [1]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [1]),
        .O(\rni_readdata_delayed[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[1]_i_6__0 
       (.I0(\msg_length_reg_reg[7]__0 [1]),
        .I1(\msg_length_reg_reg[6]__0 [1]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[5]__0 [1]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [1]),
        .O(\rni_readdata_delayed[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[20]_i_1__2 
       (.I0(\rni_readdata_delayed[20]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[20]_i_2__2 
       (.I0(clock_tick_reg[20]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[20]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[21]_i_1__2 
       (.I0(\rni_readdata_delayed[21]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[21]_i_2__2 
       (.I0(clock_tick_reg[21]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[21]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[22]_i_1__2 
       (.I0(\rni_readdata_delayed[22]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[22]_i_2__2 
       (.I0(clock_tick_reg[22]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[22]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[23]_i_1__2 
       (.I0(\rni_readdata_delayed[23]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[23]_i_2__2 
       (.I0(clock_tick_reg[23]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[23]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[24]_i_1__2 
       (.I0(\rni_readdata_delayed[24]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[24]_i_2__2 
       (.I0(clock_tick_reg[24]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[24]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[25]_i_1__2 
       (.I0(\rni_readdata_delayed[25]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[25]_i_2__2 
       (.I0(clock_tick_reg[25]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[25]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[26]_i_1__2 
       (.I0(\rni_readdata_delayed[26]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[26]_i_2__2 
       (.I0(clock_tick_reg[26]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[26]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[27]_i_1__2 
       (.I0(\rni_readdata_delayed[27]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[27]_i_2__2 
       (.I0(clock_tick_reg[27]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[27]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[28]_i_1__2 
       (.I0(\rni_readdata_delayed[28]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[28]_i_2__2 
       (.I0(clock_tick_reg[28]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[28]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[29]_i_1__2 
       (.I0(\rni_readdata_delayed[29]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[29]_i_2__2 
       (.I0(clock_tick_reg[29]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[29]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[2]_i_1__2 
       (.I0(\rni_readdata_delayed[2]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rni_readdata_delayed[2]_i_2__2 
       (.I0(axi_awready_reg_1),
        .I1(\rni_readdata_delayed[2]_i_3__2_n_0 ),
        .I2(\rni_readdata_delayed[6]_i_5__2_n_0 ),
        .I3(\rni_readdata_delayed[2]_i_4__2_n_0 ),
        .I4(\rni_readdata_delayed[2]_i_5__2_n_0 ),
        .O(\rni_readdata_delayed[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[2]_i_3__2 
       (.I0(\msg_length_reg_reg[7]__0 [2]),
        .I1(\msg_length_reg_reg[6]__0 [2]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[5]__0 [2]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [2]),
        .O(\rni_readdata_delayed[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[2]_i_4__2 
       (.I0(\msg_length_reg_reg[3]__0 [2]),
        .I1(\msg_length_reg_reg[2]__0 [2]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[1]__0 [2]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [2]),
        .O(\rni_readdata_delayed[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000800000008)) 
    \rni_readdata_delayed[2]_i_5__2 
       (.I0(axi_awready_reg_2),
        .I1(\interrupt_reg_reg_n_0_[2] ),
        .I2(\rni_readdata_delayed_reg[0] ),
        .I3(slave_address[1]),
        .I4(slave_address[0]),
        .I5(clock_tick_reg[2]),
        .O(\rni_readdata_delayed[2]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[30]_i_1__2 
       (.I0(\rni_readdata_delayed[30]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[30]_i_2__2 
       (.I0(clock_tick_reg[30]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[30]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[31]_i_1__2 
       (.I0(\rni_readdata_delayed[31]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[31]_i_2__2 
       (.I0(clock_tick_reg[31]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[31]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[3]_i_1__2 
       (.I0(\rni_readdata_delayed[3]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rni_readdata_delayed[3]_i_2__2 
       (.I0(axi_awready_reg_1),
        .I1(\rni_readdata_delayed[3]_i_3__2_n_0 ),
        .I2(\rni_readdata_delayed[6]_i_5__2_n_0 ),
        .I3(\rni_readdata_delayed[3]_i_4__2_n_0 ),
        .I4(\rni_readdata_delayed[3]_i_5__2_n_0 ),
        .O(\rni_readdata_delayed[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[3]_i_3__2 
       (.I0(\msg_length_reg_reg[7]__0 [3]),
        .I1(\msg_length_reg_reg[6]__0 [3]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[5]__0 [3]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [3]),
        .O(\rni_readdata_delayed[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[3]_i_4__2 
       (.I0(\msg_length_reg_reg[3]__0 [3]),
        .I1(\msg_length_reg_reg[2]__0 [3]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[1]__0 [3]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [3]),
        .O(\rni_readdata_delayed[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000800000008)) 
    \rni_readdata_delayed[3]_i_5__2 
       (.I0(axi_awready_reg_2),
        .I1(\interrupt_reg_reg_n_0_[3] ),
        .I2(\rni_readdata_delayed_reg[0] ),
        .I3(slave_address[1]),
        .I4(slave_address[0]),
        .I5(clock_tick_reg[3]),
        .O(\rni_readdata_delayed[3]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[4]_i_1__2 
       (.I0(\rni_readdata_delayed[4]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[4]_i_2__2 
       (.I0(axi_awready_reg_3),
        .I1(clock_tick_reg[4]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[4]_i_3__2_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__2_n_0 ),
        .I5(\rni_readdata_delayed[4]_i_4__2_n_0 ),
        .O(\rni_readdata_delayed[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[4]_i_3__2 
       (.I0(\msg_length_reg_reg[7]__0 [4]),
        .I1(\msg_length_reg_reg[6]__0 [4]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[5]__0 [4]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [4]),
        .O(\rni_readdata_delayed[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[4]_i_4__2 
       (.I0(\msg_length_reg_reg[3]__0 [4]),
        .I1(\msg_length_reg_reg[2]__0 [4]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[1]__0 [4]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [4]),
        .O(\rni_readdata_delayed[4]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[5]_i_1__2 
       (.I0(\rni_readdata_delayed[5]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \rni_readdata_delayed[5]_i_2__2 
       (.I0(axi_awready_reg_3),
        .I1(clock_tick_reg[5]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[5]_i_3__2_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__2_n_0 ),
        .I5(\rni_readdata_delayed[5]_i_4__2_n_0 ),
        .O(\rni_readdata_delayed[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[5]_i_3__2 
       (.I0(\msg_length_reg_reg[3]__0 [5]),
        .I1(\msg_length_reg_reg[2]__0 [5]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[1]__0 [5]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [5]),
        .O(\rni_readdata_delayed[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[5]_i_4__2 
       (.I0(\msg_length_reg_reg[7]__0 [5]),
        .I1(\msg_length_reg_reg[6]__0 [5]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[5]__0 [5]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [5]),
        .O(\rni_readdata_delayed[5]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[6]_i_1__2 
       (.I0(\rni_readdata_delayed[6]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rni_readdata_delayed[6]_i_2__2 
       (.I0(axi_awready_reg_3),
        .I1(clock_tick_reg[6]),
        .I2(axi_awready_reg_1),
        .I3(\rni_readdata_delayed[6]_i_4__2_n_0 ),
        .I4(\rni_readdata_delayed[6]_i_5__2_n_0 ),
        .I5(\rni_readdata_delayed[6]_i_6__2_n_0 ),
        .O(\rni_readdata_delayed[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_4__2 
       (.I0(\msg_length_reg_reg[7]__0 [6]),
        .I1(\msg_length_reg_reg[6]__0 [6]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[5]__0 [6]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[4]__0 [6]),
        .O(\rni_readdata_delayed[6]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h27D8)) 
    \rni_readdata_delayed[6]_i_5__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I1(S_AXI_3_ARADDR[2]),
        .I2(S_AXI_3_AWADDR[2]),
        .I3(\rni_readdata_delayed[6]_i_7__2_n_0 ),
        .O(\rni_readdata_delayed[6]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_6__2 
       (.I0(\msg_length_reg_reg[3]__0 [6]),
        .I1(\msg_length_reg_reg[2]__0 [6]),
        .I2(axi_awready_reg_2),
        .I3(\msg_length_reg_reg[1]__0 [6]),
        .I4(slave_address[0]),
        .I5(\msg_length_reg_reg[0]__0 [6]),
        .O(\rni_readdata_delayed[6]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rni_readdata_delayed[6]_i_7__2 
       (.I0(toggle_address_cpu_side[3]),
        .I1(toggle_address_cpu_side[2]),
        .I2(axi_awready_reg_2),
        .I3(toggle_address_cpu_side[1]),
        .I4(slave_address[0]),
        .I5(toggle_address_cpu_side[0]),
        .O(\rni_readdata_delayed[6]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[7]_i_1__2 
       (.I0(\rni_readdata_delayed[7]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[7]_i_2__2 
       (.I0(clock_tick_reg[7]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[8]_i_1__2 
       (.I0(\rni_readdata_delayed[8]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[8]_i_2__2 
       (.I0(clock_tick_reg[8]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[8]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rni_readdata_delayed[9]_i_1__2 
       (.I0(\rni_readdata_delayed[9]_i_2__2_n_0 ),
        .I1(axi_awready_reg),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rni_readdata_delayed[9]_i_2__2 
       (.I0(clock_tick_reg[9]),
        .I1(axi_awready_reg_3),
        .O(\rni_readdata_delayed[9]_i_2__2_n_0 ));
  MUXF7 \rni_readdata_delayed_reg[0]_i_10__0 
       (.I0(\rni_readdata_delayed[0]_i_12__2_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_13__2_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_10__0_n_0 ),
        .S(axi_awready_reg_2));
  MUXF7 \rni_readdata_delayed_reg[0]_i_11__0 
       (.I0(\rni_readdata_delayed[0]_i_14__2_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_15__2_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_11__0_n_0 ),
        .S(axi_awready_reg_2));
  MUXF7 \rni_readdata_delayed_reg[0]_i_2__2 
       (.I0(\rni_readdata_delayed[0]_i_3__2_n_0 ),
        .I1(\rni_readdata_delayed[0]_i_4__2_n_0 ),
        .O(\rni_readdata_delayed_reg[0]_i_2__2_n_0 ),
        .S(\rni_readdata_delayed_reg[0] ));
  MUXF7 \rni_readdata_delayed_reg[1]_i_2__0 
       (.I0(\rni_readdata_delayed[1]_i_3__2_n_0 ),
        .I1(\rni_readdata_delayed[1]_i_4__2_n_0 ),
        .O(\rni_readdata_delayed_reg[1]_i_2__0_n_0 ),
        .S(\rni_readdata_delayed_reg[0] ));
  FDRE send_clock_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_xmit_state_reg[2]_0 ),
        .Q(\send_counter_reg[0]_0 ),
        .R(\global_clock_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h001D)) 
    \send_counter[0]_i_1__2 
       (.I0(\Flit_id[2]_i_4__2_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[0]),
        .I3(out[2]),
        .O(\send_counter[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \send_counter[1]_i_1__2 
       (.I0(\Flit_id[2]_i_3__2_n_0 ),
        .I1(\Flit_id[2]_i_4__2_n_0 ),
        .I2(out[1]),
        .I3(send_buffer_address[1]),
        .I4(send_buffer_address[0]),
        .I5(out[2]),
        .O(\send_counter[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E22E)) 
    \send_counter[2]_i_1__2 
       (.I0(\send_counter[2]_i_2__2_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[2]),
        .I3(send_buffer_address[0]),
        .I4(send_buffer_address[1]),
        .I5(out[2]),
        .O(\send_counter[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \send_counter[2]_i_2__2 
       (.I0(\Flit_id[2]_i_3__2_n_0 ),
        .I1(\Flit_id[2]_i_4__2_n_0 ),
        .I2(\Flit_id[2]_i_5__2_n_0 ),
        .O(\send_counter[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \send_counter[3]_i_1__2 
       (.I0(\send_counter[3]_i_2__2_n_0 ),
        .I1(\send_counter[3]_i_3__2_n_0 ),
        .I2(out[1]),
        .I3(send_buffer_address[3]),
        .I4(\send_counter[3]_i_4__2_n_0 ),
        .I5(out[2]),
        .O(\send_counter[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[3]_i_2__2 
       (.I0(\Flit_id[2]_i_5__2_n_0 ),
        .I1(\Flit_id[2]_i_4__2_n_0 ),
        .I2(\Flit_id[2]_i_3__2_n_0 ),
        .O(\send_counter[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \send_counter[3]_i_3__2 
       (.I0(\command_queue_mem_reg_n_0_[3][3] ),
        .I1(\command_queue_read_address_reg_n_0_[1] ),
        .I2(\command_queue_read_address_reg_n_0_[0] ),
        .I3(\command_queue_mem_reg_n_0_[0][3] ),
        .I4(\command_queue_mem_reg_n_0_[1][3] ),
        .I5(\command_queue_mem_reg_n_0_[2][3] ),
        .O(\send_counter[3]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \send_counter[3]_i_4__2 
       (.I0(send_buffer_address[1]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[2]),
        .O(\send_counter[3]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \send_counter[4]_i_1__2 
       (.I0(\send_counter[4]_i_2__2_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[4]),
        .I3(\send_counter[4]_i_3__2_n_0 ),
        .I4(out[2]),
        .O(\send_counter[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \send_counter[4]_i_2__2 
       (.I0(\outport[12]_i_3__2_n_0 ),
        .I1(\Flit_id[2]_i_5__2_n_0 ),
        .I2(\Flit_id[2]_i_4__2_n_0 ),
        .I3(\Flit_id[2]_i_3__2_n_0 ),
        .I4(\send_counter[3]_i_3__2_n_0 ),
        .O(\send_counter[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_counter[4]_i_3__2 
       (.I0(send_buffer_address[2]),
        .I1(send_buffer_address[0]),
        .I2(send_buffer_address[1]),
        .I3(send_buffer_address[3]),
        .O(\send_counter[4]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \send_counter[5]_i_1__2 
       (.I0(\send_counter[5]_i_2__2_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[5]),
        .I3(\send_counter[6]_i_4__2_n_0 ),
        .I4(out[2]),
        .O(\send_counter[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \send_counter[5]_i_2__2 
       (.I0(\outport[13]_i_2__2_n_0 ),
        .I1(\outport[12]_i_3__2_n_0 ),
        .I2(\send_counter[3]_i_3__2_n_0 ),
        .I3(\Flit_id[2]_i_3__2_n_0 ),
        .I4(\Flit_id[2]_i_4__2_n_0 ),
        .I5(\Flit_id[2]_i_5__2_n_0 ),
        .O(\send_counter[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0010111011101110)) 
    \send_counter[6]_i_1__2 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(MSG_type14_out),
        .I3(out[1]),
        .I4(\send_counter_reg[0]_0 ),
        .I5(\send_counter_reg[0]_1 ),
        .O(\send_counter[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E22E)) 
    \send_counter[6]_i_2__2 
       (.I0(\send_counter[6]_i_3__2_n_0 ),
        .I1(out[1]),
        .I2(send_buffer_address[6]),
        .I3(\send_counter[6]_i_4__2_n_0 ),
        .I4(send_buffer_address[5]),
        .I5(out[2]),
        .O(\send_counter[6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \send_counter[6]_i_3__2 
       (.I0(\Flit_id[6]_i_5__2_n_0 ),
        .I1(\outport[13]_i_2__2_n_0 ),
        .I2(\send_counter[3]_i_2__2_n_0 ),
        .I3(\send_counter[3]_i_3__2_n_0 ),
        .I4(\outport[12]_i_3__2_n_0 ),
        .O(\send_counter[6]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \send_counter[6]_i_4__2 
       (.I0(send_buffer_address[3]),
        .I1(send_buffer_address[1]),
        .I2(send_buffer_address[0]),
        .I3(send_buffer_address[2]),
        .I4(send_buffer_address[4]),
        .O(\send_counter[6]_i_4__2_n_0 ));
  FDRE \send_counter_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_counter[6]_i_1__2_n_0 ),
        .D(\send_counter[0]_i_1__2_n_0 ),
        .Q(send_buffer_address[0]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_counter[6]_i_1__2_n_0 ),
        .D(\send_counter[1]_i_1__2_n_0 ),
        .Q(send_buffer_address[1]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_counter[6]_i_1__2_n_0 ),
        .D(\send_counter[2]_i_1__2_n_0 ),
        .Q(send_buffer_address[2]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_counter[6]_i_1__2_n_0 ),
        .D(\send_counter[3]_i_1__2_n_0 ),
        .Q(send_buffer_address[3]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_counter[6]_i_1__2_n_0 ),
        .D(\send_counter[4]_i_1__2_n_0 ),
        .Q(send_buffer_address[4]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_counter[6]_i_1__2_n_0 ),
        .D(\send_counter[5]_i_1__2_n_0 ),
        .Q(send_buffer_address[5]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \send_counter_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(\send_counter[6]_i_1__2_n_0 ),
        .D(\send_counter[6]_i_2__2_n_0 ),
        .Q(send_buffer_address[6]),
        .R(\global_clock_reg[0]_0 ));
  FDRE slave_irq_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(\heartbeat_generator.GlobalSync_retimed_reg ),
        .Q(NoC_Irq_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \src_buffer[0]_i_1__2 
       (.I0(\src_buffer[0]_i_2__2_n_0 ),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .O(active_send_channel[0]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \src_buffer[0]_i_2__2 
       (.I0(\dest_pid[7]_i_8__2_n_0 ),
        .I1(\dest_pid[7]_i_7__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[1][Enable]__0 ),
        .O(\src_buffer[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \src_buffer[1]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(MSG_type14_out),
        .I3(out[1]),
        .O(\src_buffer[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \src_buffer[1]_i_2__2 
       (.I0(\dest_pid[7]_i_4__2_n_0 ),
        .I1(\dest_pid[7]_i_5__2_n_0 ),
        .O(active_send_channel[1]));
  FDRE \src_buffer_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\src_buffer[1]_i_1__2_n_0 ),
        .D(active_send_channel[0]),
        .Q(send_buffer_address[7]),
        .R(\global_clock_reg[0]_0 ));
  FDRE \src_buffer_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\src_buffer[1]_i_1__2_n_0 ),
        .D(active_send_channel[1]),
        .Q(send_buffer_address[8]),
        .R(\global_clock_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[0]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [0]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [0]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\src_pid[0]_i_2__2_n_0 ),
        .O(\src_pid[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[0]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [0]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [0]),
        .O(\src_pid[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[1]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [1]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [1]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\src_pid[1]_i_2__2_n_0 ),
        .O(\src_pid[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[1]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [1]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [1]),
        .O(\src_pid[1]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[2]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [2]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [2]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\src_pid[2]_i_2__2_n_0 ),
        .O(\src_pid[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[2]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [2]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [2]),
        .O(\src_pid[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[3]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [3]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [3]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\src_pid[3]_i_2__2_n_0 ),
        .O(\src_pid[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[3]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [3]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [3]),
        .O(\src_pid[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[4]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [4]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [4]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\src_pid[4]_i_2__2_n_0 ),
        .O(\src_pid[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[4]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [4]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [4]),
        .O(\src_pid[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[5]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [5]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [5]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\src_pid[5]_i_2__2_n_0 ),
        .O(\src_pid[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[5]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [5]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [5]),
        .O(\src_pid[5]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[6]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [6]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [6]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\src_pid[6]_i_2__2_n_0 ),
        .O(\src_pid[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[6]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [6]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [6]),
        .O(\src_pid[6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \src_pid[7]_i_1__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[3][Source]__0 [7]),
        .I1(\dest_pid[7]_i_4__2_n_0 ),
        .I2(\G_send_channels_1.send_channel_info_reg[2][Source]__0 [7]),
        .I3(\dest_pid[7]_i_5__2_n_0 ),
        .I4(\src_pid[7]_i_2__2_n_0 ),
        .O(\src_pid[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0DDD)) 
    \src_pid[7]_i_2__2 
       (.I0(\G_send_channels_1.send_channel_info_reg[0][Source]__0 [7]),
        .I1(\dest_pid[7]_i_9__2_n_0 ),
        .I2(\src_buffer[0]_i_2__2_n_0 ),
        .I3(\G_send_channels_1.send_channel_info_reg[1][Source]__0 [7]),
        .O(\src_pid[7]_i_2__2_n_0 ));
  FDRE \src_pid_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\src_pid[0]_i_1__2_n_0 ),
        .Q(\src_pid_reg_n_0_[0] ),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \src_pid_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\src_pid[1]_i_1__2_n_0 ),
        .Q(\src_pid_reg_n_0_[1] ),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \src_pid_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\src_pid[2]_i_1__2_n_0 ),
        .Q(\src_pid_reg_n_0_[2] ),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \src_pid_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\src_pid[3]_i_1__2_n_0 ),
        .Q(\src_pid_reg_n_0_[3] ),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \src_pid_reg[4] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\src_pid[4]_i_1__2_n_0 ),
        .Q(\src_pid_reg_n_0_[4] ),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \src_pid_reg[5] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\src_pid[5]_i_1__2_n_0 ),
        .Q(\src_pid_reg_n_0_[5] ),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \src_pid_reg[6] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\src_pid[6]_i_1__2_n_0 ),
        .Q(\src_pid_reg_n_0_[6] ),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  FDRE \src_pid_reg[7] 
       (.C(S_AXI_3_ACLK),
        .CE(\dest_pid[7]_i_2__2_n_0 ),
        .D(\src_pid[7]_i_1__2_n_0 ),
        .Q(\src_pid_reg_n_0_[7] ),
        .R(\dest_pid[7]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_10__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_10__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_11__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_11__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_12__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_12__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_14__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_14__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_15__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_15__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_16__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_16__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_17__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_17__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_19__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_19__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_20__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_20__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_21__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_21__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_22__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_22__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_24__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_24__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_25__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_25__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_26__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_26__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_27__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_27__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_29__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_29__2_n_0));
  LUT6 #(
    .INIT(64'hAFBBAFFFFFBBFFFF)) 
    synchronize_flag_i_2__2
       (.I0(command_queue_write_i_3__2_n_0),
        .I1(S_AXI_3_AWADDR[0]),
        .I2(S_AXI_3_ARADDR[0]),
        .I3(\G_recv_channels_1.recv_channel_info_reg[0][Enable]_0 ),
        .I4(S_AXI_3_AWADDR[1]),
        .I5(S_AXI_3_ARADDR[1]),
        .O(synchronize_flag_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_30__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_30__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_31__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_31__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_32__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_32__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_34__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_34__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_35__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_35__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_36__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_36__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_37__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_37__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_39__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_39__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_40__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_40__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_41__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_41__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_42__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_42__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_44__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_44__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    synchronize_flag_i_45__2
       (.I0(S_AXI_3_WDATA[31]),
        .I1(S_AXI_3_WDATA[30]),
        .O(synchronize_flag_i_45__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_46__2
       (.I0(S_AXI_3_WDATA[27]),
        .I1(S_AXI_3_WDATA[28]),
        .I2(S_AXI_3_WDATA[29]),
        .O(synchronize_flag_i_46__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_47__2
       (.I0(S_AXI_3_WDATA[24]),
        .I1(S_AXI_3_WDATA[25]),
        .I2(S_AXI_3_WDATA[26]),
        .O(synchronize_flag_i_47__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_49__2
       (.I0(S_AXI_3_WDATA[21]),
        .I1(S_AXI_3_WDATA[22]),
        .I2(S_AXI_3_WDATA[23]),
        .O(synchronize_flag_i_49__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_50__2
       (.I0(S_AXI_3_WDATA[18]),
        .I1(S_AXI_3_WDATA[19]),
        .I2(S_AXI_3_WDATA[20]),
        .O(synchronize_flag_i_50__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_51__2
       (.I0(S_AXI_3_WDATA[15]),
        .I1(S_AXI_3_WDATA[16]),
        .I2(S_AXI_3_WDATA[17]),
        .O(synchronize_flag_i_51__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_52__2
       (.I0(S_AXI_3_WDATA[12]),
        .I1(S_AXI_3_WDATA[13]),
        .I2(S_AXI_3_WDATA[14]),
        .O(synchronize_flag_i_52__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_53__2
       (.I0(S_AXI_3_WDATA[9]),
        .I1(S_AXI_3_WDATA[10]),
        .I2(S_AXI_3_WDATA[11]),
        .O(synchronize_flag_i_53__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_54__2
       (.I0(S_AXI_3_WDATA[6]),
        .I1(S_AXI_3_WDATA[7]),
        .I2(S_AXI_3_WDATA[8]),
        .O(synchronize_flag_i_54__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_55__2
       (.I0(S_AXI_3_WDATA[3]),
        .I1(S_AXI_3_WDATA[4]),
        .I2(S_AXI_3_WDATA[5]),
        .O(synchronize_flag_i_55__2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    synchronize_flag_i_56__2
       (.I0(S_AXI_3_WDATA[2]),
        .I1(S_AXI_3_WDATA[0]),
        .I2(S_AXI_3_WDATA[1]),
        .O(synchronize_flag_i_56__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_5__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_6__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_6__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_7__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_7__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    synchronize_flag_i_9__2
       (.I0(S_AXI_3_WDATA[31]),
        .O(synchronize_flag_i_9__2_n_0));
  FDCE synchronize_flag_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(old_GlobalSync_reg_0),
        .Q(synchronize_flag));
  CARRY4 synchronize_flag_reg_i_13__2
       (.CI(synchronize_flag_reg_i_18__2_n_0),
        .CO({synchronize_flag_reg_i_13__2_n_0,synchronize_flag_reg_i_13__2_n_1,synchronize_flag_reg_i_13__2_n_2,synchronize_flag_reg_i_13__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_13__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_19__2_n_0,synchronize_flag_i_20__2_n_0,synchronize_flag_i_21__2_n_0,synchronize_flag_i_22__2_n_0}));
  CARRY4 synchronize_flag_reg_i_18__2
       (.CI(synchronize_flag_reg_i_23__2_n_0),
        .CO({synchronize_flag_reg_i_18__2_n_0,synchronize_flag_reg_i_18__2_n_1,synchronize_flag_reg_i_18__2_n_2,synchronize_flag_reg_i_18__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_18__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_24__2_n_0,synchronize_flag_i_25__2_n_0,synchronize_flag_i_26__2_n_0,synchronize_flag_i_27__2_n_0}));
  CARRY4 synchronize_flag_reg_i_23__2
       (.CI(synchronize_flag_reg_i_28__2_n_0),
        .CO({synchronize_flag_reg_i_23__2_n_0,synchronize_flag_reg_i_23__2_n_1,synchronize_flag_reg_i_23__2_n_2,synchronize_flag_reg_i_23__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_23__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_29__2_n_0,synchronize_flag_i_30__2_n_0,synchronize_flag_i_31__2_n_0,synchronize_flag_i_32__2_n_0}));
  CARRY4 synchronize_flag_reg_i_28__2
       (.CI(synchronize_flag_reg_i_33__2_n_0),
        .CO({synchronize_flag_reg_i_28__2_n_0,synchronize_flag_reg_i_28__2_n_1,synchronize_flag_reg_i_28__2_n_2,synchronize_flag_reg_i_28__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_28__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_34__2_n_0,synchronize_flag_i_35__2_n_0,synchronize_flag_i_36__2_n_0,synchronize_flag_i_37__2_n_0}));
  CARRY4 synchronize_flag_reg_i_33__2
       (.CI(synchronize_flag_reg_i_38__2_n_0),
        .CO({synchronize_flag_reg_i_33__2_n_0,synchronize_flag_reg_i_33__2_n_1,synchronize_flag_reg_i_33__2_n_2,synchronize_flag_reg_i_33__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_33__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_39__2_n_0,synchronize_flag_i_40__2_n_0,synchronize_flag_i_41__2_n_0,synchronize_flag_i_42__2_n_0}));
  CARRY4 synchronize_flag_reg_i_38__2
       (.CI(synchronize_flag_reg_i_43__2_n_0),
        .CO({synchronize_flag_reg_i_38__2_n_0,synchronize_flag_reg_i_38__2_n_1,synchronize_flag_reg_i_38__2_n_2,synchronize_flag_reg_i_38__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_38__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_44__2_n_0,synchronize_flag_i_45__2_n_0,synchronize_flag_i_46__2_n_0,synchronize_flag_i_47__2_n_0}));
  CARRY4 synchronize_flag_reg_i_3__2
       (.CI(synchronize_flag_reg_i_4__2_n_0),
        .CO({NLW_synchronize_flag_reg_i_3__2_CO_UNCONNECTED[3],CO,synchronize_flag_reg_i_3__2_n_2,synchronize_flag_reg_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_3__2_O_UNCONNECTED[3:0]),
        .S({1'b0,synchronize_flag_i_5__2_n_0,synchronize_flag_i_6__2_n_0,synchronize_flag_i_7__2_n_0}));
  CARRY4 synchronize_flag_reg_i_43__2
       (.CI(synchronize_flag_reg_i_48__2_n_0),
        .CO({synchronize_flag_reg_i_43__2_n_0,synchronize_flag_reg_i_43__2_n_1,synchronize_flag_reg_i_43__2_n_2,synchronize_flag_reg_i_43__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_43__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_49__2_n_0,synchronize_flag_i_50__2_n_0,synchronize_flag_i_51__2_n_0,synchronize_flag_i_52__2_n_0}));
  CARRY4 synchronize_flag_reg_i_48__2
       (.CI(1'b0),
        .CO({synchronize_flag_reg_i_48__2_n_0,synchronize_flag_reg_i_48__2_n_1,synchronize_flag_reg_i_48__2_n_2,synchronize_flag_reg_i_48__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_48__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_53__2_n_0,synchronize_flag_i_54__2_n_0,synchronize_flag_i_55__2_n_0,synchronize_flag_i_56__2_n_0}));
  CARRY4 synchronize_flag_reg_i_4__2
       (.CI(synchronize_flag_reg_i_8__2_n_0),
        .CO({synchronize_flag_reg_i_4__2_n_0,synchronize_flag_reg_i_4__2_n_1,synchronize_flag_reg_i_4__2_n_2,synchronize_flag_reg_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_4__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_9__2_n_0,synchronize_flag_i_10__2_n_0,synchronize_flag_i_11__2_n_0,synchronize_flag_i_12__2_n_0}));
  CARRY4 synchronize_flag_reg_i_8__2
       (.CI(synchronize_flag_reg_i_13__2_n_0),
        .CO({synchronize_flag_reg_i_8__2_n_0,synchronize_flag_reg_i_8__2_n_1,synchronize_flag_reg_i_8__2_n_2,synchronize_flag_reg_i_8__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_synchronize_flag_reg_i_8__2_O_UNCONNECTED[3:0]),
        .S({synchronize_flag_i_14__2_n_0,synchronize_flag_i_15__2_n_0,synchronize_flag_i_16__2_n_0,synchronize_flag_i_17__2_n_0}));
  LUT6 #(
    .INIT(64'hBFBF00BF4040FF40)) 
    \toggle_bits_cpu_side[0]_i_1__2 
       (.I0(\toggle_bits_cpu_side[0]_i_2__2_n_0 ),
        .I1(\toggle_bits_cpu_side_reg[0]_0 ),
        .I2(\toggle_bits_cpu_side[0]_i_3__2_n_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[0]),
        .O(\toggle_bits_cpu_side[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \toggle_bits_cpu_side[0]_i_2__2 
       (.I0(S_AXI_3_WDATA[1]),
        .I1(S_AXI_3_WDATA[0]),
        .O(\toggle_bits_cpu_side[0]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \toggle_bits_cpu_side[0]_i_3__2 
       (.I0(\toggle_bits_cpu_side[0]_i_4__2_n_0 ),
        .I1(synchronize_flag_reg_0),
        .I2(CO),
        .O(\toggle_bits_cpu_side[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    \toggle_bits_cpu_side[0]_i_4__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(S_AXI_3_WDATA[0]),
        .I3(S_AXI_3_WDATA[1]),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .O(\toggle_bits_cpu_side[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h7777707788888F88)) 
    \toggle_bits_cpu_side[1]_i_1__2 
       (.I0(\toggle_bits_cpu_side[0]_i_3__2_n_0 ),
        .I1(\toggle_bits_cpu_side[1]_i_2__2_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[1]_0 ),
        .I3(Heartbeat),
        .I4(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[1]),
        .O(\toggle_bits_cpu_side[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \toggle_bits_cpu_side[1]_i_2__2 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_3_WDATA[0]),
        .I2(S_AXI_3_WDATA[1]),
        .O(\toggle_bits_cpu_side[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7777707788888F88)) 
    \toggle_bits_cpu_side[2]_i_1__2 
       (.I0(\toggle_bits_cpu_side[0]_i_3__2_n_0 ),
        .I1(\toggle_bits_cpu_side[2]_i_2__2_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[1]_0 ),
        .I3(Heartbeat),
        .I4(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[2]),
        .O(\toggle_bits_cpu_side[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \toggle_bits_cpu_side[2]_i_2__2 
       (.I0(\toggle_bits_cpu_side_reg[0]_0 ),
        .I1(S_AXI_3_WDATA[1]),
        .I2(S_AXI_3_WDATA[0]),
        .O(\toggle_bits_cpu_side[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF00DF2020FF20)) 
    \toggle_bits_cpu_side[3]_i_1__2 
       (.I0(\toggle_bits_cpu_side[0]_i_3__2_n_0 ),
        .I1(\toggle_bits_cpu_side[3]_i_2__2_n_0 ),
        .I2(\toggle_bits_cpu_side_reg[0]_0 ),
        .I3(slave_irq0),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I5(toggle_address_cpu_side[3]),
        .O(\toggle_bits_cpu_side[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \toggle_bits_cpu_side[3]_i_2__2 
       (.I0(S_AXI_3_WDATA[1]),
        .I1(S_AXI_3_WDATA[0]),
        .O(\toggle_bits_cpu_side[3]_i_2__2_n_0 ));
  FDCE \toggle_bits_cpu_side_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[0]_i_1__2_n_0 ),
        .Q(toggle_address_cpu_side[0]));
  FDCE \toggle_bits_cpu_side_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[1]_i_1__2_n_0 ),
        .Q(toggle_address_cpu_side[1]));
  FDCE \toggle_bits_cpu_side_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[2]_i_1__2_n_0 ),
        .Q(toggle_address_cpu_side[2]));
  FDCE \toggle_bits_cpu_side_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_cpu_side[3]_i_1__2_n_0 ),
        .Q(toggle_address_cpu_side[3]));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[0]_i_1__2 
       (.I0(toggle_address_cpu_side[0]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[0]_i_2__2_n_0 ),
        .I5(toggle_address_noc_side[0]),
        .O(\toggle_bits_noc_side[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \toggle_bits_noc_side[0]_i_2__2 
       (.I0(\toggle_bits_noc_side[0]_i_3__2_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_] ),
        .I2(mem_address[1]),
        .I3(mem_address[0]),
        .I4(\recv_counter[3][6]_i_4__2_n_0 ),
        .O(\toggle_bits_noc_side[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \toggle_bits_noc_side[0]_i_3__2 
       (.I0(\recv_counter[0][6]_i_3__2_n_0 ),
        .I1(\recv_counter_reg[0]__0 [6]),
        .I2(\recv_counter_reg[0]__0 [1]),
        .I3(\recv_counter_reg[0]__0 [0]),
        .I4(\recv_counter_reg[0]__0 [2]),
        .O(\toggle_bits_noc_side[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[1]_i_1__2 
       (.I0(toggle_address_cpu_side[1]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[1]_i_2__2_n_0 ),
        .I5(toggle_address_noc_side[1]),
        .O(\toggle_bits_noc_side[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \toggle_bits_noc_side[1]_i_2__2 
       (.I0(\toggle_bits_noc_side[1]_i_3__2_n_0 ),
        .I1(\G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_] ),
        .I2(mem_address[1]),
        .I3(recv_buffer_write_reg_0),
        .I4(\channel_status_reg[1][1]_0 ),
        .I5(write_R),
        .O(\toggle_bits_noc_side[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \toggle_bits_noc_side[1]_i_3__2 
       (.I0(\recv_counter[1][6]_i_4__2_n_0 ),
        .I1(\recv_counter_reg[1]__0 [6]),
        .I2(\recv_counter_reg[1]__0 [0]),
        .I3(\recv_counter_reg[1]__0 [1]),
        .I4(mem_address[0]),
        .I5(\recv_counter_reg[1]__0 [2]),
        .O(\toggle_bits_noc_side[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[2]_i_1__2 
       (.I0(toggle_address_cpu_side[2]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[2]_i_2__2_n_0 ),
        .I5(toggle_address_noc_side[2]),
        .O(\toggle_bits_noc_side[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \toggle_bits_noc_side[2]_i_2__2 
       (.I0(\G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_] ),
        .I1(write_R),
        .I2(\channel_status_reg[1][1]_0 ),
        .I3(recv_buffer_write_reg_0),
        .I4(\interrupt[1]_i_3__2_n_0 ),
        .O(\toggle_bits_noc_side[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFEFFFFF0020)) 
    \toggle_bits_noc_side[3]_i_1__2 
       (.I0(toggle_address_cpu_side[3]),
        .I1(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .I2(Heartbeat),
        .I3(\toggle_bits_cpu_side_reg[1]_0 ),
        .I4(\toggle_bits_noc_side[3]_i_2__2_n_0 ),
        .I5(toggle_address_noc_side[3]),
        .O(\toggle_bits_noc_side[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \toggle_bits_noc_side[3]_i_2__2 
       (.I0(mem_address[0]),
        .I1(mem_address[1]),
        .I2(\recv_counter[3][6]_i_4__2_n_0 ),
        .I3(\interrupt[1]_i_2__2_n_0 ),
        .I4(\G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_] ),
        .O(\toggle_bits_noc_side[3]_i_2__2_n_0 ));
  FDCE \toggle_bits_noc_side_reg[0] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[0]_i_1__2_n_0 ),
        .Q(toggle_address_noc_side[0]));
  FDCE \toggle_bits_noc_side_reg[1] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[1]_i_1__2_n_0 ),
        .Q(toggle_address_noc_side[1]));
  FDCE \toggle_bits_noc_side_reg[2] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[2]_i_1__2_n_0 ),
        .Q(toggle_address_noc_side[2]));
  FDCE \toggle_bits_noc_side_reg[3] 
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .CLR(\global_clock_reg[0]_0 ),
        .D(\toggle_bits_noc_side[3]_i_1__2_n_0 ),
        .Q(toggle_address_noc_side[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port
   (DOADO,
    send_buffer_chipselect13_out,
    readdata_a,
    S_AXI_3_ACLK,
    send_buffer_address,
    ADDRBWRADDR,
    S_AXI_3_WDATA,
    S_AXI_3_WVALID,
    S_AXI_3_AWVALID,
    axi_awready_reg,
    axi_wready_reg,
    S_AXI_3_WSTRB,
    axi_arready_reg,
    S_AXI_3_AWADDR,
    S_AXI_3_ARADDR,
    axi_awready_reg_0);
  output [31:0]DOADO;
  output send_buffer_chipselect13_out;
  output [31:0]readdata_a;
  input S_AXI_3_ACLK;
  input [8:0]send_buffer_address;
  input [8:0]ADDRBWRADDR;
  input [31:0]S_AXI_3_WDATA;
  input S_AXI_3_WVALID;
  input S_AXI_3_AWVALID;
  input axi_awready_reg;
  input axi_wready_reg;
  input [3:0]S_AXI_3_WSTRB;
  input axi_arready_reg;
  input [1:0]S_AXI_3_AWADDR;
  input [1:0]S_AXI_3_ARADDR;
  input axi_awready_reg_0;

  wire [8:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire S_AXI_3_ACLK;
  wire [1:0]S_AXI_3_ARADDR;
  wire [1:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire delayed_read_a;
  wire delayed_read_a_i_1__2_n_0;
  wire [31:0]readdata_a;
  wire [8:0]send_buffer_address;
  wire send_buffer_chipselect13_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b \RAM[0].U 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR(S_AXI_3_ARADDR),
        .S_AXI_3_AWADDR(S_AXI_3_AWADDR),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WSTRB(S_AXI_3_WSTRB),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(axi_awready_reg),
        .axi_awready_reg_0(axi_awready_reg_0),
        .axi_wready_reg(axi_wready_reg),
        .dap_send_buffer_select_reg(send_buffer_chipselect13_out),
        .delayed_read_a(delayed_read_a),
        .readdata_a(readdata_a),
        .send_buffer_address(send_buffer_address));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    delayed_read_a_i_1__2
       (.I0(S_AXI_3_WVALID),
        .I1(S_AXI_3_AWVALID),
        .I2(axi_awready_reg),
        .I3(axi_wready_reg),
        .I4(send_buffer_chipselect13_out),
        .O(delayed_read_a_i_1__2_n_0));
  FDRE delayed_read_a_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(delayed_read_a_i_1__2_n_0),
        .Q(delayed_read_a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory_dual_port" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_0
   (DOADO,
    send_buffer_chipselect13_out,
    readdata_a,
    S_AXI_1_ACLK,
    send_buffer_address,
    ADDRBWRADDR,
    S_AXI_1_WDATA,
    S_AXI_1_WVALID,
    S_AXI_1_AWVALID,
    axi_awready_reg,
    axi_wready_reg,
    S_AXI_1_WSTRB,
    axi_arready_reg,
    S_AXI_1_AWADDR,
    S_AXI_1_ARADDR,
    axi_awready_reg_0);
  output [31:0]DOADO;
  output send_buffer_chipselect13_out;
  output [31:0]readdata_a;
  input S_AXI_1_ACLK;
  input [8:0]send_buffer_address;
  input [8:0]ADDRBWRADDR;
  input [31:0]S_AXI_1_WDATA;
  input S_AXI_1_WVALID;
  input S_AXI_1_AWVALID;
  input axi_awready_reg;
  input axi_wready_reg;
  input [3:0]S_AXI_1_WSTRB;
  input axi_arready_reg;
  input [1:0]S_AXI_1_AWADDR;
  input [1:0]S_AXI_1_ARADDR;
  input axi_awready_reg_0;

  wire [8:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire S_AXI_1_ACLK;
  wire [1:0]S_AXI_1_ARADDR;
  wire [1:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire delayed_read_a;
  wire delayed_read_a_i_1__1_n_0;
  wire [31:0]readdata_a;
  wire [8:0]send_buffer_address;
  wire send_buffer_chipselect13_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_1 \RAM[0].U 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR(S_AXI_1_ARADDR),
        .S_AXI_1_AWADDR(S_AXI_1_AWADDR),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WSTRB(S_AXI_1_WSTRB),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(axi_awready_reg),
        .axi_awready_reg_0(axi_awready_reg_0),
        .axi_wready_reg(axi_wready_reg),
        .dap_send_buffer_select_reg(send_buffer_chipselect13_out),
        .delayed_read_a(delayed_read_a),
        .readdata_a(readdata_a),
        .send_buffer_address(send_buffer_address));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    delayed_read_a_i_1__1
       (.I0(S_AXI_1_WVALID),
        .I1(S_AXI_1_AWVALID),
        .I2(axi_awready_reg),
        .I3(axi_wready_reg),
        .I4(send_buffer_chipselect13_out),
        .O(delayed_read_a_i_1__1_n_0));
  FDRE delayed_read_a_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(delayed_read_a_i_1__1_n_0),
        .Q(delayed_read_a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory_dual_port" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_2
   (DOADO,
    send_buffer_chipselect13_out,
    readdata_a,
    S_AXI_2_ACLK,
    send_buffer_address,
    ADDRBWRADDR,
    S_AXI_2_WDATA,
    S_AXI_2_WVALID,
    S_AXI_2_AWVALID,
    axi_awready_reg,
    axi_wready_reg,
    S_AXI_2_WSTRB,
    axi_arready_reg,
    S_AXI_2_AWADDR,
    S_AXI_2_ARADDR,
    axi_awready_reg_0);
  output [31:0]DOADO;
  output send_buffer_chipselect13_out;
  output [31:0]readdata_a;
  input S_AXI_2_ACLK;
  input [8:0]send_buffer_address;
  input [8:0]ADDRBWRADDR;
  input [31:0]S_AXI_2_WDATA;
  input S_AXI_2_WVALID;
  input S_AXI_2_AWVALID;
  input axi_awready_reg;
  input axi_wready_reg;
  input [3:0]S_AXI_2_WSTRB;
  input axi_arready_reg;
  input [1:0]S_AXI_2_AWADDR;
  input [1:0]S_AXI_2_ARADDR;
  input axi_awready_reg_0;

  wire [8:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire S_AXI_2_ACLK;
  wire [1:0]S_AXI_2_ARADDR;
  wire [1:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire delayed_read_a;
  wire delayed_read_a_i_1__0_n_0;
  wire [31:0]readdata_a;
  wire [8:0]send_buffer_address;
  wire send_buffer_chipselect13_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_3 \RAM[0].U 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR(S_AXI_2_ARADDR),
        .S_AXI_2_AWADDR(S_AXI_2_AWADDR),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WSTRB(S_AXI_2_WSTRB),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(axi_awready_reg),
        .axi_awready_reg_0(axi_awready_reg_0),
        .axi_wready_reg(axi_wready_reg),
        .dap_send_buffer_select_reg(send_buffer_chipselect13_out),
        .delayed_read_a(delayed_read_a),
        .readdata_a(readdata_a),
        .send_buffer_address(send_buffer_address));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    delayed_read_a_i_1__0
       (.I0(S_AXI_2_WVALID),
        .I1(S_AXI_2_AWVALID),
        .I2(axi_awready_reg),
        .I3(axi_wready_reg),
        .I4(send_buffer_chipselect13_out),
        .O(delayed_read_a_i_1__0_n_0));
  FDRE delayed_read_a_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(delayed_read_a_i_1__0_n_0),
        .Q(delayed_read_a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory_dual_port" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_4
   (DOADO,
    send_buffer_chipselect13_out,
    readdata_a,
    S_AXI_0_ACLK,
    send_buffer_address,
    ADDRBWRADDR,
    S_AXI_0_WDATA,
    S_AXI_0_WVALID,
    S_AXI_0_AWVALID,
    axi_awready_reg,
    axi_wready_reg,
    S_AXI_0_WSTRB,
    axi_arready_reg,
    S_AXI_0_AWADDR,
    S_AXI_0_ARADDR,
    axi_awready_reg_0);
  output [31:0]DOADO;
  output send_buffer_chipselect13_out;
  output [31:0]readdata_a;
  input S_AXI_0_ACLK;
  input [8:0]send_buffer_address;
  input [8:0]ADDRBWRADDR;
  input [31:0]S_AXI_0_WDATA;
  input S_AXI_0_WVALID;
  input S_AXI_0_AWVALID;
  input axi_awready_reg;
  input axi_wready_reg;
  input [3:0]S_AXI_0_WSTRB;
  input axi_arready_reg;
  input [1:0]S_AXI_0_AWADDR;
  input [1:0]S_AXI_0_ARADDR;
  input axi_awready_reg_0;

  wire [8:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire S_AXI_0_ACLK;
  wire [1:0]S_AXI_0_ARADDR;
  wire [1:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire delayed_read_a;
  wire delayed_read_a_i_1_n_0;
  wire [31:0]readdata_a;
  wire [8:0]send_buffer_address;
  wire send_buffer_chipselect13_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_5 \RAM[0].U 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR(S_AXI_0_ARADDR),
        .S_AXI_0_AWADDR(S_AXI_0_AWADDR),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WSTRB(S_AXI_0_WSTRB),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(axi_awready_reg),
        .axi_awready_reg_0(axi_awready_reg_0),
        .axi_wready_reg(axi_wready_reg),
        .dap_send_buffer_select_reg(send_buffer_chipselect13_out),
        .delayed_read_a(delayed_read_a),
        .readdata_a(readdata_a),
        .send_buffer_address(send_buffer_address));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    delayed_read_a_i_1
       (.I0(S_AXI_0_WVALID),
        .I1(S_AXI_0_AWVALID),
        .I2(axi_awready_reg),
        .I3(axi_wready_reg),
        .I4(send_buffer_chipselect13_out),
        .O(delayed_read_a_i_1_n_0));
  FDRE delayed_read_a_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(delayed_read_a_i_1_n_0),
        .Q(delayed_read_a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory_dual_port" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized1
   (RAM_reg,
    recv_buffer_readdata1,
    recv_buffer_chipselect1,
    RAM_reg_0,
    S_AXI_0_ACLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    \data_reg_reg[31] ,
    S_AXI_0_WDATA,
    WEA,
    axi_awready_reg,
    S_AXI_0_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    S_AXI_0_ARADDR,
    axi_wready_reg,
    axi_awready_reg_0,
    S_AXI_0_AWVALID,
    S_AXI_0_WVALID,
    S_AXI_0_WSTRB,
    S_AXI_0_AWADDR);
  output [5:0]RAM_reg;
  output [31:0]recv_buffer_readdata1;
  output recv_buffer_chipselect1;
  output RAM_reg_0;
  input S_AXI_0_ACLK;
  input [9:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]S_AXI_0_WDATA;
  input [0:0]WEA;
  input axi_awready_reg;
  input S_AXI_0_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input [7:0]S_AXI_0_ARADDR;
  input axi_wready_reg;
  input axi_awready_reg_0;
  input S_AXI_0_AWVALID;
  input S_AXI_0_WVALID;
  input [3:0]S_AXI_0_WSTRB;
  input [7:0]S_AXI_0_AWADDR;

  wire [9:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [5:0]RAM_reg;
  wire RAM_reg_0;
  wire S_AXI_0_ACLK;
  wire [7:0]S_AXI_0_ARADDR;
  wire S_AXI_0_ARVALID;
  wire [7:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire [0:0]WEA;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [31:0]\data_reg_reg[31] ;
  wire delayed_read_a;
  wire delayed_read_a_i_1__3_n_0;
  wire recv_buffer_chipselect1;
  wire [31:0]recv_buffer_readdata1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized1 \RAM[0].U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .RAM_reg_0(RAM_reg),
        .RAM_reg_1(RAM_reg_0),
        .S_AXI_0_ACLK(S_AXI_0_ACLK),
        .S_AXI_0_ARADDR(S_AXI_0_ARADDR),
        .S_AXI_0_ARVALID(S_AXI_0_ARVALID),
        .S_AXI_0_AWADDR(S_AXI_0_AWADDR),
        .S_AXI_0_AWVALID(S_AXI_0_AWVALID),
        .S_AXI_0_WDATA(S_AXI_0_WDATA),
        .S_AXI_0_WSTRB(S_AXI_0_WSTRB),
        .S_AXI_0_WVALID(S_AXI_0_WVALID),
        .WEA(WEA),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(axi_awready_reg_0),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .dap_recv_buffer_select_reg(recv_buffer_chipselect1),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .delayed_read_a(delayed_read_a),
        .recv_buffer_readdata1(recv_buffer_readdata1));
  LUT5 #(
    .INIT(32'h00800000)) 
    delayed_read_a_i_1__3
       (.I0(axi_awready_reg),
        .I1(S_AXI_0_ARVALID),
        .I2(axi_arready_reg),
        .I3(axi_rvalid_reg),
        .I4(S_AXI_0_ARADDR[7]),
        .O(delayed_read_a_i_1__3_n_0));
  FDRE delayed_read_a_reg
       (.C(S_AXI_0_ACLK),
        .CE(1'b1),
        .D(delayed_read_a_i_1__3_n_0),
        .Q(delayed_read_a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory_dual_port" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized10
   (RAM_reg,
    recv_buffer_readdata1,
    recv_buffer_chipselect1,
    RAM_reg_0,
    S_AXI_3_ACLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    \data_reg_reg[31] ,
    S_AXI_3_WDATA,
    WEA,
    axi_awready_reg,
    S_AXI_3_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    S_AXI_3_ARADDR,
    axi_wready_reg,
    axi_awready_reg_0,
    S_AXI_3_AWVALID,
    S_AXI_3_WVALID,
    S_AXI_3_WSTRB,
    S_AXI_3_AWADDR);
  output [3:0]RAM_reg;
  output [31:0]recv_buffer_readdata1;
  output recv_buffer_chipselect1;
  output RAM_reg_0;
  input S_AXI_3_ACLK;
  input [9:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]S_AXI_3_WDATA;
  input [0:0]WEA;
  input axi_awready_reg;
  input S_AXI_3_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input [5:0]S_AXI_3_ARADDR;
  input axi_wready_reg;
  input axi_awready_reg_0;
  input S_AXI_3_AWVALID;
  input S_AXI_3_WVALID;
  input [3:0]S_AXI_3_WSTRB;
  input [5:0]S_AXI_3_AWADDR;

  wire [9:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [3:0]RAM_reg;
  wire RAM_reg_0;
  wire S_AXI_3_ACLK;
  wire [5:0]S_AXI_3_ARADDR;
  wire S_AXI_3_ARVALID;
  wire [5:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;
  wire [0:0]WEA;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [31:0]\data_reg_reg[31] ;
  wire delayed_read_a;
  wire delayed_read_a_i_1__6_n_0;
  wire recv_buffer_chipselect1;
  wire [31:0]recv_buffer_readdata1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized7 \RAM[0].U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .RAM_reg_0(RAM_reg),
        .RAM_reg_1(RAM_reg_0),
        .S_AXI_3_ACLK(S_AXI_3_ACLK),
        .S_AXI_3_ARADDR(S_AXI_3_ARADDR),
        .S_AXI_3_ARVALID(S_AXI_3_ARVALID),
        .S_AXI_3_AWADDR(S_AXI_3_AWADDR),
        .S_AXI_3_AWVALID(S_AXI_3_AWVALID),
        .S_AXI_3_WDATA(S_AXI_3_WDATA),
        .S_AXI_3_WSTRB(S_AXI_3_WSTRB),
        .S_AXI_3_WVALID(S_AXI_3_WVALID),
        .WEA(WEA),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(axi_awready_reg_0),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .dap_recv_buffer_select_reg(recv_buffer_chipselect1),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .delayed_read_a(delayed_read_a),
        .recv_buffer_readdata1(recv_buffer_readdata1));
  LUT5 #(
    .INIT(32'h00800000)) 
    delayed_read_a_i_1__6
       (.I0(axi_awready_reg),
        .I1(S_AXI_3_ARVALID),
        .I2(axi_arready_reg),
        .I3(axi_rvalid_reg),
        .I4(S_AXI_3_ARADDR[5]),
        .O(delayed_read_a_i_1__6_n_0));
  FDRE delayed_read_a_reg
       (.C(S_AXI_3_ACLK),
        .CE(1'b1),
        .D(delayed_read_a_i_1__6_n_0),
        .Q(delayed_read_a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory_dual_port" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized4
   (RAM_reg,
    recv_buffer_readdata1,
    recv_buffer_chipselect1,
    RAM_reg_0,
    S_AXI_2_ACLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    \data_reg_reg[31] ,
    S_AXI_2_WDATA,
    WEA,
    axi_awready_reg,
    S_AXI_2_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    S_AXI_2_ARADDR,
    axi_wready_reg,
    axi_awready_reg_0,
    S_AXI_2_AWVALID,
    S_AXI_2_WVALID,
    S_AXI_2_WSTRB,
    S_AXI_2_AWADDR);
  output [5:0]RAM_reg;
  output [31:0]recv_buffer_readdata1;
  output recv_buffer_chipselect1;
  output RAM_reg_0;
  input S_AXI_2_ACLK;
  input [9:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]S_AXI_2_WDATA;
  input [0:0]WEA;
  input axi_awready_reg;
  input S_AXI_2_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input [7:0]S_AXI_2_ARADDR;
  input axi_wready_reg;
  input axi_awready_reg_0;
  input S_AXI_2_AWVALID;
  input S_AXI_2_WVALID;
  input [3:0]S_AXI_2_WSTRB;
  input [7:0]S_AXI_2_AWADDR;

  wire [9:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [5:0]RAM_reg;
  wire RAM_reg_0;
  wire S_AXI_2_ACLK;
  wire [7:0]S_AXI_2_ARADDR;
  wire S_AXI_2_ARVALID;
  wire [7:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire [0:0]WEA;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [31:0]\data_reg_reg[31] ;
  wire delayed_read_a;
  wire delayed_read_a_i_1__4_n_0;
  wire recv_buffer_chipselect1;
  wire [31:0]recv_buffer_readdata1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized3 \RAM[0].U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .RAM_reg_0(RAM_reg),
        .RAM_reg_1(RAM_reg_0),
        .S_AXI_2_ACLK(S_AXI_2_ACLK),
        .S_AXI_2_ARADDR(S_AXI_2_ARADDR),
        .S_AXI_2_ARVALID(S_AXI_2_ARVALID),
        .S_AXI_2_AWADDR(S_AXI_2_AWADDR),
        .S_AXI_2_AWVALID(S_AXI_2_AWVALID),
        .S_AXI_2_WDATA(S_AXI_2_WDATA),
        .S_AXI_2_WSTRB(S_AXI_2_WSTRB),
        .S_AXI_2_WVALID(S_AXI_2_WVALID),
        .WEA(WEA),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(axi_awready_reg_0),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .dap_recv_buffer_select_reg(recv_buffer_chipselect1),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .delayed_read_a(delayed_read_a),
        .recv_buffer_readdata1(recv_buffer_readdata1));
  LUT5 #(
    .INIT(32'h00800000)) 
    delayed_read_a_i_1__4
       (.I0(axi_awready_reg),
        .I1(S_AXI_2_ARVALID),
        .I2(axi_arready_reg),
        .I3(axi_rvalid_reg),
        .I4(S_AXI_2_ARADDR[7]),
        .O(delayed_read_a_i_1__4_n_0));
  FDRE delayed_read_a_reg
       (.C(S_AXI_2_ACLK),
        .CE(1'b1),
        .D(delayed_read_a_i_1__4_n_0),
        .Q(delayed_read_a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory_dual_port" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized7
   (RAM_reg,
    recv_buffer_readdata1,
    recv_buffer_chipselect1,
    RAM_reg_0,
    S_AXI_1_ACLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    \data_reg_reg[31] ,
    S_AXI_1_WDATA,
    WEA,
    axi_awready_reg,
    S_AXI_1_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    S_AXI_1_ARADDR,
    axi_wready_reg,
    axi_awready_reg_0,
    S_AXI_1_AWVALID,
    S_AXI_1_WVALID,
    S_AXI_1_WSTRB,
    S_AXI_1_AWADDR);
  output [5:0]RAM_reg;
  output [31:0]recv_buffer_readdata1;
  output recv_buffer_chipselect1;
  output RAM_reg_0;
  input S_AXI_1_ACLK;
  input [9:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]S_AXI_1_WDATA;
  input [0:0]WEA;
  input axi_awready_reg;
  input S_AXI_1_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input [7:0]S_AXI_1_ARADDR;
  input axi_wready_reg;
  input axi_awready_reg_0;
  input S_AXI_1_AWVALID;
  input S_AXI_1_WVALID;
  input [3:0]S_AXI_1_WSTRB;
  input [7:0]S_AXI_1_AWADDR;

  wire [9:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [5:0]RAM_reg;
  wire RAM_reg_0;
  wire S_AXI_1_ACLK;
  wire [7:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARVALID;
  wire [7:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire [0:0]WEA;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [31:0]\data_reg_reg[31] ;
  wire delayed_read_a;
  wire delayed_read_a_i_1__5_n_0;
  wire recv_buffer_chipselect1;
  wire [31:0]recv_buffer_readdata1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized5 \RAM[0].U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .RAM_reg_0(RAM_reg),
        .RAM_reg_1(RAM_reg_0),
        .S_AXI_1_ACLK(S_AXI_1_ACLK),
        .S_AXI_1_ARADDR(S_AXI_1_ARADDR),
        .S_AXI_1_ARVALID(S_AXI_1_ARVALID),
        .S_AXI_1_AWADDR(S_AXI_1_AWADDR),
        .S_AXI_1_AWVALID(S_AXI_1_AWVALID),
        .S_AXI_1_WDATA(S_AXI_1_WDATA),
        .S_AXI_1_WSTRB(S_AXI_1_WSTRB),
        .S_AXI_1_WVALID(S_AXI_1_WVALID),
        .WEA(WEA),
        .axi_arready_reg(axi_arready_reg),
        .axi_awready_reg(axi_awready_reg_0),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .axi_wready_reg(axi_wready_reg),
        .dap_recv_buffer_select_reg(recv_buffer_chipselect1),
        .\data_reg_reg[31] (\data_reg_reg[31] ),
        .delayed_read_a(delayed_read_a),
        .recv_buffer_readdata1(recv_buffer_readdata1));
  LUT5 #(
    .INIT(32'h00800000)) 
    delayed_read_a_i_1__5
       (.I0(axi_awready_reg),
        .I1(S_AXI_1_ARVALID),
        .I2(axi_arready_reg),
        .I3(axi_rvalid_reg),
        .I4(S_AXI_1_ARADDR[7]),
        .O(delayed_read_a_i_1__5_n_0));
  FDRE delayed_read_a_reg
       (.C(S_AXI_1_ACLK),
        .CE(1'b1),
        .D(delayed_read_a_i_1__5_n_0),
        .Q(delayed_read_a),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b
   (DOADO,
    readdata_a,
    dap_send_buffer_select_reg,
    S_AXI_3_ACLK,
    send_buffer_address,
    ADDRBWRADDR,
    S_AXI_3_WDATA,
    delayed_read_a,
    axi_wready_reg,
    axi_awready_reg,
    S_AXI_3_AWVALID,
    S_AXI_3_WVALID,
    S_AXI_3_WSTRB,
    axi_arready_reg,
    S_AXI_3_AWADDR,
    S_AXI_3_ARADDR,
    axi_awready_reg_0);
  output [31:0]DOADO;
  output [31:0]readdata_a;
  output dap_send_buffer_select_reg;
  input S_AXI_3_ACLK;
  input [8:0]send_buffer_address;
  input [8:0]ADDRBWRADDR;
  input [31:0]S_AXI_3_WDATA;
  input delayed_read_a;
  input axi_wready_reg;
  input axi_awready_reg;
  input S_AXI_3_AWVALID;
  input S_AXI_3_WVALID;
  input [3:0]S_AXI_3_WSTRB;
  input axi_arready_reg;
  input [1:0]S_AXI_3_AWADDR;
  input [1:0]S_AXI_3_ARADDR;
  input axi_awready_reg_0;

  wire [8:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire S_AXI_3_ACLK;
  wire [1:0]S_AXI_3_ARADDR;
  wire [1:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire dap_send_buffer_select_reg;
  wire delayed_read_a;
  wire [31:0]internal_readdata_a;
  wire [31:0]readdata_a;
  wire [8:0]send_buffer_address;
  wire [3:0]wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "UX[1].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,1'b1,send_buffer_address,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(S_AXI_3_ACLK),
        .CLKBWRCLK(S_AXI_3_ACLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(S_AXI_3_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(internal_readdata_a),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_10__2
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_WSTRB[3]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_11__2
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_WSTRB[2]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_12__2
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_WSTRB[1]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_13__2
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_WSTRB[0]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[0]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[0]_INST_0_i_1 
       (.I0(internal_readdata_a[0]),
        .I1(delayed_read_a),
        .O(readdata_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[10]_INST_0_i_1 
       (.I0(internal_readdata_a[10]),
        .I1(delayed_read_a),
        .O(readdata_a[10]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[11]_INST_0_i_1 
       (.I0(internal_readdata_a[11]),
        .I1(delayed_read_a),
        .O(readdata_a[11]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[12]_INST_0_i_1 
       (.I0(internal_readdata_a[12]),
        .I1(delayed_read_a),
        .O(readdata_a[12]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[13]_INST_0_i_1 
       (.I0(internal_readdata_a[13]),
        .I1(delayed_read_a),
        .O(readdata_a[13]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[14]_INST_0_i_1 
       (.I0(internal_readdata_a[14]),
        .I1(delayed_read_a),
        .O(readdata_a[14]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[15]_INST_0_i_1 
       (.I0(internal_readdata_a[15]),
        .I1(delayed_read_a),
        .O(readdata_a[15]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[16]_INST_0_i_1 
       (.I0(internal_readdata_a[16]),
        .I1(delayed_read_a),
        .O(readdata_a[16]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[17]_INST_0_i_1 
       (.I0(internal_readdata_a[17]),
        .I1(delayed_read_a),
        .O(readdata_a[17]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[18]_INST_0_i_1 
       (.I0(internal_readdata_a[18]),
        .I1(delayed_read_a),
        .O(readdata_a[18]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[19]_INST_0_i_1 
       (.I0(internal_readdata_a[19]),
        .I1(delayed_read_a),
        .O(readdata_a[19]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[1]_INST_0_i_1 
       (.I0(internal_readdata_a[1]),
        .I1(delayed_read_a),
        .O(readdata_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[20]_INST_0_i_1 
       (.I0(internal_readdata_a[20]),
        .I1(delayed_read_a),
        .O(readdata_a[20]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[21]_INST_0_i_1 
       (.I0(internal_readdata_a[21]),
        .I1(delayed_read_a),
        .O(readdata_a[21]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[22]_INST_0_i_1 
       (.I0(internal_readdata_a[22]),
        .I1(delayed_read_a),
        .O(readdata_a[22]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[23]_INST_0_i_1 
       (.I0(internal_readdata_a[23]),
        .I1(delayed_read_a),
        .O(readdata_a[23]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[24]_INST_0_i_1 
       (.I0(internal_readdata_a[24]),
        .I1(delayed_read_a),
        .O(readdata_a[24]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[25]_INST_0_i_1 
       (.I0(internal_readdata_a[25]),
        .I1(delayed_read_a),
        .O(readdata_a[25]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[26]_INST_0_i_1 
       (.I0(internal_readdata_a[26]),
        .I1(delayed_read_a),
        .O(readdata_a[26]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[27]_INST_0_i_1 
       (.I0(internal_readdata_a[27]),
        .I1(delayed_read_a),
        .O(readdata_a[27]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[28]_INST_0_i_1 
       (.I0(internal_readdata_a[28]),
        .I1(delayed_read_a),
        .O(readdata_a[28]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[29]_INST_0_i_1 
       (.I0(internal_readdata_a[29]),
        .I1(delayed_read_a),
        .O(readdata_a[29]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[2]_INST_0_i_1 
       (.I0(internal_readdata_a[2]),
        .I1(delayed_read_a),
        .O(readdata_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[30]_INST_0_i_1 
       (.I0(internal_readdata_a[30]),
        .I1(delayed_read_a),
        .O(readdata_a[30]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[31]_INST_0_i_1 
       (.I0(internal_readdata_a[31]),
        .I1(delayed_read_a),
        .O(readdata_a[31]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[3]_INST_0_i_1 
       (.I0(internal_readdata_a[3]),
        .I1(delayed_read_a),
        .O(readdata_a[3]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[4]_INST_0_i_1 
       (.I0(internal_readdata_a[4]),
        .I1(delayed_read_a),
        .O(readdata_a[4]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[5]_INST_0_i_1 
       (.I0(internal_readdata_a[5]),
        .I1(delayed_read_a),
        .O(readdata_a[5]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[6]_INST_0_i_1 
       (.I0(internal_readdata_a[6]),
        .I1(delayed_read_a),
        .O(readdata_a[6]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[7]_INST_0_i_1 
       (.I0(internal_readdata_a[7]),
        .I1(delayed_read_a),
        .O(readdata_a[7]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[8]_INST_0_i_1 
       (.I0(internal_readdata_a[8]),
        .I1(delayed_read_a),
        .O(readdata_a[8]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[9]_INST_0_i_1 
       (.I0(internal_readdata_a[9]),
        .I1(delayed_read_a),
        .O(readdata_a[9]));
  LUT6 #(
    .INIT(64'h0A330A0000330000)) 
    dap_send_buffer_select_i_1__2
       (.I0(axi_arready_reg),
        .I1(S_AXI_3_AWADDR[1]),
        .I2(S_AXI_3_ARADDR[1]),
        .I3(axi_awready_reg_0),
        .I4(S_AXI_3_AWADDR[0]),
        .I5(S_AXI_3_ARADDR[0]),
        .O(dap_send_buffer_select_reg));
endmodule

(* ORIG_REF_NAME = "rams_32b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_1
   (DOADO,
    readdata_a,
    dap_send_buffer_select_reg,
    S_AXI_1_ACLK,
    send_buffer_address,
    ADDRBWRADDR,
    S_AXI_1_WDATA,
    delayed_read_a,
    axi_wready_reg,
    axi_awready_reg,
    S_AXI_1_AWVALID,
    S_AXI_1_WVALID,
    S_AXI_1_WSTRB,
    axi_arready_reg,
    S_AXI_1_AWADDR,
    S_AXI_1_ARADDR,
    axi_awready_reg_0);
  output [31:0]DOADO;
  output [31:0]readdata_a;
  output dap_send_buffer_select_reg;
  input S_AXI_1_ACLK;
  input [8:0]send_buffer_address;
  input [8:0]ADDRBWRADDR;
  input [31:0]S_AXI_1_WDATA;
  input delayed_read_a;
  input axi_wready_reg;
  input axi_awready_reg;
  input S_AXI_1_AWVALID;
  input S_AXI_1_WVALID;
  input [3:0]S_AXI_1_WSTRB;
  input axi_arready_reg;
  input [1:0]S_AXI_1_AWADDR;
  input [1:0]S_AXI_1_ARADDR;
  input axi_awready_reg_0;

  wire [8:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire S_AXI_1_ACLK;
  wire [1:0]S_AXI_1_ARADDR;
  wire [1:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire dap_send_buffer_select_reg;
  wire delayed_read_a;
  wire [31:0]internal_readdata_a;
  wire [31:0]readdata_a;
  wire [8:0]send_buffer_address;
  wire [3:0]wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "UX[1].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,1'b1,send_buffer_address,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(S_AXI_1_ACLK),
        .CLKBWRCLK(S_AXI_1_ACLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(S_AXI_1_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(internal_readdata_a),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_10__1
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_WSTRB[3]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_11__1
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_WSTRB[2]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_12__1
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_WSTRB[1]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_13__1
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_WSTRB[0]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[0]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[0]_INST_0_i_1 
       (.I0(internal_readdata_a[0]),
        .I1(delayed_read_a),
        .O(readdata_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[10]_INST_0_i_1 
       (.I0(internal_readdata_a[10]),
        .I1(delayed_read_a),
        .O(readdata_a[10]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[11]_INST_0_i_1 
       (.I0(internal_readdata_a[11]),
        .I1(delayed_read_a),
        .O(readdata_a[11]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[12]_INST_0_i_1 
       (.I0(internal_readdata_a[12]),
        .I1(delayed_read_a),
        .O(readdata_a[12]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[13]_INST_0_i_1 
       (.I0(internal_readdata_a[13]),
        .I1(delayed_read_a),
        .O(readdata_a[13]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[14]_INST_0_i_1 
       (.I0(internal_readdata_a[14]),
        .I1(delayed_read_a),
        .O(readdata_a[14]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[15]_INST_0_i_1 
       (.I0(internal_readdata_a[15]),
        .I1(delayed_read_a),
        .O(readdata_a[15]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[16]_INST_0_i_1 
       (.I0(internal_readdata_a[16]),
        .I1(delayed_read_a),
        .O(readdata_a[16]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[17]_INST_0_i_1 
       (.I0(internal_readdata_a[17]),
        .I1(delayed_read_a),
        .O(readdata_a[17]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[18]_INST_0_i_1 
       (.I0(internal_readdata_a[18]),
        .I1(delayed_read_a),
        .O(readdata_a[18]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[19]_INST_0_i_1 
       (.I0(internal_readdata_a[19]),
        .I1(delayed_read_a),
        .O(readdata_a[19]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[1]_INST_0_i_1 
       (.I0(internal_readdata_a[1]),
        .I1(delayed_read_a),
        .O(readdata_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[20]_INST_0_i_1 
       (.I0(internal_readdata_a[20]),
        .I1(delayed_read_a),
        .O(readdata_a[20]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[21]_INST_0_i_1 
       (.I0(internal_readdata_a[21]),
        .I1(delayed_read_a),
        .O(readdata_a[21]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[22]_INST_0_i_1 
       (.I0(internal_readdata_a[22]),
        .I1(delayed_read_a),
        .O(readdata_a[22]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[23]_INST_0_i_1 
       (.I0(internal_readdata_a[23]),
        .I1(delayed_read_a),
        .O(readdata_a[23]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[24]_INST_0_i_1 
       (.I0(internal_readdata_a[24]),
        .I1(delayed_read_a),
        .O(readdata_a[24]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[25]_INST_0_i_1 
       (.I0(internal_readdata_a[25]),
        .I1(delayed_read_a),
        .O(readdata_a[25]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[26]_INST_0_i_1 
       (.I0(internal_readdata_a[26]),
        .I1(delayed_read_a),
        .O(readdata_a[26]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[27]_INST_0_i_1 
       (.I0(internal_readdata_a[27]),
        .I1(delayed_read_a),
        .O(readdata_a[27]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[28]_INST_0_i_1 
       (.I0(internal_readdata_a[28]),
        .I1(delayed_read_a),
        .O(readdata_a[28]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[29]_INST_0_i_1 
       (.I0(internal_readdata_a[29]),
        .I1(delayed_read_a),
        .O(readdata_a[29]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[2]_INST_0_i_1 
       (.I0(internal_readdata_a[2]),
        .I1(delayed_read_a),
        .O(readdata_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[30]_INST_0_i_1 
       (.I0(internal_readdata_a[30]),
        .I1(delayed_read_a),
        .O(readdata_a[30]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[31]_INST_0_i_1 
       (.I0(internal_readdata_a[31]),
        .I1(delayed_read_a),
        .O(readdata_a[31]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[3]_INST_0_i_1 
       (.I0(internal_readdata_a[3]),
        .I1(delayed_read_a),
        .O(readdata_a[3]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[4]_INST_0_i_1 
       (.I0(internal_readdata_a[4]),
        .I1(delayed_read_a),
        .O(readdata_a[4]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[5]_INST_0_i_1 
       (.I0(internal_readdata_a[5]),
        .I1(delayed_read_a),
        .O(readdata_a[5]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[6]_INST_0_i_1 
       (.I0(internal_readdata_a[6]),
        .I1(delayed_read_a),
        .O(readdata_a[6]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[7]_INST_0_i_1 
       (.I0(internal_readdata_a[7]),
        .I1(delayed_read_a),
        .O(readdata_a[7]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[8]_INST_0_i_1 
       (.I0(internal_readdata_a[8]),
        .I1(delayed_read_a),
        .O(readdata_a[8]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[9]_INST_0_i_1 
       (.I0(internal_readdata_a[9]),
        .I1(delayed_read_a),
        .O(readdata_a[9]));
  LUT6 #(
    .INIT(64'h0A330A0000330000)) 
    dap_send_buffer_select_i_1__1
       (.I0(axi_arready_reg),
        .I1(S_AXI_1_AWADDR[1]),
        .I2(S_AXI_1_ARADDR[1]),
        .I3(axi_awready_reg_0),
        .I4(S_AXI_1_AWADDR[0]),
        .I5(S_AXI_1_ARADDR[0]),
        .O(dap_send_buffer_select_reg));
endmodule

(* ORIG_REF_NAME = "rams_32b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_3
   (DOADO,
    readdata_a,
    dap_send_buffer_select_reg,
    S_AXI_2_ACLK,
    send_buffer_address,
    ADDRBWRADDR,
    S_AXI_2_WDATA,
    delayed_read_a,
    axi_wready_reg,
    axi_awready_reg,
    S_AXI_2_AWVALID,
    S_AXI_2_WVALID,
    S_AXI_2_WSTRB,
    axi_arready_reg,
    S_AXI_2_AWADDR,
    S_AXI_2_ARADDR,
    axi_awready_reg_0);
  output [31:0]DOADO;
  output [31:0]readdata_a;
  output dap_send_buffer_select_reg;
  input S_AXI_2_ACLK;
  input [8:0]send_buffer_address;
  input [8:0]ADDRBWRADDR;
  input [31:0]S_AXI_2_WDATA;
  input delayed_read_a;
  input axi_wready_reg;
  input axi_awready_reg;
  input S_AXI_2_AWVALID;
  input S_AXI_2_WVALID;
  input [3:0]S_AXI_2_WSTRB;
  input axi_arready_reg;
  input [1:0]S_AXI_2_AWADDR;
  input [1:0]S_AXI_2_ARADDR;
  input axi_awready_reg_0;

  wire [8:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire S_AXI_2_ACLK;
  wire [1:0]S_AXI_2_ARADDR;
  wire [1:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire dap_send_buffer_select_reg;
  wire delayed_read_a;
  wire [31:0]internal_readdata_a;
  wire [31:0]readdata_a;
  wire [8:0]send_buffer_address;
  wire [3:0]wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "UX[0].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,1'b1,send_buffer_address,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(S_AXI_2_ACLK),
        .CLKBWRCLK(S_AXI_2_ACLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(S_AXI_2_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(internal_readdata_a),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_10__0
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_WSTRB[3]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_11__0
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_WSTRB[2]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_12__0
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_WSTRB[1]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_13__0
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_WSTRB[0]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[0]_INST_0_i_1 
       (.I0(internal_readdata_a[0]),
        .I1(delayed_read_a),
        .O(readdata_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[10]_INST_0_i_1 
       (.I0(internal_readdata_a[10]),
        .I1(delayed_read_a),
        .O(readdata_a[10]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[11]_INST_0_i_1 
       (.I0(internal_readdata_a[11]),
        .I1(delayed_read_a),
        .O(readdata_a[11]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[12]_INST_0_i_1 
       (.I0(internal_readdata_a[12]),
        .I1(delayed_read_a),
        .O(readdata_a[12]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[13]_INST_0_i_1 
       (.I0(internal_readdata_a[13]),
        .I1(delayed_read_a),
        .O(readdata_a[13]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[14]_INST_0_i_1 
       (.I0(internal_readdata_a[14]),
        .I1(delayed_read_a),
        .O(readdata_a[14]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[15]_INST_0_i_1 
       (.I0(internal_readdata_a[15]),
        .I1(delayed_read_a),
        .O(readdata_a[15]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[16]_INST_0_i_1 
       (.I0(internal_readdata_a[16]),
        .I1(delayed_read_a),
        .O(readdata_a[16]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[17]_INST_0_i_1 
       (.I0(internal_readdata_a[17]),
        .I1(delayed_read_a),
        .O(readdata_a[17]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[18]_INST_0_i_1 
       (.I0(internal_readdata_a[18]),
        .I1(delayed_read_a),
        .O(readdata_a[18]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[19]_INST_0_i_1 
       (.I0(internal_readdata_a[19]),
        .I1(delayed_read_a),
        .O(readdata_a[19]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[1]_INST_0_i_1 
       (.I0(internal_readdata_a[1]),
        .I1(delayed_read_a),
        .O(readdata_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[20]_INST_0_i_1 
       (.I0(internal_readdata_a[20]),
        .I1(delayed_read_a),
        .O(readdata_a[20]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[21]_INST_0_i_1 
       (.I0(internal_readdata_a[21]),
        .I1(delayed_read_a),
        .O(readdata_a[21]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[22]_INST_0_i_1 
       (.I0(internal_readdata_a[22]),
        .I1(delayed_read_a),
        .O(readdata_a[22]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[23]_INST_0_i_1 
       (.I0(internal_readdata_a[23]),
        .I1(delayed_read_a),
        .O(readdata_a[23]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[24]_INST_0_i_1 
       (.I0(internal_readdata_a[24]),
        .I1(delayed_read_a),
        .O(readdata_a[24]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[25]_INST_0_i_1 
       (.I0(internal_readdata_a[25]),
        .I1(delayed_read_a),
        .O(readdata_a[25]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[26]_INST_0_i_1 
       (.I0(internal_readdata_a[26]),
        .I1(delayed_read_a),
        .O(readdata_a[26]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[27]_INST_0_i_1 
       (.I0(internal_readdata_a[27]),
        .I1(delayed_read_a),
        .O(readdata_a[27]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[28]_INST_0_i_1 
       (.I0(internal_readdata_a[28]),
        .I1(delayed_read_a),
        .O(readdata_a[28]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[29]_INST_0_i_1 
       (.I0(internal_readdata_a[29]),
        .I1(delayed_read_a),
        .O(readdata_a[29]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[2]_INST_0_i_1 
       (.I0(internal_readdata_a[2]),
        .I1(delayed_read_a),
        .O(readdata_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[30]_INST_0_i_1 
       (.I0(internal_readdata_a[30]),
        .I1(delayed_read_a),
        .O(readdata_a[30]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[31]_INST_0_i_1 
       (.I0(internal_readdata_a[31]),
        .I1(delayed_read_a),
        .O(readdata_a[31]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[3]_INST_0_i_1 
       (.I0(internal_readdata_a[3]),
        .I1(delayed_read_a),
        .O(readdata_a[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[4]_INST_0_i_1 
       (.I0(internal_readdata_a[4]),
        .I1(delayed_read_a),
        .O(readdata_a[4]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[5]_INST_0_i_1 
       (.I0(internal_readdata_a[5]),
        .I1(delayed_read_a),
        .O(readdata_a[5]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[6]_INST_0_i_1 
       (.I0(internal_readdata_a[6]),
        .I1(delayed_read_a),
        .O(readdata_a[6]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[7]_INST_0_i_1 
       (.I0(internal_readdata_a[7]),
        .I1(delayed_read_a),
        .O(readdata_a[7]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[8]_INST_0_i_1 
       (.I0(internal_readdata_a[8]),
        .I1(delayed_read_a),
        .O(readdata_a[8]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[9]_INST_0_i_1 
       (.I0(internal_readdata_a[9]),
        .I1(delayed_read_a),
        .O(readdata_a[9]));
  LUT6 #(
    .INIT(64'h0A330A0000330000)) 
    dap_send_buffer_select_i_1__0
       (.I0(axi_arready_reg),
        .I1(S_AXI_2_AWADDR[1]),
        .I2(S_AXI_2_ARADDR[1]),
        .I3(axi_awready_reg_0),
        .I4(S_AXI_2_AWADDR[0]),
        .I5(S_AXI_2_ARADDR[0]),
        .O(dap_send_buffer_select_reg));
endmodule

(* ORIG_REF_NAME = "rams_32b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_5
   (DOADO,
    readdata_a,
    dap_send_buffer_select_reg,
    S_AXI_0_ACLK,
    send_buffer_address,
    ADDRBWRADDR,
    S_AXI_0_WDATA,
    delayed_read_a,
    axi_wready_reg,
    axi_awready_reg,
    S_AXI_0_AWVALID,
    S_AXI_0_WVALID,
    S_AXI_0_WSTRB,
    axi_arready_reg,
    S_AXI_0_AWADDR,
    S_AXI_0_ARADDR,
    axi_awready_reg_0);
  output [31:0]DOADO;
  output [31:0]readdata_a;
  output dap_send_buffer_select_reg;
  input S_AXI_0_ACLK;
  input [8:0]send_buffer_address;
  input [8:0]ADDRBWRADDR;
  input [31:0]S_AXI_0_WDATA;
  input delayed_read_a;
  input axi_wready_reg;
  input axi_awready_reg;
  input S_AXI_0_AWVALID;
  input S_AXI_0_WVALID;
  input [3:0]S_AXI_0_WSTRB;
  input axi_arready_reg;
  input [1:0]S_AXI_0_AWADDR;
  input [1:0]S_AXI_0_ARADDR;
  input axi_awready_reg_0;

  wire [8:0]ADDRBWRADDR;
  wire [31:0]DOADO;
  wire S_AXI_0_ACLK;
  wire [1:0]S_AXI_0_ARADDR;
  wire [1:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_wready_reg;
  wire dap_send_buffer_select_reg;
  wire delayed_read_a;
  wire [31:0]internal_readdata_a;
  wire [31:0]readdata_a;
  wire [8:0]send_buffer_address;
  wire [3:0]wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "UX[0].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,1'b1,send_buffer_address,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(S_AXI_0_ACLK),
        .CLKBWRCLK(S_AXI_0_ACLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(S_AXI_0_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(internal_readdata_a),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_10
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_WSTRB[3]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_11
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_WSTRB[2]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_12
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_WSTRB[1]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_13
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_WSTRB[0]),
        .I5(dap_send_buffer_select_reg),
        .O(wea[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[0]_INST_0_i_1 
       (.I0(internal_readdata_a[0]),
        .I1(delayed_read_a),
        .O(readdata_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[10]_INST_0_i_1 
       (.I0(internal_readdata_a[10]),
        .I1(delayed_read_a),
        .O(readdata_a[10]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[11]_INST_0_i_1 
       (.I0(internal_readdata_a[11]),
        .I1(delayed_read_a),
        .O(readdata_a[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[12]_INST_0_i_1 
       (.I0(internal_readdata_a[12]),
        .I1(delayed_read_a),
        .O(readdata_a[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[13]_INST_0_i_1 
       (.I0(internal_readdata_a[13]),
        .I1(delayed_read_a),
        .O(readdata_a[13]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[14]_INST_0_i_1 
       (.I0(internal_readdata_a[14]),
        .I1(delayed_read_a),
        .O(readdata_a[14]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[15]_INST_0_i_1 
       (.I0(internal_readdata_a[15]),
        .I1(delayed_read_a),
        .O(readdata_a[15]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[16]_INST_0_i_1 
       (.I0(internal_readdata_a[16]),
        .I1(delayed_read_a),
        .O(readdata_a[16]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[17]_INST_0_i_1 
       (.I0(internal_readdata_a[17]),
        .I1(delayed_read_a),
        .O(readdata_a[17]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[18]_INST_0_i_1 
       (.I0(internal_readdata_a[18]),
        .I1(delayed_read_a),
        .O(readdata_a[18]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[19]_INST_0_i_1 
       (.I0(internal_readdata_a[19]),
        .I1(delayed_read_a),
        .O(readdata_a[19]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[1]_INST_0_i_1 
       (.I0(internal_readdata_a[1]),
        .I1(delayed_read_a),
        .O(readdata_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[20]_INST_0_i_1 
       (.I0(internal_readdata_a[20]),
        .I1(delayed_read_a),
        .O(readdata_a[20]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[21]_INST_0_i_1 
       (.I0(internal_readdata_a[21]),
        .I1(delayed_read_a),
        .O(readdata_a[21]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[22]_INST_0_i_1 
       (.I0(internal_readdata_a[22]),
        .I1(delayed_read_a),
        .O(readdata_a[22]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[23]_INST_0_i_1 
       (.I0(internal_readdata_a[23]),
        .I1(delayed_read_a),
        .O(readdata_a[23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[24]_INST_0_i_1 
       (.I0(internal_readdata_a[24]),
        .I1(delayed_read_a),
        .O(readdata_a[24]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[25]_INST_0_i_1 
       (.I0(internal_readdata_a[25]),
        .I1(delayed_read_a),
        .O(readdata_a[25]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[26]_INST_0_i_1 
       (.I0(internal_readdata_a[26]),
        .I1(delayed_read_a),
        .O(readdata_a[26]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[27]_INST_0_i_1 
       (.I0(internal_readdata_a[27]),
        .I1(delayed_read_a),
        .O(readdata_a[27]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[28]_INST_0_i_1 
       (.I0(internal_readdata_a[28]),
        .I1(delayed_read_a),
        .O(readdata_a[28]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[29]_INST_0_i_1 
       (.I0(internal_readdata_a[29]),
        .I1(delayed_read_a),
        .O(readdata_a[29]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[2]_INST_0_i_1 
       (.I0(internal_readdata_a[2]),
        .I1(delayed_read_a),
        .O(readdata_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[30]_INST_0_i_1 
       (.I0(internal_readdata_a[30]),
        .I1(delayed_read_a),
        .O(readdata_a[30]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[31]_INST_0_i_1 
       (.I0(internal_readdata_a[31]),
        .I1(delayed_read_a),
        .O(readdata_a[31]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[3]_INST_0_i_1 
       (.I0(internal_readdata_a[3]),
        .I1(delayed_read_a),
        .O(readdata_a[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[4]_INST_0_i_1 
       (.I0(internal_readdata_a[4]),
        .I1(delayed_read_a),
        .O(readdata_a[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[5]_INST_0_i_1 
       (.I0(internal_readdata_a[5]),
        .I1(delayed_read_a),
        .O(readdata_a[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[6]_INST_0_i_1 
       (.I0(internal_readdata_a[6]),
        .I1(delayed_read_a),
        .O(readdata_a[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[7]_INST_0_i_1 
       (.I0(internal_readdata_a[7]),
        .I1(delayed_read_a),
        .O(readdata_a[7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[8]_INST_0_i_1 
       (.I0(internal_readdata_a[8]),
        .I1(delayed_read_a),
        .O(readdata_a[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[9]_INST_0_i_1 
       (.I0(internal_readdata_a[9]),
        .I1(delayed_read_a),
        .O(readdata_a[9]));
  LUT6 #(
    .INIT(64'h0A330A0000330000)) 
    dap_send_buffer_select_i_1
       (.I0(axi_arready_reg),
        .I1(S_AXI_0_AWADDR[1]),
        .I2(S_AXI_0_ARADDR[1]),
        .I3(axi_awready_reg_0),
        .I4(S_AXI_0_AWADDR[0]),
        .I5(S_AXI_0_ARADDR[0]),
        .O(dap_send_buffer_select_reg));
endmodule

(* ORIG_REF_NAME = "rams_32b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized1
   (RAM_reg_0,
    recv_buffer_readdata1,
    dap_recv_buffer_select_reg,
    RAM_reg_1,
    S_AXI_0_ACLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    \data_reg_reg[31] ,
    S_AXI_0_WDATA,
    WEA,
    delayed_read_a,
    axi_wready_reg,
    axi_awready_reg,
    S_AXI_0_AWVALID,
    S_AXI_0_WVALID,
    S_AXI_0_WSTRB,
    S_AXI_0_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    axi_awready_reg_0,
    S_AXI_0_ARADDR,
    S_AXI_0_AWADDR);
  output [5:0]RAM_reg_0;
  output [31:0]recv_buffer_readdata1;
  output dap_recv_buffer_select_reg;
  output RAM_reg_1;
  input S_AXI_0_ACLK;
  input [9:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]S_AXI_0_WDATA;
  input [0:0]WEA;
  input delayed_read_a;
  input axi_wready_reg;
  input axi_awready_reg;
  input S_AXI_0_AWVALID;
  input S_AXI_0_WVALID;
  input [3:0]S_AXI_0_WSTRB;
  input S_AXI_0_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input axi_awready_reg_0;
  input [7:0]S_AXI_0_ARADDR;
  input [7:0]S_AXI_0_AWADDR;

  wire [9:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [5:0]RAM_reg_0;
  wire RAM_reg_1;
  wire RAM_reg_n_21;
  wire RAM_reg_n_22;
  wire RAM_reg_n_23;
  wire RAM_reg_n_24;
  wire RAM_reg_n_25;
  wire RAM_reg_n_26;
  wire RAM_reg_n_27;
  wire RAM_reg_n_28;
  wire RAM_reg_n_29;
  wire RAM_reg_n_30;
  wire RAM_reg_n_31;
  wire RAM_reg_n_32;
  wire RAM_reg_n_33;
  wire RAM_reg_n_34;
  wire RAM_reg_n_35;
  wire RAM_reg_n_36;
  wire RAM_reg_n_37;
  wire RAM_reg_n_38;
  wire RAM_reg_n_39;
  wire RAM_reg_n_40;
  wire RAM_reg_n_41;
  wire RAM_reg_n_42;
  wire RAM_reg_n_43;
  wire RAM_reg_n_44;
  wire RAM_reg_n_45;
  wire RAM_reg_n_46;
  wire RAM_reg_n_47;
  wire RAM_reg_n_48;
  wire RAM_reg_n_49;
  wire RAM_reg_n_50;
  wire RAM_reg_n_51;
  wire RAM_reg_n_52;
  wire S_AXI_0_ACLK;
  wire [7:0]S_AXI_0_ARADDR;
  wire S_AXI_0_ARVALID;
  wire [7:0]S_AXI_0_AWADDR;
  wire S_AXI_0_AWVALID;
  wire [31:0]S_AXI_0_WDATA;
  wire [3:0]S_AXI_0_WSTRB;
  wire S_AXI_0_WVALID;
  wire [0:0]WEA;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire dap_recv_buffer_select_reg;
  wire [31:0]\data_reg_reg[31] ;
  wire delayed_read_a;
  wire [31:0]internal_readdata_a;
  wire [31:0]recv_buffer_readdata1;
  wire [3:0]wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR[3],RAM_reg_0[5:4],ADDRBWRADDR[2:1],RAM_reg_0[3:0],ADDRBWRADDR[0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(S_AXI_0_ACLK),
        .CLKBWRCLK(S_AXI_0_ACLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI(\data_reg_reg[31] ),
        .DIBDI(S_AXI_0_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({RAM_reg_n_21,RAM_reg_n_22,RAM_reg_n_23,RAM_reg_n_24,RAM_reg_n_25,RAM_reg_n_26,RAM_reg_n_27,RAM_reg_n_28,RAM_reg_n_29,RAM_reg_n_30,RAM_reg_n_31,RAM_reg_n_32,RAM_reg_n_33,RAM_reg_n_34,RAM_reg_n_35,RAM_reg_n_36,RAM_reg_n_37,RAM_reg_n_38,RAM_reg_n_39,RAM_reg_n_40,RAM_reg_n_41,RAM_reg_n_42,RAM_reg_n_43,RAM_reg_n_44,RAM_reg_n_45,RAM_reg_n_46,RAM_reg_n_47,RAM_reg_n_48,RAM_reg_n_49,RAM_reg_n_50,RAM_reg_n_51,RAM_reg_n_52}),
        .DOBDO(internal_readdata_a),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_1__0
       (.I0(S_AXI_0_AWADDR[5]),
        .I1(S_AXI_0_ARADDR[5]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_2
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_WSTRB[3]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_2__0
       (.I0(S_AXI_0_AWADDR[4]),
        .I1(S_AXI_0_ARADDR[4]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_3
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_WSTRB[2]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_4
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_WSTRB[1]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_5
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_0_AWVALID),
        .I3(S_AXI_0_WVALID),
        .I4(S_AXI_0_WSTRB[0]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[0]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_5__0
       (.I0(S_AXI_0_AWADDR[3]),
        .I1(S_AXI_0_ARADDR[3]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[3]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_6
       (.I0(S_AXI_0_AWADDR[2]),
        .I1(S_AXI_0_ARADDR[2]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[2]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_6__0
       (.I0(S_AXI_0_AWADDR[6]),
        .I1(S_AXI_0_ARADDR[6]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_1));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_7
       (.I0(S_AXI_0_AWADDR[1]),
        .I1(S_AXI_0_ARADDR[1]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[1]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_8
       (.I0(S_AXI_0_AWADDR[0]),
        .I1(S_AXI_0_ARADDR[0]),
        .I2(S_AXI_0_WVALID),
        .I3(S_AXI_0_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[0]_INST_0_i_2 
       (.I0(internal_readdata_a[0]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[10]_INST_0_i_2 
       (.I0(internal_readdata_a[10]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[10]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[11]_INST_0_i_2 
       (.I0(internal_readdata_a[11]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[11]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[12]_INST_0_i_2 
       (.I0(internal_readdata_a[12]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[12]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[13]_INST_0_i_2 
       (.I0(internal_readdata_a[13]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[14]_INST_0_i_2 
       (.I0(internal_readdata_a[14]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[15]_INST_0_i_2 
       (.I0(internal_readdata_a[15]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[16]_INST_0_i_2 
       (.I0(internal_readdata_a[16]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[16]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[17]_INST_0_i_2 
       (.I0(internal_readdata_a[17]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[17]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[18]_INST_0_i_2 
       (.I0(internal_readdata_a[18]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[18]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[19]_INST_0_i_2 
       (.I0(internal_readdata_a[19]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[19]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[1]_INST_0_i_2 
       (.I0(internal_readdata_a[1]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[20]_INST_0_i_2 
       (.I0(internal_readdata_a[20]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[20]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[21]_INST_0_i_2 
       (.I0(internal_readdata_a[21]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[21]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[22]_INST_0_i_2 
       (.I0(internal_readdata_a[22]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[23]_INST_0_i_2 
       (.I0(internal_readdata_a[23]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[23]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[24]_INST_0_i_2 
       (.I0(internal_readdata_a[24]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[24]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[25]_INST_0_i_2 
       (.I0(internal_readdata_a[25]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[25]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[26]_INST_0_i_2 
       (.I0(internal_readdata_a[26]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[26]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[27]_INST_0_i_2 
       (.I0(internal_readdata_a[27]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[27]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[28]_INST_0_i_2 
       (.I0(internal_readdata_a[28]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[28]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[29]_INST_0_i_2 
       (.I0(internal_readdata_a[29]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[29]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[2]_INST_0_i_2 
       (.I0(internal_readdata_a[2]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[30]_INST_0_i_2 
       (.I0(internal_readdata_a[30]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[30]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[31]_INST_0_i_2 
       (.I0(internal_readdata_a[31]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[31]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[3]_INST_0_i_2 
       (.I0(internal_readdata_a[3]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[4]_INST_0_i_2 
       (.I0(internal_readdata_a[4]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[4]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[5]_INST_0_i_2 
       (.I0(internal_readdata_a[5]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[6]_INST_0_i_2 
       (.I0(internal_readdata_a[6]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[7]_INST_0_i_2 
       (.I0(internal_readdata_a[7]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[8]_INST_0_i_2 
       (.I0(internal_readdata_a[8]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[8]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_0_RDATA[9]_INST_0_i_2 
       (.I0(internal_readdata_a[9]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[9]));
  LUT6 #(
    .INIT(64'h08FF00FF08000000)) 
    dap_recv_buffer_select_i_1
       (.I0(S_AXI_0_ARVALID),
        .I1(axi_arready_reg),
        .I2(axi_rvalid_reg),
        .I3(axi_awready_reg_0),
        .I4(S_AXI_0_ARADDR[7]),
        .I5(S_AXI_0_AWADDR[7]),
        .O(dap_recv_buffer_select_reg));
endmodule

(* ORIG_REF_NAME = "rams_32b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized3
   (RAM_reg_0,
    recv_buffer_readdata1,
    dap_recv_buffer_select_reg,
    RAM_reg_1,
    S_AXI_2_ACLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    \data_reg_reg[31] ,
    S_AXI_2_WDATA,
    WEA,
    delayed_read_a,
    axi_wready_reg,
    axi_awready_reg,
    S_AXI_2_AWVALID,
    S_AXI_2_WVALID,
    S_AXI_2_WSTRB,
    S_AXI_2_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    axi_awready_reg_0,
    S_AXI_2_ARADDR,
    S_AXI_2_AWADDR);
  output [5:0]RAM_reg_0;
  output [31:0]recv_buffer_readdata1;
  output dap_recv_buffer_select_reg;
  output RAM_reg_1;
  input S_AXI_2_ACLK;
  input [9:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]S_AXI_2_WDATA;
  input [0:0]WEA;
  input delayed_read_a;
  input axi_wready_reg;
  input axi_awready_reg;
  input S_AXI_2_AWVALID;
  input S_AXI_2_WVALID;
  input [3:0]S_AXI_2_WSTRB;
  input S_AXI_2_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input axi_awready_reg_0;
  input [7:0]S_AXI_2_ARADDR;
  input [7:0]S_AXI_2_AWADDR;

  wire [9:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [5:0]RAM_reg_0;
  wire RAM_reg_1;
  wire RAM_reg_n_21;
  wire RAM_reg_n_22;
  wire RAM_reg_n_23;
  wire RAM_reg_n_24;
  wire RAM_reg_n_25;
  wire RAM_reg_n_26;
  wire RAM_reg_n_27;
  wire RAM_reg_n_28;
  wire RAM_reg_n_29;
  wire RAM_reg_n_30;
  wire RAM_reg_n_31;
  wire RAM_reg_n_32;
  wire RAM_reg_n_33;
  wire RAM_reg_n_34;
  wire RAM_reg_n_35;
  wire RAM_reg_n_36;
  wire RAM_reg_n_37;
  wire RAM_reg_n_38;
  wire RAM_reg_n_39;
  wire RAM_reg_n_40;
  wire RAM_reg_n_41;
  wire RAM_reg_n_42;
  wire RAM_reg_n_43;
  wire RAM_reg_n_44;
  wire RAM_reg_n_45;
  wire RAM_reg_n_46;
  wire RAM_reg_n_47;
  wire RAM_reg_n_48;
  wire RAM_reg_n_49;
  wire RAM_reg_n_50;
  wire RAM_reg_n_51;
  wire RAM_reg_n_52;
  wire S_AXI_2_ACLK;
  wire [7:0]S_AXI_2_ARADDR;
  wire S_AXI_2_ARVALID;
  wire [7:0]S_AXI_2_AWADDR;
  wire S_AXI_2_AWVALID;
  wire [31:0]S_AXI_2_WDATA;
  wire [3:0]S_AXI_2_WSTRB;
  wire S_AXI_2_WVALID;
  wire [0:0]WEA;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire dap_recv_buffer_select_reg;
  wire [31:0]\data_reg_reg[31] ;
  wire delayed_read_a;
  wire [31:0]internal_readdata_a;
  wire [31:0]recv_buffer_readdata1;
  wire [3:0]wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "UX[0].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR[3],RAM_reg_0[5:4],ADDRBWRADDR[2:1],RAM_reg_0[3:0],ADDRBWRADDR[0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(S_AXI_2_ACLK),
        .CLKBWRCLK(S_AXI_2_ACLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI(\data_reg_reg[31] ),
        .DIBDI(S_AXI_2_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({RAM_reg_n_21,RAM_reg_n_22,RAM_reg_n_23,RAM_reg_n_24,RAM_reg_n_25,RAM_reg_n_26,RAM_reg_n_27,RAM_reg_n_28,RAM_reg_n_29,RAM_reg_n_30,RAM_reg_n_31,RAM_reg_n_32,RAM_reg_n_33,RAM_reg_n_34,RAM_reg_n_35,RAM_reg_n_36,RAM_reg_n_37,RAM_reg_n_38,RAM_reg_n_39,RAM_reg_n_40,RAM_reg_n_41,RAM_reg_n_42,RAM_reg_n_43,RAM_reg_n_44,RAM_reg_n_45,RAM_reg_n_46,RAM_reg_n_47,RAM_reg_n_48,RAM_reg_n_49,RAM_reg_n_50,RAM_reg_n_51,RAM_reg_n_52}),
        .DOBDO(internal_readdata_a),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_1__2
       (.I0(S_AXI_2_AWADDR[5]),
        .I1(S_AXI_2_ARADDR[5]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_2__1
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_WSTRB[3]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_2__2
       (.I0(S_AXI_2_AWADDR[4]),
        .I1(S_AXI_2_ARADDR[4]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_3__1
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_WSTRB[2]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_4__1
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_WSTRB[1]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_5__1
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_2_AWVALID),
        .I3(S_AXI_2_WVALID),
        .I4(S_AXI_2_WSTRB[0]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[0]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_5__2
       (.I0(S_AXI_2_AWADDR[3]),
        .I1(S_AXI_2_ARADDR[3]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[3]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_6__1
       (.I0(S_AXI_2_AWADDR[2]),
        .I1(S_AXI_2_ARADDR[2]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[2]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_6__2
       (.I0(S_AXI_2_AWADDR[6]),
        .I1(S_AXI_2_ARADDR[6]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_1));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_7__0
       (.I0(S_AXI_2_AWADDR[1]),
        .I1(S_AXI_2_ARADDR[1]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[1]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_8__0
       (.I0(S_AXI_2_AWADDR[0]),
        .I1(S_AXI_2_ARADDR[0]),
        .I2(S_AXI_2_WVALID),
        .I3(S_AXI_2_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[0]_INST_0_i_2 
       (.I0(internal_readdata_a[0]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[10]_INST_0_i_2 
       (.I0(internal_readdata_a[10]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[10]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[11]_INST_0_i_2 
       (.I0(internal_readdata_a[11]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[11]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[12]_INST_0_i_2 
       (.I0(internal_readdata_a[12]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[12]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[13]_INST_0_i_2 
       (.I0(internal_readdata_a[13]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[13]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[14]_INST_0_i_2 
       (.I0(internal_readdata_a[14]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[14]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[15]_INST_0_i_2 
       (.I0(internal_readdata_a[15]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[15]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[16]_INST_0_i_2 
       (.I0(internal_readdata_a[16]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[16]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[17]_INST_0_i_2 
       (.I0(internal_readdata_a[17]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[17]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[18]_INST_0_i_2 
       (.I0(internal_readdata_a[18]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[18]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[19]_INST_0_i_2 
       (.I0(internal_readdata_a[19]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[19]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[1]_INST_0_i_2 
       (.I0(internal_readdata_a[1]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[20]_INST_0_i_2 
       (.I0(internal_readdata_a[20]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[20]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[21]_INST_0_i_2 
       (.I0(internal_readdata_a[21]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[21]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[22]_INST_0_i_2 
       (.I0(internal_readdata_a[22]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[22]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[23]_INST_0_i_2 
       (.I0(internal_readdata_a[23]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[23]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[24]_INST_0_i_2 
       (.I0(internal_readdata_a[24]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[24]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[25]_INST_0_i_2 
       (.I0(internal_readdata_a[25]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[25]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[26]_INST_0_i_2 
       (.I0(internal_readdata_a[26]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[26]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[27]_INST_0_i_2 
       (.I0(internal_readdata_a[27]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[27]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[28]_INST_0_i_2 
       (.I0(internal_readdata_a[28]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[28]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[29]_INST_0_i_2 
       (.I0(internal_readdata_a[29]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[29]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[2]_INST_0_i_2 
       (.I0(internal_readdata_a[2]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[30]_INST_0_i_2 
       (.I0(internal_readdata_a[30]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[30]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[31]_INST_0_i_2 
       (.I0(internal_readdata_a[31]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[31]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[3]_INST_0_i_2 
       (.I0(internal_readdata_a[3]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[4]_INST_0_i_2 
       (.I0(internal_readdata_a[4]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[5]_INST_0_i_2 
       (.I0(internal_readdata_a[5]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[5]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[6]_INST_0_i_2 
       (.I0(internal_readdata_a[6]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[6]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[7]_INST_0_i_2 
       (.I0(internal_readdata_a[7]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[7]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[8]_INST_0_i_2 
       (.I0(internal_readdata_a[8]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[8]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_2_RDATA[9]_INST_0_i_2 
       (.I0(internal_readdata_a[9]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[9]));
  LUT6 #(
    .INIT(64'h08FF00FF08000000)) 
    dap_recv_buffer_select_i_1__0
       (.I0(S_AXI_2_ARVALID),
        .I1(axi_arready_reg),
        .I2(axi_rvalid_reg),
        .I3(axi_awready_reg_0),
        .I4(S_AXI_2_ARADDR[7]),
        .I5(S_AXI_2_AWADDR[7]),
        .O(dap_recv_buffer_select_reg));
endmodule

(* ORIG_REF_NAME = "rams_32b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized5
   (RAM_reg_0,
    recv_buffer_readdata1,
    dap_recv_buffer_select_reg,
    RAM_reg_1,
    S_AXI_1_ACLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    \data_reg_reg[31] ,
    S_AXI_1_WDATA,
    WEA,
    delayed_read_a,
    axi_wready_reg,
    axi_awready_reg,
    S_AXI_1_AWVALID,
    S_AXI_1_WVALID,
    S_AXI_1_WSTRB,
    S_AXI_1_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    axi_awready_reg_0,
    S_AXI_1_ARADDR,
    S_AXI_1_AWADDR);
  output [5:0]RAM_reg_0;
  output [31:0]recv_buffer_readdata1;
  output dap_recv_buffer_select_reg;
  output RAM_reg_1;
  input S_AXI_1_ACLK;
  input [9:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]S_AXI_1_WDATA;
  input [0:0]WEA;
  input delayed_read_a;
  input axi_wready_reg;
  input axi_awready_reg;
  input S_AXI_1_AWVALID;
  input S_AXI_1_WVALID;
  input [3:0]S_AXI_1_WSTRB;
  input S_AXI_1_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input axi_awready_reg_0;
  input [7:0]S_AXI_1_ARADDR;
  input [7:0]S_AXI_1_AWADDR;

  wire [9:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [5:0]RAM_reg_0;
  wire RAM_reg_1;
  wire RAM_reg_n_21;
  wire RAM_reg_n_22;
  wire RAM_reg_n_23;
  wire RAM_reg_n_24;
  wire RAM_reg_n_25;
  wire RAM_reg_n_26;
  wire RAM_reg_n_27;
  wire RAM_reg_n_28;
  wire RAM_reg_n_29;
  wire RAM_reg_n_30;
  wire RAM_reg_n_31;
  wire RAM_reg_n_32;
  wire RAM_reg_n_33;
  wire RAM_reg_n_34;
  wire RAM_reg_n_35;
  wire RAM_reg_n_36;
  wire RAM_reg_n_37;
  wire RAM_reg_n_38;
  wire RAM_reg_n_39;
  wire RAM_reg_n_40;
  wire RAM_reg_n_41;
  wire RAM_reg_n_42;
  wire RAM_reg_n_43;
  wire RAM_reg_n_44;
  wire RAM_reg_n_45;
  wire RAM_reg_n_46;
  wire RAM_reg_n_47;
  wire RAM_reg_n_48;
  wire RAM_reg_n_49;
  wire RAM_reg_n_50;
  wire RAM_reg_n_51;
  wire RAM_reg_n_52;
  wire S_AXI_1_ACLK;
  wire [7:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARVALID;
  wire [7:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire [0:0]WEA;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire dap_recv_buffer_select_reg;
  wire [31:0]\data_reg_reg[31] ;
  wire delayed_read_a;
  wire [31:0]internal_readdata_a;
  wire [31:0]recv_buffer_readdata1;
  wire [3:0]wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "UX[1].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR[3],RAM_reg_0[5:4],ADDRBWRADDR[2:1],RAM_reg_0[3:0],ADDRBWRADDR[0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(S_AXI_1_ACLK),
        .CLKBWRCLK(S_AXI_1_ACLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI(\data_reg_reg[31] ),
        .DIBDI(S_AXI_1_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({RAM_reg_n_21,RAM_reg_n_22,RAM_reg_n_23,RAM_reg_n_24,RAM_reg_n_25,RAM_reg_n_26,RAM_reg_n_27,RAM_reg_n_28,RAM_reg_n_29,RAM_reg_n_30,RAM_reg_n_31,RAM_reg_n_32,RAM_reg_n_33,RAM_reg_n_34,RAM_reg_n_35,RAM_reg_n_36,RAM_reg_n_37,RAM_reg_n_38,RAM_reg_n_39,RAM_reg_n_40,RAM_reg_n_41,RAM_reg_n_42,RAM_reg_n_43,RAM_reg_n_44,RAM_reg_n_45,RAM_reg_n_46,RAM_reg_n_47,RAM_reg_n_48,RAM_reg_n_49,RAM_reg_n_50,RAM_reg_n_51,RAM_reg_n_52}),
        .DOBDO(internal_readdata_a),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_1__4
       (.I0(S_AXI_1_AWADDR[5]),
        .I1(S_AXI_1_ARADDR[5]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_2__3
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_WSTRB[3]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_2__4
       (.I0(S_AXI_1_AWADDR[4]),
        .I1(S_AXI_1_ARADDR[4]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_3__3
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_WSTRB[2]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_4__3
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_WSTRB[1]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_5__3
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_1_AWVALID),
        .I3(S_AXI_1_WVALID),
        .I4(S_AXI_1_WSTRB[0]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[0]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_5__4
       (.I0(S_AXI_1_AWADDR[3]),
        .I1(S_AXI_1_ARADDR[3]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[3]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_6__3
       (.I0(S_AXI_1_AWADDR[2]),
        .I1(S_AXI_1_ARADDR[2]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[2]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_6__4
       (.I0(S_AXI_1_AWADDR[6]),
        .I1(S_AXI_1_ARADDR[6]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_1));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_7__1
       (.I0(S_AXI_1_AWADDR[1]),
        .I1(S_AXI_1_ARADDR[1]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[1]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_8__1
       (.I0(S_AXI_1_AWADDR[0]),
        .I1(S_AXI_1_ARADDR[0]),
        .I2(S_AXI_1_WVALID),
        .I3(S_AXI_1_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[0]_INST_0_i_2 
       (.I0(internal_readdata_a[0]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[10]_INST_0_i_2 
       (.I0(internal_readdata_a[10]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[10]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[11]_INST_0_i_2 
       (.I0(internal_readdata_a[11]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[11]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[12]_INST_0_i_2 
       (.I0(internal_readdata_a[12]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[12]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[13]_INST_0_i_2 
       (.I0(internal_readdata_a[13]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[13]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[14]_INST_0_i_2 
       (.I0(internal_readdata_a[14]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[14]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[15]_INST_0_i_2 
       (.I0(internal_readdata_a[15]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[15]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[16]_INST_0_i_2 
       (.I0(internal_readdata_a[16]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[16]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[17]_INST_0_i_2 
       (.I0(internal_readdata_a[17]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[17]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[18]_INST_0_i_2 
       (.I0(internal_readdata_a[18]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[18]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[19]_INST_0_i_2 
       (.I0(internal_readdata_a[19]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[19]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[1]_INST_0_i_2 
       (.I0(internal_readdata_a[1]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[1]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[20]_INST_0_i_2 
       (.I0(internal_readdata_a[20]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[20]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[21]_INST_0_i_2 
       (.I0(internal_readdata_a[21]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[21]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[22]_INST_0_i_2 
       (.I0(internal_readdata_a[22]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[22]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[23]_INST_0_i_2 
       (.I0(internal_readdata_a[23]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[23]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[24]_INST_0_i_2 
       (.I0(internal_readdata_a[24]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[24]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[25]_INST_0_i_2 
       (.I0(internal_readdata_a[25]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[25]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[26]_INST_0_i_2 
       (.I0(internal_readdata_a[26]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[26]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[27]_INST_0_i_2 
       (.I0(internal_readdata_a[27]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[27]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[28]_INST_0_i_2 
       (.I0(internal_readdata_a[28]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[28]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[29]_INST_0_i_2 
       (.I0(internal_readdata_a[29]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[29]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[2]_INST_0_i_2 
       (.I0(internal_readdata_a[2]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[30]_INST_0_i_2 
       (.I0(internal_readdata_a[30]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[30]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[31]_INST_0_i_2 
       (.I0(internal_readdata_a[31]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[31]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[3]_INST_0_i_2 
       (.I0(internal_readdata_a[3]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[4]_INST_0_i_2 
       (.I0(internal_readdata_a[4]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[5]_INST_0_i_2 
       (.I0(internal_readdata_a[5]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[5]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[6]_INST_0_i_2 
       (.I0(internal_readdata_a[6]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[6]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[7]_INST_0_i_2 
       (.I0(internal_readdata_a[7]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[7]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[8]_INST_0_i_2 
       (.I0(internal_readdata_a[8]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[8]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_1_RDATA[9]_INST_0_i_2 
       (.I0(internal_readdata_a[9]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[9]));
  LUT6 #(
    .INIT(64'h08FF00FF08000000)) 
    dap_recv_buffer_select_i_1__1
       (.I0(S_AXI_1_ARVALID),
        .I1(axi_arready_reg),
        .I2(axi_rvalid_reg),
        .I3(axi_awready_reg_0),
        .I4(S_AXI_1_ARADDR[7]),
        .I5(S_AXI_1_AWADDR[7]),
        .O(dap_recv_buffer_select_reg));
endmodule

(* ORIG_REF_NAME = "rams_32b" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized7
   (RAM_reg_0,
    recv_buffer_readdata1,
    dap_recv_buffer_select_reg,
    RAM_reg_1,
    S_AXI_3_ACLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    \data_reg_reg[31] ,
    S_AXI_3_WDATA,
    WEA,
    delayed_read_a,
    axi_wready_reg,
    axi_awready_reg,
    S_AXI_3_AWVALID,
    S_AXI_3_WVALID,
    S_AXI_3_WSTRB,
    S_AXI_3_ARVALID,
    axi_arready_reg,
    axi_rvalid_reg,
    axi_awready_reg_0,
    S_AXI_3_ARADDR,
    S_AXI_3_AWADDR);
  output [3:0]RAM_reg_0;
  output [31:0]recv_buffer_readdata1;
  output dap_recv_buffer_select_reg;
  output RAM_reg_1;
  input S_AXI_3_ACLK;
  input [9:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]\data_reg_reg[31] ;
  input [31:0]S_AXI_3_WDATA;
  input [0:0]WEA;
  input delayed_read_a;
  input axi_wready_reg;
  input axi_awready_reg;
  input S_AXI_3_AWVALID;
  input S_AXI_3_WVALID;
  input [3:0]S_AXI_3_WSTRB;
  input S_AXI_3_ARVALID;
  input axi_arready_reg;
  input axi_rvalid_reg;
  input axi_awready_reg_0;
  input [5:0]S_AXI_3_ARADDR;
  input [5:0]S_AXI_3_AWADDR;

  wire [9:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [3:0]RAM_reg_0;
  wire RAM_reg_1;
  wire RAM_reg_n_21;
  wire RAM_reg_n_22;
  wire RAM_reg_n_23;
  wire RAM_reg_n_24;
  wire RAM_reg_n_25;
  wire RAM_reg_n_26;
  wire RAM_reg_n_27;
  wire RAM_reg_n_28;
  wire RAM_reg_n_29;
  wire RAM_reg_n_30;
  wire RAM_reg_n_31;
  wire RAM_reg_n_32;
  wire RAM_reg_n_33;
  wire RAM_reg_n_34;
  wire RAM_reg_n_35;
  wire RAM_reg_n_36;
  wire RAM_reg_n_37;
  wire RAM_reg_n_38;
  wire RAM_reg_n_39;
  wire RAM_reg_n_40;
  wire RAM_reg_n_41;
  wire RAM_reg_n_42;
  wire RAM_reg_n_43;
  wire RAM_reg_n_44;
  wire RAM_reg_n_45;
  wire RAM_reg_n_46;
  wire RAM_reg_n_47;
  wire RAM_reg_n_48;
  wire RAM_reg_n_49;
  wire RAM_reg_n_50;
  wire RAM_reg_n_51;
  wire RAM_reg_n_52;
  wire S_AXI_3_ACLK;
  wire [5:0]S_AXI_3_ARADDR;
  wire S_AXI_3_ARVALID;
  wire [5:0]S_AXI_3_AWADDR;
  wire S_AXI_3_AWVALID;
  wire [31:0]S_AXI_3_WDATA;
  wire [3:0]S_AXI_3_WSTRB;
  wire S_AXI_3_WVALID;
  wire [0:0]WEA;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_awready_reg_0;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire dap_recv_buffer_select_reg;
  wire [31:0]\data_reg_reg[31] ;
  wire delayed_read_a;
  wire [31:0]internal_readdata_a;
  wire [31:0]recv_buffer_readdata1;
  wire [3:0]wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "UX[1].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR[5],RAM_reg_0[3:2],ADDRBWRADDR[4:3],RAM_reg_0[1],ADDRBWRADDR[2:1],RAM_reg_0[0],ADDRBWRADDR[0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(S_AXI_3_ACLK),
        .CLKBWRCLK(S_AXI_3_ACLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI(\data_reg_reg[31] ),
        .DIBDI(S_AXI_3_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({RAM_reg_n_21,RAM_reg_n_22,RAM_reg_n_23,RAM_reg_n_24,RAM_reg_n_25,RAM_reg_n_26,RAM_reg_n_27,RAM_reg_n_28,RAM_reg_n_29,RAM_reg_n_30,RAM_reg_n_31,RAM_reg_n_32,RAM_reg_n_33,RAM_reg_n_34,RAM_reg_n_35,RAM_reg_n_36,RAM_reg_n_37,RAM_reg_n_38,RAM_reg_n_39,RAM_reg_n_40,RAM_reg_n_41,RAM_reg_n_42,RAM_reg_n_43,RAM_reg_n_44,RAM_reg_n_45,RAM_reg_n_46,RAM_reg_n_47,RAM_reg_n_48,RAM_reg_n_49,RAM_reg_n_50,RAM_reg_n_51,RAM_reg_n_52}),
        .DOBDO(internal_readdata_a),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_1__6
       (.I0(S_AXI_3_AWADDR[3]),
        .I1(S_AXI_3_ARADDR[3]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_2__5
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_WSTRB[3]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_2__6
       (.I0(S_AXI_3_AWADDR[2]),
        .I1(S_AXI_3_ARADDR[2]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_3__5
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_WSTRB[2]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_4__5
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_WSTRB[1]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RAM_reg_i_5__5
       (.I0(axi_wready_reg),
        .I1(axi_awready_reg),
        .I2(S_AXI_3_AWVALID),
        .I3(S_AXI_3_WVALID),
        .I4(S_AXI_3_WSTRB[0]),
        .I5(dap_recv_buffer_select_reg),
        .O(wea[0]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_5__6
       (.I0(S_AXI_3_AWADDR[1]),
        .I1(S_AXI_3_ARADDR[1]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[1]));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_6__6
       (.I0(S_AXI_3_AWADDR[4]),
        .I1(S_AXI_3_ARADDR[4]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_1));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    RAM_reg_i_8__2
       (.I0(S_AXI_3_AWADDR[0]),
        .I1(S_AXI_3_ARADDR[0]),
        .I2(S_AXI_3_WVALID),
        .I3(S_AXI_3_AWVALID),
        .I4(axi_awready_reg),
        .I5(axi_wready_reg),
        .O(RAM_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[0]_INST_0_i_2 
       (.I0(internal_readdata_a[0]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[0]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[10]_INST_0_i_2 
       (.I0(internal_readdata_a[10]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[10]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[11]_INST_0_i_2 
       (.I0(internal_readdata_a[11]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[11]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[12]_INST_0_i_2 
       (.I0(internal_readdata_a[12]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[12]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[13]_INST_0_i_2 
       (.I0(internal_readdata_a[13]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[13]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[14]_INST_0_i_2 
       (.I0(internal_readdata_a[14]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[14]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[15]_INST_0_i_2 
       (.I0(internal_readdata_a[15]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[15]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[16]_INST_0_i_2 
       (.I0(internal_readdata_a[16]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[16]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[17]_INST_0_i_2 
       (.I0(internal_readdata_a[17]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[17]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[18]_INST_0_i_2 
       (.I0(internal_readdata_a[18]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[18]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[19]_INST_0_i_2 
       (.I0(internal_readdata_a[19]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[19]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[1]_INST_0_i_2 
       (.I0(internal_readdata_a[1]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[1]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[20]_INST_0_i_2 
       (.I0(internal_readdata_a[20]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[20]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[21]_INST_0_i_2 
       (.I0(internal_readdata_a[21]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[21]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[22]_INST_0_i_2 
       (.I0(internal_readdata_a[22]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[22]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[23]_INST_0_i_2 
       (.I0(internal_readdata_a[23]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[23]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[24]_INST_0_i_2 
       (.I0(internal_readdata_a[24]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[24]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[25]_INST_0_i_2 
       (.I0(internal_readdata_a[25]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[25]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[26]_INST_0_i_2 
       (.I0(internal_readdata_a[26]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[26]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[27]_INST_0_i_2 
       (.I0(internal_readdata_a[27]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[27]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[28]_INST_0_i_2 
       (.I0(internal_readdata_a[28]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[28]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[29]_INST_0_i_2 
       (.I0(internal_readdata_a[29]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[29]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[2]_INST_0_i_2 
       (.I0(internal_readdata_a[2]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[2]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[30]_INST_0_i_2 
       (.I0(internal_readdata_a[30]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[30]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[31]_INST_0_i_2 
       (.I0(internal_readdata_a[31]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[31]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[3]_INST_0_i_2 
       (.I0(internal_readdata_a[3]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[3]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[4]_INST_0_i_2 
       (.I0(internal_readdata_a[4]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[4]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[5]_INST_0_i_2 
       (.I0(internal_readdata_a[5]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[5]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[6]_INST_0_i_2 
       (.I0(internal_readdata_a[6]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[6]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[7]_INST_0_i_2 
       (.I0(internal_readdata_a[7]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[7]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[8]_INST_0_i_2 
       (.I0(internal_readdata_a[8]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[8]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \S_AXI_3_RDATA[9]_INST_0_i_2 
       (.I0(internal_readdata_a[9]),
        .I1(delayed_read_a),
        .O(recv_buffer_readdata1[9]));
  LUT6 #(
    .INIT(64'h08FF00FF08000000)) 
    dap_recv_buffer_select_i_1__2
       (.I0(S_AXI_3_ARVALID),
        .I1(axi_arready_reg),
        .I2(axi_rvalid_reg),
        .I3(axi_awready_reg_0),
        .I4(S_AXI_3_ARADDR[5]),
        .I5(S_AXI_3_AWADDR[5]),
        .O(dap_recv_buffer_select_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
