{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-198,-72",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ROW_REQ_TX -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 5 -x 1550 -y 180 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 5 -x 1550 -y 200 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port qsfp1_tx -pg 1 -lvl 5 -x 1550 -y 780 -defaultsOSRD
preplace port qsfp1_rx -pg 1 -lvl 5 -x 1550 -y 840 -defaultsOSRD -right
preplace port DATA_STREAM_RX -pg 1 -lvl 5 -x 1550 -y 260 -defaultsOSRD
preplace port AXI_RESPONSE_TX -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port port-id_channel_up_0 -pg 1 -lvl 5 -x 1550 -y 140 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port port-id_data_stream_clk -pg 1 -lvl 5 -x 1550 -y 500 -defaultsOSRD
preplace port port-id_channel_up_1 -pg 1 -lvl 5 -x 1550 -y 760 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace portBus data_stream_resetn -pg 1 -lvl 5 -x 1550 -y 80 -defaultsOSRD
preplace inst aurora_core_0 -pg 1 -lvl 2 -x 550 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 22 23 27 25 26 21 28 29 31 33 32 30 34 40 35 36 38 37 39 41 42} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 240L -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 0R -pinDir GT_DIFF_REFCLK1 left -pinY GT_DIFF_REFCLK1 260L -pinDir CORE_STATUS right -pinY CORE_STATUS 60R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 80R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 280L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 120R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 140R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 100R -pinDir reset_pb left -pinY reset_pb 320L -pinDir pma_init left -pinY pma_init 340L -pinDir tx_out_clk right -pinY tx_out_clk 160R -pinDir init_clk left -pinY init_clk 300L -pinDir link_reset_out right -pinY link_reset_out 180R -pinDir user_clk_out right -pinY user_clk_out 300R -pinDir sync_clk_out right -pinY sync_clk_out 200R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 220R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 260R -pinDir sys_reset_out right -pinY sys_reset_out 240R -pinDir gt_reset_out right -pinY gt_reset_out 280R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 320R -pinBusDir gt_powergood right -pinBusY gt_powergood 340R
preplace inst reset_inverter_0 -pg 1 -lvl 3 -x 990 -y 300 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst aurora_core_1 -pg 1 -lvl 2 -x 550 -y 640 -swap {24 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 4 22 23 21 25 26 27 28 29 31 33 35 30 36 34 37 38 39 32 40 41 42} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX right -pinY USER_DATA_S_AXIS_TX 260R -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 0R -pinDir GT_DIFF_REFCLK1 left -pinY GT_DIFF_REFCLK1 0L -pinDir CORE_STATUS right -pinY CORE_STATUS 160R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 180R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 20L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 140R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 200R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 280R -pinDir reset_pb left -pinY reset_pb 60L -pinDir pma_init left -pinY pma_init 80L -pinDir tx_out_clk right -pinY tx_out_clk 340R -pinDir init_clk left -pinY init_clk 40L -pinDir link_reset_out right -pinY link_reset_out 360R -pinDir user_clk_out right -pinY user_clk_out 320R -pinDir sync_clk_out right -pinY sync_clk_out 380R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 400R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 420R -pinDir sys_reset_out right -pinY sys_reset_out 300R -pinDir gt_reset_out right -pinY gt_reset_out 440R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 460R -pinBusDir gt_powergood right -pinBusY gt_powergood 480R
preplace inst axis_rx_fifo_0 -pg 1 -lvl 3 -x 990 -y 60 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn right -pinY s_axis_aresetn 20R -pinDir s_axis_aclk left -pinY s_axis_aclk 20L
preplace inst axis_rx_fifo_1 -pg 1 -lvl 3 -x 990 -y 400 -swap {0 1 2 3 4 5 6 7 9 10 8} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 240L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 280L -pinDir s_axis_aclk left -pinY s_axis_aclk 300L -pinDir m_axis_aclk left -pinY m_axis_aclk 260L
preplace inst axis_combiner -pg 1 -lvl 4 -x 1340 -y 260 -swap {0 1 2 3 8 5 6 7 4 9 10 11 13 12} -defaultsOSRD -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir S00_AXIS left -pinY S00_AXIS 140L -pinDir S01_AXIS left -pinY S01_AXIS 0L -pinDir aclk left -pinY aclk 180L -pinDir aresetn left -pinY aresetn 160L
preplace inst reset_inverter_1 -pg 1 -lvl 2 -x 550 -y 520 -swap {1 0} -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 20R -pinBusDir Res right -pinBusY Res 0R
preplace inst axis_clock_converter -pg 1 -lvl 3 -x 990 -y 900 -swap {4 1 2 3 0 5 6 7 11 9 8 10} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 280L -pinDir M_AXIS left -pinY M_AXIS 0L -pinDir s_axis_aresetn left -pinY s_axis_aresetn 360L -pinDir m_axis_aresetn left -pinY m_axis_aresetn 320L -pinDir s_axis_aclk left -pinY s_axis_aclk 300L -pinDir m_axis_aclk left -pinY m_axis_aclk 340L
preplace inst reset_manager -pg 1 -lvl 1 -x 170 -y 560 -defaultsOSRD -pinDir clock left -pinY clock 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir reset_pb_out right -pinY reset_pb_out 0R -pinDir pma_init_out right -pinY pma_init_out 20R
preplace netloc aurora_core_1_channel_up 1 2 3 840J 760 NJ 760 NJ
preplace netloc aurora_core_1_sys_reset_out 1 2 1 760 540n
preplace netloc aurora_core_1_user_clk_out 1 2 1 820 700n
preplace netloc aurora_core_channel_up1 1 2 3 NJ 140 NJ 140 NJ
preplace netloc aurora_core_sys_reset_out 1 2 1 NJ 300
preplace netloc aurora_core_user_clk_out 1 2 3 840 240 1140 500 NJ
preplace netloc reset_inverter_1_Res 1 2 1 780J 520n
preplace netloc reset_inverter_Res 1 3 2 1180 80 NJ
preplace netloc reset_manager_0_pma_init_out 1 1 1 340 400n
preplace netloc reset_manager_0_reset_pb_out 1 1 1 320 380n
preplace netloc resetn_in_1 1 0 3 20 1260 NJ 1260 NJ
preplace netloc system_clock_IBUF_OUT 1 0 3 20 500 300 460 800J
preplace netloc Conn1 1 0 2 NJ 640 NJ
preplace netloc Conn2 1 2 3 NJ 780 NJ 780 NJ
preplace netloc Conn3 1 2 3 NJ 840 NJ 840 NJ
preplace netloc Conn4 1 0 3 NJ 1180 NJ 1180 NJ
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 320 NJ
preplace netloc GT_SERIAL_RX_0_1 1 2 3 NJ 200 NJ 200 NJ
preplace netloc aurora_core_0_USER_DATA_M_AXIS_RX 1 2 1 N 60
preplace netloc aurora_core_1_USER_DATA_M_AXIS_RX 1 2 1 N 640
preplace netloc aurora_core_GT_SERIAL_TX 1 2 3 NJ 180 NJ 180 NJ
preplace netloc axis_clock_converter_M_AXIS 1 2 1 N 900
preplace netloc axis_combiner_M_AXIS 1 4 1 N 260
preplace netloc axis_rx_fifo_0_M_AXIS 1 3 1 1160 60n
preplace netloc axis_rx_fifo_1_M_AXIS 1 3 1 N 400
preplace netloc bandwidth_test_0_OUT_AXIS 1 0 2 NJ 300 NJ
levelinfo -pg 1 0 170 550 990 1340 1550
pagesize -pg 1 -db -bbox -sgen -190 0 1780 1320
",
   "No Loops_ScaleFactor":"0.568939",
   "No Loops_TopLeft":"-411,5",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXI_STREAM_TX -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port AXI_STREAM_RX -pg 1 -lvl 4 -x 1000 -y 50 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port qsfp_tx -pg 1 -lvl 4 -x 1000 -y 20 -defaultsOSRD
preplace port qsfp_rx -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 4 -x 1000 -y 70 -defaultsOSRD
preplace port port-id_clock -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 4 -x 1000 -y 270 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus sys_reset_out -pg 1 -lvl 4 -x 1000 -y 90 -defaultsOSRD
preplace portBus probe0 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace inst aurora_core -pg 1 -lvl 2 -x 490 -y 420 -defaultsOSRD
preplace inst reset_inverter -pg 1 -lvl 2 -x 490 -y 150 -defaultsOSRD
preplace inst stream_signals -pg 1 -lvl 3 -x 850 -y 170 -defaultsOSRD
preplace inst reset_delay -pg 1 -lvl 1 -x 160 -y 550 -defaultsOSRD
preplace netloc reset_delay_0_reset_out 1 1 1 290 440n
preplace netloc reset_inverter_Res 1 2 1 690J 150n
preplace netloc aurora_core_channel_up1 1 2 2 720J 60 960J
preplace netloc system_clock_IBUF_OUT 1 0 2 40 480 N
preplace netloc aurora_core_user_clk_out 1 2 2 750 270 NJ
preplace netloc aurora_core_sys_reset_out 1 1 3 290 220 740 70 950J
preplace netloc xfer_time 1 0 3 NJ 210 NJ 210 NJ
preplace netloc system_reset_peripheral_reset 1 0 1 NJ 560
preplace netloc bandwidth_test_0_OUT_AXIS 1 0 3 NJ 240 280 90 730J
preplace netloc aurora_core_USER_DATA_M_AXIS_RX 1 2 2 700 50 NJ
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 380 NJ
preplace netloc aurora_core_GT_SERIAL_TX 1 2 2 710J 20 NJ
preplace netloc GT_SERIAL_RX_0_1 1 0 2 NJ 420 NJ
levelinfo -pg 1 0 160 490 850 1000
pagesize -pg 1 -db -bbox -sgen -150 0 1180 610
"
}
0
