{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 17:37:54 2022 " "Info: Processing started: Fri Jun 03 17:37:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "qd " "Info: Assuming node \"qd\" is an undefined clock" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "qd" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "d\[1\] " "Info: Assuming node \"d\[1\]\" is an undefined clock" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "en " "Info: Assuming node \"en\" is an undefined clock" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "d\[0\] " "Info: Assuming node \"d\[0\]\" is an undefined clock" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "two_four_trans:u5\|s\[0\]~0 " "Info: Detected gated clock \"two_four_trans:u5\|s\[0\]~0\" as buffer" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "two_four_trans:u5\|s\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divide:u1\|cp " "Info: Detected ripple clock \"divide:u1\|cp\" as buffer" {  } { { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 9 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "divide:u1\|cp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "count_60:u2\|m_clk " "Info: Detected gated clock \"count_60:u2\|m_clk\" as buffer" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_60:u2\|m_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count_60:u2\|cout " "Info: Detected ripple clock \"count_60:u2\|cout\" as buffer" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_60:u2\|cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "two_four_trans:u5\|s\[1\]~1 " "Info: Detected gated clock \"two_four_trans:u5\|s\[1\]~1\" as buffer" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "two_four_trans:u5\|s\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "count_60:u3\|m_clk " "Info: Detected gated clock \"count_60:u3\|m_clk\" as buffer" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_60:u3\|m_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count_60:u3\|cout " "Info: Detected ripple clock \"count_60:u3\|cout\" as buffer" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_60:u3\|cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "two_four_trans:u5\|s\[2\]~2 " "Info: Detected gated clock \"two_four_trans:u5\|s\[2\]~2\" as buffer" {  } { { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "two_four_trans:u5\|s\[2\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "count_24:u4\|m_clk " "Info: Detected gated clock \"count_24:u4\|m_clk\" as buffer" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_24:u4\|m_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "qd register count_60:u3\|num0\[3\] register count_60:u3\|cout 194.25 MHz 5.148 ns Internal " "Info: Clock \"qd\" has Internal fmax of 194.25 MHz between source register \"count_60:u3\|num0\[3\]\" and destination register \"count_60:u3\|cout\" (period= 5.148 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.344 ns + Longest register register " "Info: + Longest register to register delay is 1.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_60:u3\|num0\[3\] 1 REG LCFF_X29_Y5_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 0.651 ns count_60:u3\|Equal0~0 2 COMB LCCOMB_X29_Y5_N0 6 " "Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X29_Y5_N0; Fanout = 6; COMB Node = 'count_60:u3\|Equal0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 } "NODE_NAME" } } { "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.923 ns ring_bell:u6\|ring~7 3 COMB LCCOMB_X29_Y5_N10 2 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 0.923 ns; Loc. = LCCOMB_X29_Y5_N10; Fanout = 2; COMB Node = 'ring_bell:u6\|ring~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { count_60:u3|Equal0~0 ring_bell:u6|ring~7 } "NODE_NAME" } } { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.189 ns count_60:u3\|process_1~1 4 COMB LCCOMB_X29_Y5_N2 1 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y5_N2; Fanout = 1; COMB Node = 'count_60:u3\|process_1~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { ring_bell:u6|ring~7 count_60:u3|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.344 ns count_60:u3\|cout 5 REG LCFF_X29_Y5_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.344 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.627 ns ( 46.65 % ) " "Info: Total cell delay = 0.627 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.717 ns ( 53.35 % ) " "Info: Total interconnect delay = 0.717 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.620 ns - Smallest " "Info: - Smallest clock skew is -3.620 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd destination 3.557 ns + Shortest register " "Info: + Shortest clock path from clock \"qd\" to destination register is 3.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns qd 1 CLK PIN_B6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 3; CLK Node = 'qd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.228 ns) 2.705 ns count_60:u3\|m_clk 2 COMB LCCOMB_X29_Y5_N8 2 " "Info: 2: + IC(1.620 ns) + CELL(0.228 ns) = 2.705 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { qd count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.618 ns) 3.557 ns count_60:u3\|cout 3 REG LCFF_X29_Y5_N3 1 " "Info: 3: + IC(0.234 ns) + CELL(0.618 ns) = 3.557 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 47.88 % ) " "Info: Total cell delay = 1.703 ns ( 47.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 52.12 % ) " "Info: Total interconnect delay = 1.854 ns ( 52.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { qd count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { qd {} qd~combout {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.620ns 0.234ns } { 0.000ns 0.857ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd source 7.177 ns - Longest register " "Info: - Longest clock path from clock \"qd\" to source register is 7.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns qd 1 CLK PIN_B6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 3; CLK Node = 'qd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.053 ns) 2.494 ns count_60:u2\|m_clk 2 COMB LCCOMB_X30_Y5_N18 2 " "Info: 2: + IC(1.584 ns) + CELL(0.053 ns) = 2.494 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { qd count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 3.450 ns count_60:u2\|cout 3 REG LCFF_X30_Y5_N5 1 " "Info: 3: + IC(0.244 ns) + CELL(0.712 ns) = 3.450 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 3.791 ns count_60:u3\|m_clk 4 COMB LCCOMB_X29_Y5_N8 2 " "Info: 4: + IC(0.288 ns) + CELL(0.053 ns) = 3.791 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.000 ns) 5.888 ns count_60:u3\|m_clk~clkctrl 5 COMB CLKCTRL_G9 8 " "Info: 5: + IC(2.097 ns) + CELL(0.000 ns) = 5.888 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'count_60:u3\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { count_60:u3|m_clk count_60:u3|m_clk~clkctrl } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 7.177 ns count_60:u3\|num0\[3\] 6 REG LCFF_X29_Y5_N31 3 " "Info: 6: + IC(0.671 ns) + CELL(0.618 ns) = 7.177 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.293 ns ( 31.95 % ) " "Info: Total cell delay = 2.293 ns ( 31.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.884 ns ( 68.05 % ) " "Info: Total interconnect delay = 4.884 ns ( 68.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { qd count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { qd {} qd~combout {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.584ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.857ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { qd count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { qd {} qd~combout {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.620ns 0.234ns } { 0.000ns 0.857ns 0.228ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { qd count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { qd {} qd~combout {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.584ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.857ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { qd count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { qd {} qd~combout {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.620ns 0.234ns } { 0.000ns 0.857ns 0.228ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { qd count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { qd {} qd~combout {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.584ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.857ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "d\[1\] register count_60:u3\|num0\[3\] register count_60:u3\|cout 182.92 MHz 5.467 ns Internal " "Info: Clock \"d\[1\]\" has Internal fmax of 182.92 MHz between source register \"count_60:u3\|num0\[3\]\" and destination register \"count_60:u3\|cout\" (period= 5.467 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.344 ns + Longest register register " "Info: + Longest register to register delay is 1.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_60:u3\|num0\[3\] 1 REG LCFF_X29_Y5_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 0.651 ns count_60:u3\|Equal0~0 2 COMB LCCOMB_X29_Y5_N0 6 " "Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X29_Y5_N0; Fanout = 6; COMB Node = 'count_60:u3\|Equal0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 } "NODE_NAME" } } { "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.923 ns ring_bell:u6\|ring~7 3 COMB LCCOMB_X29_Y5_N10 2 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 0.923 ns; Loc. = LCCOMB_X29_Y5_N10; Fanout = 2; COMB Node = 'ring_bell:u6\|ring~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { count_60:u3|Equal0~0 ring_bell:u6|ring~7 } "NODE_NAME" } } { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.189 ns count_60:u3\|process_1~1 4 COMB LCCOMB_X29_Y5_N2 1 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y5_N2; Fanout = 1; COMB Node = 'count_60:u3\|process_1~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { ring_bell:u6|ring~7 count_60:u3|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.344 ns count_60:u3\|cout 5 REG LCFF_X29_Y5_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.344 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.627 ns ( 46.65 % ) " "Info: Total cell delay = 0.627 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.717 ns ( 53.35 % ) " "Info: Total interconnect delay = 0.717 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.939 ns - Smallest " "Info: - Smallest clock skew is -3.939 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[1\] destination 3.185 ns + Shortest register " "Info: + Shortest clock path from clock \"d\[1\]\" to destination register is 3.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns d\[1\] 1 CLK PIN_U1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.053 ns) 1.888 ns two_four_trans:u5\|s\[1\]~1 2 COMB LCCOMB_X29_Y5_N28 3 " "Info: 2: + IC(1.005 ns) + CELL(0.053 ns) = 1.888 ns; Loc. = LCCOMB_X29_Y5_N28; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { d[1] two_four_trans:u5|s[1]~1 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 2.333 ns count_60:u3\|m_clk 3 COMB LCCOMB_X29_Y5_N8 2 " "Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 2.333 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { two_four_trans:u5|s[1]~1 count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.618 ns) 3.185 ns count_60:u3\|cout 4 REG LCFF_X29_Y5_N3 1 " "Info: 4: + IC(0.234 ns) + CELL(0.618 ns) = 3.185 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 54.19 % ) " "Info: Total cell delay = 1.726 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.459 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.459 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { d[1] two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.005ns 0.220ns 0.234ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[1\] source 7.124 ns - Longest register " "Info: - Longest clock path from clock \"d\[1\]\" to source register is 7.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns d\[1\] 1 CLK PIN_U1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.053 ns) 1.887 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.004 ns) + CELL(0.053 ns) = 1.887 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { d[1] two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.225 ns) 2.441 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.329 ns) + CELL(0.225 ns) = 2.441 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { two_four_trans:u5|s[0]~0 count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 3.397 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 3.397 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 3.738 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 3.738 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.000 ns) 5.835 ns count_60:u3\|m_clk~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(2.097 ns) + CELL(0.000 ns) = 5.835 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'count_60:u3\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { count_60:u3|m_clk count_60:u3|m_clk~clkctrl } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 7.124 ns count_60:u3\|num0\[3\] 7 REG LCFF_X29_Y5_N31 3 " "Info: 7: + IC(0.671 ns) + CELL(0.618 ns) = 7.124 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.491 ns ( 34.97 % ) " "Info: Total cell delay = 2.491 ns ( 34.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.633 ns ( 65.03 % ) " "Info: Total interconnect delay = 4.633 ns ( 65.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { d[1] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.124 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.004ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { d[1] two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.005ns 0.220ns 0.234ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { d[1] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.124 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.004ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { d[1] two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.005ns 0.220ns 0.234ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { d[1] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.124 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.004ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "en register count_60:u3\|num0\[3\] register count_60:u3\|cout 182.85 MHz 5.469 ns Internal " "Info: Clock \"en\" has Internal fmax of 182.85 MHz between source register \"count_60:u3\|num0\[3\]\" and destination register \"count_60:u3\|cout\" (period= 5.469 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.344 ns + Longest register register " "Info: + Longest register to register delay is 1.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_60:u3\|num0\[3\] 1 REG LCFF_X29_Y5_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 0.651 ns count_60:u3\|Equal0~0 2 COMB LCCOMB_X29_Y5_N0 6 " "Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X29_Y5_N0; Fanout = 6; COMB Node = 'count_60:u3\|Equal0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 } "NODE_NAME" } } { "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.923 ns ring_bell:u6\|ring~7 3 COMB LCCOMB_X29_Y5_N10 2 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 0.923 ns; Loc. = LCCOMB_X29_Y5_N10; Fanout = 2; COMB Node = 'ring_bell:u6\|ring~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { count_60:u3|Equal0~0 ring_bell:u6|ring~7 } "NODE_NAME" } } { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.189 ns count_60:u3\|process_1~1 4 COMB LCCOMB_X29_Y5_N2 1 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y5_N2; Fanout = 1; COMB Node = 'count_60:u3\|process_1~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { ring_bell:u6|ring~7 count_60:u3|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.344 ns count_60:u3\|cout 5 REG LCFF_X29_Y5_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.344 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.627 ns ( 46.65 % ) " "Info: Total cell delay = 0.627 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.717 ns ( 53.35 % ) " "Info: Total interconnect delay = 0.717 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.941 ns - Smallest " "Info: - Smallest clock skew is -3.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 3.574 ns + Shortest register " "Info: + Shortest clock path from clock \"en\" to destination register is 3.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns en 1 CLK PIN_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 3; CLK Node = 'en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.225 ns) 2.277 ns two_four_trans:u5\|s\[1\]~1 2 COMB LCCOMB_X29_Y5_N28 3 " "Info: 2: + IC(1.280 ns) + CELL(0.225 ns) = 2.277 ns; Loc. = LCCOMB_X29_Y5_N28; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { en two_four_trans:u5|s[1]~1 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 2.722 ns count_60:u3\|m_clk 3 COMB LCCOMB_X29_Y5_N8 2 " "Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 2.722 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { two_four_trans:u5|s[1]~1 count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.618 ns) 3.574 ns count_60:u3\|cout 4 REG LCFF_X29_Y5_N3 1 " "Info: 4: + IC(0.234 ns) + CELL(0.618 ns) = 3.574 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.840 ns ( 51.48 % ) " "Info: Total cell delay = 1.840 ns ( 51.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.734 ns ( 48.52 % ) " "Info: Total interconnect delay = 1.734 ns ( 48.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { en two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.574 ns" { en {} en~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.280ns 0.220ns 0.234ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 7.515 ns - Longest register " "Info: - Longest clock path from clock \"en\" to source register is 7.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns en 1 CLK PIN_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 3; CLK Node = 'en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.225 ns) 2.278 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.281 ns) + CELL(0.225 ns) = 2.278 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { en two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.225 ns) 2.832 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.329 ns) + CELL(0.225 ns) = 2.832 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { two_four_trans:u5|s[0]~0 count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 3.788 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 3.788 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 4.129 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 4.129 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.000 ns) 6.226 ns count_60:u3\|m_clk~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(2.097 ns) + CELL(0.000 ns) = 6.226 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'count_60:u3\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { count_60:u3|m_clk count_60:u3|m_clk~clkctrl } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 7.515 ns count_60:u3\|num0\[3\] 7 REG LCFF_X29_Y5_N31 3 " "Info: 7: + IC(0.671 ns) + CELL(0.618 ns) = 7.515 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.605 ns ( 34.66 % ) " "Info: Total cell delay = 2.605 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.910 ns ( 65.34 % ) " "Info: Total interconnect delay = 4.910 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.515 ns" { en two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.515 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.281ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { en two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.574 ns" { en {} en~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.280ns 0.220ns 0.234ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.515 ns" { en two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.515 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.281ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { en two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.574 ns" { en {} en~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.280ns 0.220ns 0.234ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.515 ns" { en two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.515 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.281ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "d\[0\] register count_60:u3\|num0\[3\] register count_60:u3\|cout 182.88 MHz 5.468 ns Internal " "Info: Clock \"d\[0\]\" has Internal fmax of 182.88 MHz between source register \"count_60:u3\|num0\[3\]\" and destination register \"count_60:u3\|cout\" (period= 5.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.344 ns + Longest register register " "Info: + Longest register to register delay is 1.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_60:u3\|num0\[3\] 1 REG LCFF_X29_Y5_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 0.651 ns count_60:u3\|Equal0~0 2 COMB LCCOMB_X29_Y5_N0 6 " "Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X29_Y5_N0; Fanout = 6; COMB Node = 'count_60:u3\|Equal0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 } "NODE_NAME" } } { "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.923 ns ring_bell:u6\|ring~7 3 COMB LCCOMB_X29_Y5_N10 2 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 0.923 ns; Loc. = LCCOMB_X29_Y5_N10; Fanout = 2; COMB Node = 'ring_bell:u6\|ring~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { count_60:u3|Equal0~0 ring_bell:u6|ring~7 } "NODE_NAME" } } { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.189 ns count_60:u3\|process_1~1 4 COMB LCCOMB_X29_Y5_N2 1 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y5_N2; Fanout = 1; COMB Node = 'count_60:u3\|process_1~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { ring_bell:u6|ring~7 count_60:u3|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.344 ns count_60:u3\|cout 5 REG LCFF_X29_Y5_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.344 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.627 ns ( 46.65 % ) " "Info: Total cell delay = 0.627 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.717 ns ( 53.35 % ) " "Info: Total interconnect delay = 0.717 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.940 ns - Smallest " "Info: - Smallest clock skew is -3.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[0\] destination 3.394 ns + Shortest register " "Info: + Shortest clock path from clock \"d\[0\]\" to destination register is 3.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns d\[0\] 1 CLK PIN_W9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 3; CLK Node = 'd\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.228 ns) 2.097 ns two_four_trans:u5\|s\[1\]~1 2 COMB LCCOMB_X29_Y5_N28 3 " "Info: 2: + IC(1.070 ns) + CELL(0.228 ns) = 2.097 ns; Loc. = LCCOMB_X29_Y5_N28; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { d[0] two_four_trans:u5|s[1]~1 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 2.542 ns count_60:u3\|m_clk 3 COMB LCCOMB_X29_Y5_N8 2 " "Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 2.542 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { two_four_trans:u5|s[1]~1 count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.618 ns) 3.394 ns count_60:u3\|cout 4 REG LCFF_X29_Y5_N3 1 " "Info: 4: + IC(0.234 ns) + CELL(0.618 ns) = 3.394 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.870 ns ( 55.10 % ) " "Info: Total cell delay = 1.870 ns ( 55.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.524 ns ( 44.90 % ) " "Info: Total interconnect delay = 1.524 ns ( 44.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { d[0] two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.070ns 0.220ns 0.234ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[0\] source 7.334 ns - Longest register " "Info: - Longest clock path from clock \"d\[0\]\" to source register is 7.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns d\[0\] 1 CLK PIN_W9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 3; CLK Node = 'd\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.228 ns) 2.097 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.070 ns) + CELL(0.228 ns) = 2.097 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { d[0] two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.225 ns) 2.651 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.329 ns) + CELL(0.225 ns) = 2.651 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { two_four_trans:u5|s[0]~0 count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 3.607 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 3.607 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 3.948 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 3.948 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.000 ns) 6.045 ns count_60:u3\|m_clk~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(2.097 ns) + CELL(0.000 ns) = 6.045 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'count_60:u3\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { count_60:u3|m_clk count_60:u3|m_clk~clkctrl } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 7.334 ns count_60:u3\|num0\[3\] 7 REG LCFF_X29_Y5_N31 3 " "Info: 7: + IC(0.671 ns) + CELL(0.618 ns) = 7.334 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.635 ns ( 35.93 % ) " "Info: Total cell delay = 2.635 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.699 ns ( 64.07 % ) " "Info: Total interconnect delay = 4.699 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.334 ns" { d[0] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.334 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.070ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { d[0] two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.070ns 0.220ns 0.234ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.334 ns" { d[0] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.334 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.070ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { d[0] two_four_trans:u5|s[1]~1 count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.070ns 0.220ns 0.234ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.334 ns" { d[0] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.334 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.070ns 0.329ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count_60:u3\|num0\[3\] register count_60:u3\|cout 246.18 MHz 4.062 ns Internal " "Info: Clock \"clk\" has Internal fmax of 246.18 MHz between source register \"count_60:u3\|num0\[3\]\" and destination register \"count_60:u3\|cout\" (period= 4.062 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.344 ns + Longest register register " "Info: + Longest register to register delay is 1.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_60:u3\|num0\[3\] 1 REG LCFF_X29_Y5_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 0.651 ns count_60:u3\|Equal0~0 2 COMB LCCOMB_X29_Y5_N0 6 " "Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X29_Y5_N0; Fanout = 6; COMB Node = 'count_60:u3\|Equal0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 } "NODE_NAME" } } { "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.923 ns ring_bell:u6\|ring~7 3 COMB LCCOMB_X29_Y5_N10 2 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 0.923 ns; Loc. = LCCOMB_X29_Y5_N10; Fanout = 2; COMB Node = 'ring_bell:u6\|ring~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { count_60:u3|Equal0~0 ring_bell:u6|ring~7 } "NODE_NAME" } } { "../ring_bell/ring_bell.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/ring_bell/ring_bell.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.189 ns count_60:u3\|process_1~1 4 COMB LCCOMB_X29_Y5_N2 1 " "Info: 4: + IC(0.213 ns) + CELL(0.053 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y5_N2; Fanout = 1; COMB Node = 'count_60:u3\|process_1~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { ring_bell:u6|ring~7 count_60:u3|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.344 ns count_60:u3\|cout 5 REG LCFF_X29_Y5_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.344 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.627 ns ( 46.65 % ) " "Info: Total cell delay = 0.627 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.717 ns ( 53.35 % ) " "Info: Total interconnect delay = 0.717 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.534 ns - Smallest " "Info: - Smallest clock skew is -2.534 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.288 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.712 ns) 3.290 ns divide:u1\|cp 2 REG LCFF_X29_Y6_N27 2 " "Info: 2: + IC(1.724 ns) + CELL(0.712 ns) = 3.290 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 2; REG Node = 'divide:u1\|cp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { clk divide:u1|cp } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.228 ns) 4.139 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.621 ns) + CELL(0.228 ns) = 4.139 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { divide:u1|cp count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 5.095 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 5.095 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 5.436 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 5.436 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.618 ns) 6.288 ns count_60:u3\|cout 6 REG LCFF_X29_Y5_N3 1 " "Info: 6: + IC(0.234 ns) + CELL(0.618 ns) = 6.288 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.177 ns ( 50.52 % ) " "Info: Total cell delay = 3.177 ns ( 50.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.111 ns ( 49.48 % ) " "Info: Total interconnect delay = 3.111 ns ( 49.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 0.234ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.822 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.712 ns) 3.290 ns divide:u1\|cp 2 REG LCFF_X29_Y6_N27 2 " "Info: 2: + IC(1.724 ns) + CELL(0.712 ns) = 3.290 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 2; REG Node = 'divide:u1\|cp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { clk divide:u1|cp } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.228 ns) 4.139 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.621 ns) + CELL(0.228 ns) = 4.139 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { divide:u1|cp count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 5.095 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 5.095 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 5.436 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 5.436 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.000 ns) 7.533 ns count_60:u3\|m_clk~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(2.097 ns) + CELL(0.000 ns) = 7.533 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'count_60:u3\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { count_60:u3|m_clk count_60:u3|m_clk~clkctrl } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 8.822 ns count_60:u3\|num0\[3\] 7 REG LCFF_X29_Y5_N31 3 " "Info: 7: + IC(0.671 ns) + CELL(0.618 ns) = 8.822 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'count_60:u3\|num0\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.177 ns ( 36.01 % ) " "Info: Total cell delay = 3.177 ns ( 36.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 63.99 % ) " "Info: Total interconnect delay = 5.645 ns ( 63.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.822 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.822 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 0.234ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.822 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.822 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { count_60:u3|num0[3] count_60:u3|Equal0~0 ring_bell:u6|ring~7 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.344 ns" { count_60:u3|num0[3] {} count_60:u3|Equal0~0 {} ring_bell:u6|ring~7 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.285ns 0.219ns 0.213ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 0.234ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.822 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|m_clk~clkctrl count_60:u3|num0[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.822 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|m_clk~clkctrl {} count_60:u3|num0[3] {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 2.097ns 0.671ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "qd 100 " "Warning: Circuit may not operate. Detected 100 non-operational path(s) clocked by clock \"qd\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "count_24:u4\|num0\[2\] count_24:u4\|num0\[2\] qd 1.995 ns " "Info: Found hold time violation between source  pin or register \"count_24:u4\|num0\[2\]\" and destination pin or register \"count_24:u4\|num0\[2\]\" for clock \"qd\" (Hold time is 1.995 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.336 ns + Largest " "Info: + Largest clock skew is 2.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd destination 8.593 ns + Longest register " "Info: + Longest clock path from clock \"qd\" to destination register is 8.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns qd 1 CLK PIN_B6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 3; CLK Node = 'qd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.053 ns) 2.494 ns count_60:u2\|m_clk 2 COMB LCCOMB_X30_Y5_N18 2 " "Info: 2: + IC(1.584 ns) + CELL(0.053 ns) = 2.494 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { qd count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 3.450 ns count_60:u2\|cout 3 REG LCFF_X30_Y5_N5 1 " "Info: 3: + IC(0.244 ns) + CELL(0.712 ns) = 3.450 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 3.791 ns count_60:u3\|m_clk 4 COMB LCCOMB_X29_Y5_N8 2 " "Info: 4: + IC(0.288 ns) + CELL(0.053 ns) = 3.791 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.712 ns) 4.737 ns count_60:u3\|cout 5 REG LCFF_X29_Y5_N3 1 " "Info: 5: + IC(0.234 ns) + CELL(0.712 ns) = 4.737 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 5.089 ns count_24:u4\|m_clk 6 COMB LCCOMB_X30_Y5_N12 1 " "Info: 6: + IC(0.299 ns) + CELL(0.053 ns) = 5.089 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { count_60:u3|cout count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 7.294 ns count_24:u4\|m_clk~clkctrl 7 COMB CLKCTRL_G2 10 " "Info: 7: + IC(2.205 ns) + CELL(0.000 ns) = 7.294 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 8.593 ns count_24:u4\|num0\[2\] 8 REG LCFF_X25_Y1_N23 3 " "Info: 8: + IC(0.681 ns) + CELL(0.618 ns) = 8.593 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.058 ns ( 35.59 % ) " "Info: Total cell delay = 3.058 ns ( 35.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.535 ns ( 64.41 % ) " "Info: Total interconnect delay = 5.535 ns ( 64.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.593 ns" { qd count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.593 ns" { qd {} qd~combout {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.584ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.857ns 0.053ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd source 6.257 ns - Shortest register " "Info: - Shortest clock path from clock \"qd\" to source register is 6.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns qd 1 CLK PIN_B6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 3; CLK Node = 'qd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.228 ns) 2.753 ns count_24:u4\|m_clk 2 COMB LCCOMB_X30_Y5_N12 1 " "Info: 2: + IC(1.668 ns) + CELL(0.228 ns) = 2.753 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { qd count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 4.958 ns count_24:u4\|m_clk~clkctrl 3 COMB CLKCTRL_G2 10 " "Info: 3: + IC(2.205 ns) + CELL(0.000 ns) = 4.958 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 6.257 ns count_24:u4\|num0\[2\] 4 REG LCFF_X25_Y1_N23 3 " "Info: 4: + IC(0.681 ns) + CELL(0.618 ns) = 6.257 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 27.22 % ) " "Info: Total cell delay = 1.703 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.554 ns ( 72.78 % ) " "Info: Total interconnect delay = 4.554 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { qd count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { qd {} qd~combout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.668ns 2.205ns 0.681ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.593 ns" { qd count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.593 ns" { qd {} qd~combout {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.584ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.857ns 0.053ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { qd count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { qd {} qd~combout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.668ns 2.205ns 0.681ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns - Shortest register register " "Info: - Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_24:u4\|num0\[2\] 1 REG LCFF_X25_Y1_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns count_24:u4\|num0~9 2 COMB LCCOMB_X25_Y1_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'count_24:u4\|num0~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { count_24:u4|num0[2] count_24:u4|num0~9 } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns count_24:u4\|num0\[2\] 3 REG LCFF_X25_Y1_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count_24:u4|num0[2] count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { count_24:u4|num0[2] {} count_24:u4|num0~9 {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.593 ns" { qd count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.593 ns" { qd {} qd~combout {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.584ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.857ns 0.053ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { qd count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { qd {} qd~combout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.668ns 2.205ns 0.681ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count_24:u4|num0[2] count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { count_24:u4|num0[2] {} count_24:u4|num0~9 {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "d\[1\] 107 " "Warning: Circuit may not operate. Detected 107 non-operational path(s) clocked by clock \"d\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "count_24:u4\|num0\[2\] count_24:u4\|num0\[2\] d\[1\] 2.252 ns " "Info: Found hold time violation between source  pin or register \"count_24:u4\|num0\[2\]\" and destination pin or register \"count_24:u4\|num0\[2\]\" for clock \"d\[1\]\" (Hold time is 2.252 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.593 ns + Largest " "Info: + Largest clock skew is 2.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[1\] destination 8.540 ns + Longest register " "Info: + Longest clock path from clock \"d\[1\]\" to destination register is 8.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns d\[1\] 1 CLK PIN_U1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.053 ns) 1.887 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.004 ns) + CELL(0.053 ns) = 1.887 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { d[1] two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.225 ns) 2.441 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.329 ns) + CELL(0.225 ns) = 2.441 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { two_four_trans:u5|s[0]~0 count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 3.397 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 3.397 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 3.738 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 3.738 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.712 ns) 4.684 ns count_60:u3\|cout 6 REG LCFF_X29_Y5_N3 1 " "Info: 6: + IC(0.234 ns) + CELL(0.712 ns) = 4.684 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 5.036 ns count_24:u4\|m_clk 7 COMB LCCOMB_X30_Y5_N12 1 " "Info: 7: + IC(0.299 ns) + CELL(0.053 ns) = 5.036 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { count_60:u3|cout count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 7.241 ns count_24:u4\|m_clk~clkctrl 8 COMB CLKCTRL_G2 10 " "Info: 8: + IC(2.205 ns) + CELL(0.000 ns) = 7.241 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 8.540 ns count_24:u4\|num0\[2\] 9 REG LCFF_X25_Y1_N23 3 " "Info: 9: + IC(0.681 ns) + CELL(0.618 ns) = 8.540 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 38.13 % ) " "Info: Total cell delay = 3.256 ns ( 38.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.284 ns ( 61.87 % ) " "Info: Total interconnect delay = 5.284 ns ( 61.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.540 ns" { d[1] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.540 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.004ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[1\] source 5.947 ns - Shortest register " "Info: - Shortest clock path from clock \"d\[1\]\" to source register is 5.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns d\[1\] 1 CLK PIN_U1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.053 ns) 1.887 ns two_four_trans:u5\|s\[2\]~2 2 COMB LCCOMB_X29_Y5_N22 2 " "Info: 2: + IC(1.004 ns) + CELL(0.053 ns) = 1.887 ns; Loc. = LCCOMB_X29_Y5_N22; Fanout = 2; COMB Node = 'two_four_trans:u5\|s\[2\]~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { d[1] two_four_trans:u5|s[2]~2 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.225 ns) 2.443 ns count_24:u4\|m_clk 3 COMB LCCOMB_X30_Y5_N12 1 " "Info: 3: + IC(0.331 ns) + CELL(0.225 ns) = 2.443 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { two_four_trans:u5|s[2]~2 count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 4.648 ns count_24:u4\|m_clk~clkctrl 4 COMB CLKCTRL_G2 10 " "Info: 4: + IC(2.205 ns) + CELL(0.000 ns) = 4.648 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 5.947 ns count_24:u4\|num0\[2\] 5 REG LCFF_X25_Y1_N23 3 " "Info: 5: + IC(0.681 ns) + CELL(0.618 ns) = 5.947 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 29.02 % ) " "Info: Total cell delay = 1.726 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.221 ns ( 70.98 % ) " "Info: Total interconnect delay = 4.221 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.947 ns" { d[1] two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.947 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.004ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.540 ns" { d[1] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.540 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.004ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.947 ns" { d[1] two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.947 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.004ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns - Shortest register register " "Info: - Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_24:u4\|num0\[2\] 1 REG LCFF_X25_Y1_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns count_24:u4\|num0~9 2 COMB LCCOMB_X25_Y1_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'count_24:u4\|num0~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { count_24:u4|num0[2] count_24:u4|num0~9 } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns count_24:u4\|num0\[2\] 3 REG LCFF_X25_Y1_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count_24:u4|num0[2] count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { count_24:u4|num0[2] {} count_24:u4|num0~9 {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.540 ns" { d[1] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.540 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.004ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.947 ns" { d[1] two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.947 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.004ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count_24:u4|num0[2] count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { count_24:u4|num0[2] {} count_24:u4|num0~9 {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "en 107 " "Warning: Circuit may not operate. Detected 107 non-operational path(s) clocked by clock \"en\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "count_24:u4\|num0\[2\] count_24:u4\|num0\[2\] en 2.251 ns " "Info: Found hold time violation between source  pin or register \"count_24:u4\|num0\[2\]\" and destination pin or register \"count_24:u4\|num0\[2\]\" for clock \"en\" (Hold time is 2.251 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.592 ns + Largest " "Info: + Largest clock skew is 2.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 8.931 ns + Longest register " "Info: + Longest clock path from clock \"en\" to destination register is 8.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns en 1 CLK PIN_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 3; CLK Node = 'en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.225 ns) 2.278 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.281 ns) + CELL(0.225 ns) = 2.278 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { en two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.225 ns) 2.832 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.329 ns) + CELL(0.225 ns) = 2.832 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { two_four_trans:u5|s[0]~0 count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 3.788 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 3.788 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 4.129 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 4.129 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.712 ns) 5.075 ns count_60:u3\|cout 6 REG LCFF_X29_Y5_N3 1 " "Info: 6: + IC(0.234 ns) + CELL(0.712 ns) = 5.075 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 5.427 ns count_24:u4\|m_clk 7 COMB LCCOMB_X30_Y5_N12 1 " "Info: 7: + IC(0.299 ns) + CELL(0.053 ns) = 5.427 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { count_60:u3|cout count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 7.632 ns count_24:u4\|m_clk~clkctrl 8 COMB CLKCTRL_G2 10 " "Info: 8: + IC(2.205 ns) + CELL(0.000 ns) = 7.632 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 8.931 ns count_24:u4\|num0\[2\] 9 REG LCFF_X25_Y1_N23 3 " "Info: 9: + IC(0.681 ns) + CELL(0.618 ns) = 8.931 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.370 ns ( 37.73 % ) " "Info: Total cell delay = 3.370 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.561 ns ( 62.27 % ) " "Info: Total interconnect delay = 5.561 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { en two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.281ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 6.339 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to source register is 6.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns en 1 CLK PIN_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 3; CLK Node = 'en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.225 ns) 2.279 ns two_four_trans:u5\|s\[2\]~2 2 COMB LCCOMB_X29_Y5_N22 2 " "Info: 2: + IC(1.282 ns) + CELL(0.225 ns) = 2.279 ns; Loc. = LCCOMB_X29_Y5_N22; Fanout = 2; COMB Node = 'two_four_trans:u5\|s\[2\]~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { en two_four_trans:u5|s[2]~2 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.225 ns) 2.835 ns count_24:u4\|m_clk 3 COMB LCCOMB_X30_Y5_N12 1 " "Info: 3: + IC(0.331 ns) + CELL(0.225 ns) = 2.835 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { two_four_trans:u5|s[2]~2 count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 5.040 ns count_24:u4\|m_clk~clkctrl 4 COMB CLKCTRL_G2 10 " "Info: 4: + IC(2.205 ns) + CELL(0.000 ns) = 5.040 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 6.339 ns count_24:u4\|num0\[2\] 5 REG LCFF_X25_Y1_N23 3 " "Info: 5: + IC(0.681 ns) + CELL(0.618 ns) = 6.339 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.840 ns ( 29.03 % ) " "Info: Total cell delay = 1.840 ns ( 29.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.499 ns ( 70.97 % ) " "Info: Total interconnect delay = 4.499 ns ( 70.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { en two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { en {} en~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.282ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { en two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.281ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { en two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { en {} en~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.282ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns - Shortest register register " "Info: - Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_24:u4\|num0\[2\] 1 REG LCFF_X25_Y1_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns count_24:u4\|num0~9 2 COMB LCCOMB_X25_Y1_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'count_24:u4\|num0~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { count_24:u4|num0[2] count_24:u4|num0~9 } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns count_24:u4\|num0\[2\] 3 REG LCFF_X25_Y1_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count_24:u4|num0[2] count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { count_24:u4|num0[2] {} count_24:u4|num0~9 {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { en two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.281ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { en two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { en {} en~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.282ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.772ns 0.225ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count_24:u4|num0[2] count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { count_24:u4|num0[2] {} count_24:u4|num0~9 {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "d\[0\] 107 " "Warning: Circuit may not operate. Detected 107 non-operational path(s) clocked by clock \"d\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "count_24:u4\|num0\[2\] count_24:u4\|num0\[2\] d\[0\] 2.26 ns " "Info: Found hold time violation between source  pin or register \"count_24:u4\|num0\[2\]\" and destination pin or register \"count_24:u4\|num0\[2\]\" for clock \"d\[0\]\" (Hold time is 2.26 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.601 ns + Largest " "Info: + Largest clock skew is 2.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[0\] destination 8.750 ns + Longest register " "Info: + Longest clock path from clock \"d\[0\]\" to destination register is 8.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns d\[0\] 1 CLK PIN_W9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 3; CLK Node = 'd\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.228 ns) 2.097 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.070 ns) + CELL(0.228 ns) = 2.097 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { d[0] two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.225 ns) 2.651 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.329 ns) + CELL(0.225 ns) = 2.651 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { two_four_trans:u5|s[0]~0 count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 3.607 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 3.607 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 3.948 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 3.948 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.712 ns) 4.894 ns count_60:u3\|cout 6 REG LCFF_X29_Y5_N3 1 " "Info: 6: + IC(0.234 ns) + CELL(0.712 ns) = 4.894 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 5.246 ns count_24:u4\|m_clk 7 COMB LCCOMB_X30_Y5_N12 1 " "Info: 7: + IC(0.299 ns) + CELL(0.053 ns) = 5.246 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { count_60:u3|cout count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 7.451 ns count_24:u4\|m_clk~clkctrl 8 COMB CLKCTRL_G2 10 " "Info: 8: + IC(2.205 ns) + CELL(0.000 ns) = 7.451 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 8.750 ns count_24:u4\|num0\[2\] 9 REG LCFF_X25_Y1_N23 3 " "Info: 9: + IC(0.681 ns) + CELL(0.618 ns) = 8.750 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 38.86 % ) " "Info: Total cell delay = 3.400 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.350 ns ( 61.14 % ) " "Info: Total interconnect delay = 5.350 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.750 ns" { d[0] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.750 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.070ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[0\] source 6.149 ns - Shortest register " "Info: - Shortest clock path from clock \"d\[0\]\" to source register is 6.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns d\[0\] 1 CLK PIN_W9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 3; CLK Node = 'd\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.228 ns) 2.089 ns two_four_trans:u5\|s\[2\]~2 2 COMB LCCOMB_X29_Y5_N22 2 " "Info: 2: + IC(1.062 ns) + CELL(0.228 ns) = 2.089 ns; Loc. = LCCOMB_X29_Y5_N22; Fanout = 2; COMB Node = 'two_four_trans:u5\|s\[2\]~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { d[0] two_four_trans:u5|s[2]~2 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.225 ns) 2.645 ns count_24:u4\|m_clk 3 COMB LCCOMB_X30_Y5_N12 1 " "Info: 3: + IC(0.331 ns) + CELL(0.225 ns) = 2.645 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { two_four_trans:u5|s[2]~2 count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 4.850 ns count_24:u4\|m_clk~clkctrl 4 COMB CLKCTRL_G2 10 " "Info: 4: + IC(2.205 ns) + CELL(0.000 ns) = 4.850 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 6.149 ns count_24:u4\|num0\[2\] 5 REG LCFF_X25_Y1_N23 3 " "Info: 5: + IC(0.681 ns) + CELL(0.618 ns) = 6.149 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.870 ns ( 30.41 % ) " "Info: Total cell delay = 1.870 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.279 ns ( 69.59 % ) " "Info: Total interconnect delay = 4.279 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.149 ns" { d[0] two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.149 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.062ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.750 ns" { d[0] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.750 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.070ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.149 ns" { d[0] two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.149 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.062ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns - Shortest register register " "Info: - Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_24:u4\|num0\[2\] 1 REG LCFF_X25_Y1_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns count_24:u4\|num0~9 2 COMB LCCOMB_X25_Y1_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'count_24:u4\|num0~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { count_24:u4|num0[2] count_24:u4|num0~9 } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns count_24:u4\|num0\[2\] 3 REG LCFF_X25_Y1_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 3; REG Node = 'count_24:u4\|num0\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count_24:u4|num0[2] count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { count_24:u4|num0[2] {} count_24:u4|num0~9 {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.750 ns" { d[0] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.750 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.070ns 0.329ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.149 ns" { d[0] two_four_trans:u5|s[2]~2 count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.149 ns" { d[0] {} d[0]~combout {} two_four_trans:u5|s[2]~2 {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 1.062ns 0.331ns 2.205ns 0.681ns } { 0.000ns 0.799ns 0.228ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count_24:u4|num0[2] count_24:u4|num0~9 count_24:u4|num0[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { count_24:u4|num0[2] {} count_24:u4|num0~9 {} count_24:u4|num0[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "divide:u1\|temp\[4\] divide:u1\|cp clk 242 ps " "Info: Found hold time violation between source  pin or register \"divide:u1\|temp\[4\]\" and destination pin or register \"divide:u1\|cp\" for clock \"clk\" (Hold time is 242 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.727 ns + Largest " "Info: + Largest clock skew is 0.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.196 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.618 ns) 3.196 ns divide:u1\|cp 2 REG LCFF_X29_Y6_N27 2 " "Info: 2: + IC(1.724 ns) + CELL(0.618 ns) = 3.196 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 2; REG Node = 'divide:u1\|cp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk divide:u1|cp } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 46.06 % ) " "Info: Total cell delay = 1.472 ns ( 46.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.724 ns ( 53.94 % ) " "Info: Total interconnect delay = 1.724 ns ( 53.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { clk divide:u1|cp } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.196 ns" { clk {} clk~combout {} divide:u1|cp {} } { 0.000ns 0.000ns 1.724ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns divide:u1\|temp\[4\] 3 REG LCFF_X29_Y6_N9 4 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y6_N9; Fanout = 4; REG Node = 'divide:u1\|temp\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl divide:u1|temp[4] } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl divide:u1|temp[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} divide:u1|temp[4] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { clk divide:u1|cp } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.196 ns" { clk {} clk~combout {} divide:u1|cp {} } { 0.000ns 0.000ns 1.724ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl divide:u1|temp[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} divide:u1|temp[4] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.540 ns - Shortest register register " "Info: - Shortest register to register delay is 0.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divide:u1\|temp\[4\] 1 REG LCFF_X29_Y6_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y6_N9; Fanout = 4; REG Node = 'divide:u1\|temp\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { divide:u1|temp[4] } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.154 ns) 0.385 ns divide:u1\|LessThan0~0 2 COMB LCCOMB_X29_Y6_N26 1 " "Info: 2: + IC(0.231 ns) + CELL(0.154 ns) = 0.385 ns; Loc. = LCCOMB_X29_Y6_N26; Fanout = 1; COMB Node = 'divide:u1\|LessThan0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.385 ns" { divide:u1|temp[4] divide:u1|LessThan0~0 } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.540 ns divide:u1\|cp 3 REG LCFF_X29_Y6_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.540 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 2; REG Node = 'divide:u1\|cp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { divide:u1|LessThan0~0 divide:u1|cp } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 57.22 % ) " "Info: Total cell delay = 0.309 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.231 ns ( 42.78 % ) " "Info: Total interconnect delay = 0.231 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { divide:u1|temp[4] divide:u1|LessThan0~0 divide:u1|cp } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.540 ns" { divide:u1|temp[4] {} divide:u1|LessThan0~0 {} divide:u1|cp {} } { 0.000ns 0.231ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { clk divide:u1|cp } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.196 ns" { clk {} clk~combout {} divide:u1|cp {} } { 0.000ns 0.000ns 1.724ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl divide:u1|temp[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} divide:u1|temp[4] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { divide:u1|temp[4] divide:u1|LessThan0~0 divide:u1|cp } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.540 ns" { divide:u1|temp[4] {} divide:u1|LessThan0~0 {} divide:u1|cp {} } { 0.000ns 0.231ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count_60:u2\|cout en d\[1\] 0.019 ns register " "Info: tsu for register \"count_60:u2\|cout\" (data pin = \"en\", clock pin = \"d\[1\]\") is 0.019 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.232 ns + Longest pin register " "Info: + Longest pin to register delay is 3.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns en 1 CLK PIN_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 3; CLK Node = 'en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.225 ns) 2.278 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.281 ns) + CELL(0.225 ns) = 2.278 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { en two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.228 ns) 3.077 ns count_60:u2\|process_1~1 3 COMB LCCOMB_X30_Y5_N4 1 " "Info: 3: + IC(0.571 ns) + CELL(0.228 ns) = 3.077 ns; Loc. = LCCOMB_X30_Y5_N4; Fanout = 1; COMB Node = 'count_60:u2\|process_1~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { two_four_trans:u5|s[0]~0 count_60:u2|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.232 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.232 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_60:u2|process_1~1 count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.380 ns ( 42.70 % ) " "Info: Total cell delay = 1.380 ns ( 42.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.852 ns ( 57.30 % ) " "Info: Total interconnect delay = 1.852 ns ( 57.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { en two_four_trans:u5|s[0]~0 count_60:u2|process_1~1 count_60:u2|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|process_1~1 {} count_60:u2|cout {} } { 0.000ns 0.000ns 1.281ns 0.571ns 0.000ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[1\] destination 3.303 ns - Shortest register " "Info: - Shortest clock path from clock \"d\[1\]\" to destination register is 3.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns d\[1\] 1 CLK PIN_U1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.053 ns) 1.887 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.004 ns) + CELL(0.053 ns) = 1.887 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { d[1] two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.225 ns) 2.441 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.329 ns) + CELL(0.225 ns) = 2.441 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { two_four_trans:u5|s[0]~0 count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.618 ns) 3.303 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.618 ns) = 3.303 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 52.26 % ) " "Info: Total cell delay = 1.726 ns ( 52.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.577 ns ( 47.74 % ) " "Info: Total interconnect delay = 1.577 ns ( 47.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { d[1] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} } { 0.000ns 0.000ns 1.004ns 0.329ns 0.244ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { en two_four_trans:u5|s[0]~0 count_60:u2|process_1~1 count_60:u2|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|process_1~1 {} count_60:u2|cout {} } { 0.000ns 0.000ns 1.281ns 0.571ns 0.000ns } { 0.000ns 0.772ns 0.225ns 0.228ns 0.155ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { d[1] two_four_trans:u5|s[0]~0 count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[0]~0 {} count_60:u2|m_clk {} count_60:u2|cout {} } { 0.000ns 0.000ns 1.004ns 0.329ns 0.244ns } { 0.000ns 0.830ns 0.053ns 0.225ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ledout2\[16\] count_24:u4\|num1\[0\] 14.917 ns register " "Info: tco from clock \"clk\" to destination pin \"ledout2\[16\]\" through register \"count_24:u4\|num1\[0\]\" is 14.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.238 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.712 ns) 3.290 ns divide:u1\|cp 2 REG LCFF_X29_Y6_N27 2 " "Info: 2: + IC(1.724 ns) + CELL(0.712 ns) = 3.290 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 2; REG Node = 'divide:u1\|cp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { clk divide:u1|cp } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.228 ns) 4.139 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.621 ns) + CELL(0.228 ns) = 4.139 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { divide:u1|cp count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 5.095 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 5.095 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 5.436 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 5.436 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.712 ns) 6.382 ns count_60:u3\|cout 6 REG LCFF_X29_Y5_N3 1 " "Info: 6: + IC(0.234 ns) + CELL(0.712 ns) = 6.382 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 6.734 ns count_24:u4\|m_clk 7 COMB LCCOMB_X30_Y5_N12 1 " "Info: 7: + IC(0.299 ns) + CELL(0.053 ns) = 6.734 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 1; COMB Node = 'count_24:u4\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { count_60:u3|cout count_24:u4|m_clk } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.000 ns) 8.939 ns count_24:u4\|m_clk~clkctrl 8 COMB CLKCTRL_G2 10 " "Info: 8: + IC(2.205 ns) + CELL(0.000 ns) = 8.939 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'count_24:u4\|m_clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count_24:u4|m_clk count_24:u4|m_clk~clkctrl } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 10.238 ns count_24:u4\|num1\[0\] 9 REG LCFF_X25_Y1_N1 4 " "Info: 9: + IC(0.681 ns) + CELL(0.618 ns) = 10.238 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 4; REG Node = 'count_24:u4\|num1\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { count_24:u4|m_clk~clkctrl count_24:u4|num1[0] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.942 ns ( 38.50 % ) " "Info: Total cell delay = 3.942 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.296 ns ( 61.50 % ) " "Info: Total interconnect delay = 6.296 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.238 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num1[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.238 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num1[0] {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.585 ns + Longest register pin " "Info: + Longest register to pin delay is 4.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_24:u4\|num1\[0\] 1 REG LCFF_X25_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 4; REG Node = 'count_24:u4\|num1\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_24:u4|num1[0] } "NODE_NAME" } } { "../count_24/count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_24/count_24.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(1.972 ns) 4.585 ns ledout2\[16\] 2 PIN PIN_C8 0 " "Info: 2: + IC(2.613 ns) + CELL(1.972 ns) = 4.585 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'ledout2\[16\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { count_24:u4|num1[0] ledout2[16] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 43.01 % ) " "Info: Total cell delay = 1.972 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.613 ns ( 56.99 % ) " "Info: Total interconnect delay = 2.613 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { count_24:u4|num1[0] ledout2[16] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.585 ns" { count_24:u4|num1[0] {} ledout2[16] {} } { 0.000ns 2.613ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.238 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout count_24:u4|m_clk count_24:u4|m_clk~clkctrl count_24:u4|num1[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.238 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} count_24:u4|m_clk {} count_24:u4|m_clk~clkctrl {} count_24:u4|num1[0] {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 0.234ns 0.299ns 2.205ns 0.681ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { count_24:u4|num1[0] ledout2[16] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.585 ns" { count_24:u4|num1[0] {} ledout2[16] {} } { 0.000ns 2.613ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "en ledout2\[2\] 7.882 ns Longest " "Info: Longest tpd from source pin \"en\" to destination pin \"ledout2\[2\]\" is 7.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns en 1 CLK PIN_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 3; CLK Node = 'en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.225 ns) 2.278 ns two_four_trans:u5\|s\[0\]~0 2 COMB LCCOMB_X29_Y5_N24 3 " "Info: 2: + IC(1.281 ns) + CELL(0.225 ns) = 2.278 ns; Loc. = LCCOMB_X29_Y5_N24; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[0\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { en two_four_trans:u5|s[0]~0 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.053 ns) 2.865 ns judge_seven:u8\|temp\[6\]~6 3 COMB LCCOMB_X30_Y5_N10 11 " "Info: 3: + IC(0.534 ns) + CELL(0.053 ns) = 2.865 ns; Loc. = LCCOMB_X30_Y5_N10; Fanout = 11; COMB Node = 'judge_seven:u8\|temp\[6\]~6'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { two_four_trans:u5|s[0]~0 judge_seven:u8|temp[6]~6 } "NODE_NAME" } } { "../judge_seven/judge_seven.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/judge_seven/judge_seven.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.045 ns) + CELL(1.972 ns) 7.882 ns ledout2\[2\] 4 PIN PIN_A7 0 " "Info: 4: + IC(3.045 ns) + CELL(1.972 ns) = 7.882 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'ledout2\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { judge_seven:u8|temp[6]~6 ledout2[2] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.022 ns ( 38.34 % ) " "Info: Total cell delay = 3.022 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.860 ns ( 61.66 % ) " "Info: Total interconnect delay = 4.860 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { en two_four_trans:u5|s[0]~0 judge_seven:u8|temp[6]~6 ledout2[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { en {} en~combout {} two_four_trans:u5|s[0]~0 {} judge_seven:u8|temp[6]~6 {} ledout2[2] {} } { 0.000ns 0.000ns 1.281ns 0.534ns 3.045ns } { 0.000ns 0.772ns 0.225ns 0.053ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count_60:u3\|cout d\[1\] clk 3.914 ns register " "Info: th for register \"count_60:u3\|cout\" (data pin = \"d\[1\]\", clock pin = \"clk\") is 3.914 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.288 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.712 ns) 3.290 ns divide:u1\|cp 2 REG LCFF_X29_Y6_N27 2 " "Info: 2: + IC(1.724 ns) + CELL(0.712 ns) = 3.290 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 2; REG Node = 'divide:u1\|cp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { clk divide:u1|cp } "NODE_NAME" } } { "../divide/divide.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.228 ns) 4.139 ns count_60:u2\|m_clk 3 COMB LCCOMB_X30_Y5_N18 2 " "Info: 3: + IC(0.621 ns) + CELL(0.228 ns) = 4.139 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 2; COMB Node = 'count_60:u2\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { divide:u1|cp count_60:u2|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.712 ns) 5.095 ns count_60:u2\|cout 4 REG LCFF_X30_Y5_N5 1 " "Info: 4: + IC(0.244 ns) + CELL(0.712 ns) = 5.095 ns; Loc. = LCFF_X30_Y5_N5; Fanout = 1; REG Node = 'count_60:u2\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { count_60:u2|m_clk count_60:u2|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 5.436 ns count_60:u3\|m_clk 5 COMB LCCOMB_X29_Y5_N8 2 " "Info: 5: + IC(0.288 ns) + CELL(0.053 ns) = 5.436 ns; Loc. = LCCOMB_X29_Y5_N8; Fanout = 2; COMB Node = 'count_60:u3\|m_clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { count_60:u2|cout count_60:u3|m_clk } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.618 ns) 6.288 ns count_60:u3\|cout 6 REG LCFF_X29_Y5_N3 1 " "Info: 6: + IC(0.234 ns) + CELL(0.618 ns) = 6.288 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.177 ns ( 50.52 % ) " "Info: Total cell delay = 3.177 ns ( 50.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.111 ns ( 49.48 % ) " "Info: Total interconnect delay = 3.111 ns ( 49.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 0.234ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.523 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns d\[1\] 1 CLK PIN_U1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "clock.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.053 ns) 1.888 ns two_four_trans:u5\|s\[1\]~1 2 COMB LCCOMB_X29_Y5_N28 3 " "Info: 2: + IC(1.005 ns) + CELL(0.053 ns) = 1.888 ns; Loc. = LCCOMB_X29_Y5_N28; Fanout = 3; COMB Node = 'two_four_trans:u5\|s\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { d[1] two_four_trans:u5|s[1]~1 } "NODE_NAME" } } { "../two_four_trans/two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/two_four_trans/two_four_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.228 ns) 2.368 ns count_60:u3\|process_1~1 3 COMB LCCOMB_X29_Y5_N2 1 " "Info: 3: + IC(0.252 ns) + CELL(0.228 ns) = 2.368 ns; Loc. = LCCOMB_X29_Y5_N2; Fanout = 1; COMB Node = 'count_60:u3\|process_1~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { two_four_trans:u5|s[1]~1 count_60:u3|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.523 ns count_60:u3\|cout 4 REG LCFF_X29_Y5_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.523 ns; Loc. = LCFF_X29_Y5_N3; Fanout = 1; REG Node = 'count_60:u3\|cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "../count_60/count_60.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/count_60/count_60.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.266 ns ( 50.18 % ) " "Info: Total cell delay = 1.266 ns ( 50.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 49.82 % ) " "Info: Total interconnect delay = 1.257 ns ( 49.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { d[1] two_four_trans:u5|s[1]~1 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.005ns 0.252ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.288 ns" { clk divide:u1|cp count_60:u2|m_clk count_60:u2|cout count_60:u3|m_clk count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.288 ns" { clk {} clk~combout {} divide:u1|cp {} count_60:u2|m_clk {} count_60:u2|cout {} count_60:u3|m_clk {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.724ns 0.621ns 0.244ns 0.288ns 0.234ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.712ns 0.053ns 0.618ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { d[1] two_four_trans:u5|s[1]~1 count_60:u3|process_1~1 count_60:u3|cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { d[1] {} d[1]~combout {} two_four_trans:u5|s[1]~1 {} count_60:u3|process_1~1 {} count_60:u3|cout {} } { 0.000ns 0.000ns 1.005ns 0.252ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 17:37:55 2022 " "Info: Processing ended: Fri Jun 03 17:37:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
