// Seed: 2512190571
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
  assign id_0[1+1] = id_1;
  logic id_3;
endmodule
