ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
file: ../src/mem_reg_tb.v
	module worklib.mem_reg_tb:v
		errors: 0, warnings: 0
file: ../src/mem_reg.v
	module worklib.RQ:v
		errors: 0, warnings: 0
	module worklib.RD:v
		errors: 0, warnings: 0
	module worklib.Data_Bank:v
		errors: 0, warnings: 0
	module worklib.mem_reg:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Data_Bank:v <0x55aef72d>
			streams:   4, words:  2095
		worklib.RD:v <0x364a9b5a>
			streams:   2, words:   432
		worklib.RQ:v <0x29c89817>
			streams:   2, words:   432
		worklib.mem_reg_tb:v <0x3e9ed8ef>
			streams:  18, words: 28252
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:              29      29
		Scalar wires:            4       -
		Vectored wires:          9       -
		Always blocks:           6       6
		Initial blocks:          2       2
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.mem_reg_tb:v
Loading snapshot worklib.mem_reg_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
========================================
Testing Memory Registers (per paper Figure 3)
Data Bank: 32 x 24-bit registers
========================================

--- Writing patterns to all 32 registers ---

--- Reading back via both ports ---

--- Testing write-through forwarding ---
ERR FWD: expected deadbe got a5035a

--- Testing RQ accumulator ---

--- Testing RD accumulator ---

--- Testing RQ/RD hold when WE=0 ---

========================================
mem_reg_tb: 1 ERRORS / 71 checks
========================================
Simulation complete via $finish(1) at time 736 NS + 0
../src/mem_reg_tb.v:226     $finish;
ncsim> exit
