{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1455137355075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455137355082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 15:49:14 2016 " "Processing started: Wed Feb 10 15:49:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455137355082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1455137355082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu -c alu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1455137355082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_7_1200mv_85c_slow.vo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/ simulation " "Generated file alu_7_1200mv_85c_slow.vo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1455137356017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_7_1200mv_0c_slow.vo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/ simulation " "Generated file alu_7_1200mv_0c_slow.vo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1455137356041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_min_1200mv_0c_fast.vo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/ simulation " "Generated file alu_min_1200mv_0c_fast.vo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1455137356065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu.vo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/ simulation " "Generated file alu.vo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1455137356090 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_7_1200mv_85c_v_slow.sdo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/ simulation " "Generated file alu_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1455137356122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_7_1200mv_0c_v_slow.sdo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/ simulation " "Generated file alu_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1455137356139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_min_1200mv_0c_v_fast.sdo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/ simulation " "Generated file alu_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1455137356158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_v.sdo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/ simulation " "Generated file alu_v.sdo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1455137356179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455137356249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 15:49:16 2016 " "Processing ended: Wed Feb 10 15:49:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455137356249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455137356249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455137356249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1455137356249 ""}
