{
  "DESIGN_NAME": "overvoltage_dig",
  "VERILOG_FILES": ["dir::overvoltage_dig.v"],
  "RUN_CTS": 0,
  "CLOCK_PORT": "",
  "PL_RANDOM_GLB_PLACEMENT": 1,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 60 60",
  "PL_TARGET_DENSITY": 0.75,
  "FP_PDN_AUTO_ADJUST": 0,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "GRT_REPAIR_ANTENNAS": 1,
  "RUN_HEURISTIC_DIODE_INSERTION": 0
}
