sim_seconds                                 10.207554                       # Number of seconds simulated
sim_ticks                                10207553834000                       # Number of ticks simulated
final_tick                               31567352437500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2818162                       # Simulator instruction rate (inst/s)
host_op_rate                                  2823742                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              712298587                       # Simulator tick rate (ticks/s)
host_mem_usage                                2640788                       # Number of bytes of host memory used
host_seconds                                 14330.44                       # Real time elapsed on the host
sim_insts                                 40385511236                       # Number of instructions simulated
sim_ops                                   40465464986                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker       183296                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst       313856                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data    213614848                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker       116992                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst       152320                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data    217597440                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker       137472                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst       258560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data    172723712                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker        86272                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst       316928                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data    210330880                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst        54272                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total        815890944                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst       313856                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst       152320                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst       258560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst       316928                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total      1098752                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       544768                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        544768                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker          716                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst         1226                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data       834433                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker          457                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst          595                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data       849990                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker          537                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst         1010                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data       674702                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker          337                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst         1238                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data       821605                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst          212                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total           3187074                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         2128                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             2128                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        17957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        30747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     20927134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        11461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        14922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     21317295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        13468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        25330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     16921166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         8452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        31048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     20605415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         5317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data          125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            79930114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        30747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        14922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        25330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        31048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         5317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst          276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         107641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks         53369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total              53369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks         53369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        17957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        30747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     20927134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        11461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        14922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     21317295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        13468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        25330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     16921166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         8452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        31048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     20605415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         5317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data          125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           79983483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                   3187074                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     2128                       # Number of write requests accepted
system.mem_ctrls15.readBursts                25496592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  17024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM            815389184                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                501760                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                101312                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys             815890944                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             544768                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                15680                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts               13867                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0         3272336                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1         3178880                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2         3272273                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3         3183588                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4         3059816                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5         3143456                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6         3135097                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7         3235466                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             144                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2              48                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            1096                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4              48                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6              48                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1222                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                10207554384000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5            25496592                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              17024                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0               3185105                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1               3185064                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2               3185064                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3               3185066                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4               3185066                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5               3185068                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6               3185070                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7               3185074                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    56                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    44                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   43                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   41                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   41                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   39                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   37                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   34                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  130                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  130                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  130                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  130                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  130                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  130                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  130                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  127                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                   60                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples      3202808                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   254.617353                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   253.603471                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    14.951804                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63         4082      0.13%      0.13% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95         8562      0.27%      0.39% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127         4669      0.15%      0.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            1      0.00%      0.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191         4667      0.15%      0.69% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223         8561      0.27%      0.95% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255         3968      0.12%      1.08% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287      3168298     98.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total      3202808                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean 200264.992308                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean 47944.049216                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev 404333.692115                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-65535           69     53.08%     53.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::65536-131071           26     20.00%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::131072-196607           14     10.77%     83.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::196608-262143            2      1.54%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::262144-327679            3      2.31%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::327680-393215            1      0.77%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::524288-589823            3      2.31%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::589824-655359            1      0.77%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::786432-851967            2      1.54%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::851968-917503            1      0.77%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.24518e+06-1.31072e+06            2      1.54%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.31072e+06-1.37626e+06            2      1.54%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.77%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.90054e+06-1.96608e+06            1      0.77%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.09715e+06-2.16269e+06            2      1.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          130                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.353846                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.335009                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.905295                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.77%      0.77% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.77%      1.54% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              2      1.54%      3.08% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24             67     51.54%     54.62% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25             59     45.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          130                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat               768966248778                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat          1200867707178                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat              81538918400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   30178.13                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              47128.13                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      79.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   79.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits               22278629                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  2641                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.66                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  3200660.98                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 9069234769003                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT  241406449036                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          1289350137.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          1297100649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          1241519529.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          1286372707.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          869799696.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          875028216.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          837533016.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3             867791112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         8456204390.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         8505555302.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         8140549747.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3           8426421120                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6151127.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        6207528.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        6582021.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        6249830.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      151969285621.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      152024767104.959991                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      151639868594.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      151949551400.639984                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      1581828299136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      1581779631168.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      1582117261440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      1581845609856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        2236877702139.839844                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        2236946902001.280273                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        2236441926380.159668                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        2236840608057.599609                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.251966                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.254387                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.236722                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.250669                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker       141824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst       429056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data    210675456                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker       142080                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst       736768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data    214480128                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker        56832                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst       336128                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data    170384640                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker        69632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst       391936                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data    207678720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst        56064                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total        805589248                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst       429056                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst       736768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst       336128                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst       391936                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total      1956864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks      1875712                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total       1875712                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker          554                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst         1676                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data       822951                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker          555                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst         2878                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data       837813                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker          222                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst         1313                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data       665565                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker          272                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst         1531                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data       811245                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst          219                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total           3146833                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         7327                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             7327                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker        13894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        42033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     20639172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker        13919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        72179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     21011903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         5568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.itb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        32929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     16692015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         6822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.itb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        38397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     20345591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         5492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst          677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data          226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            78920891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        42033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        72179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        32929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        38397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         5492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst          677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         191707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        183757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             183757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        183757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker        13894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        42033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     20639172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker        13919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        72179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     21011903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         5568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.itb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        32929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     16692015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         6822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.itb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        38397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     20345591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         5492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst          677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data          226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           79104649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                   3146833                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     7327                       # Number of write requests accepted
system.mem_ctrls09.readBursts                25174664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  58616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM            804514752                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ               1074496                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten               1133984                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys             805589248                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys            1875712                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                33578                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts               23179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        14344                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0         3150312                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1         3094464                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2         3025427                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3         3120676                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4         3115784                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5         3239848                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6         3197713                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7         3196862                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0              72                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1              40                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2           11894                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3              41                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             144                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5              40                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6           12064                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7           11142                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                10207570543000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5            25174664                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              58616                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0               3143060                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1               3142337                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2               3142337                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3               3142336                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4               3142337                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5               3142346                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6               3142344                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7               3142343                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   267                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   206                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  201                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  199                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  197                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  193                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  189                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  184                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 1446                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 1446                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 1446                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 1446                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 1446                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 1447                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 1447                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 1448                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 1451                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 1449                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 1446                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 1446                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 1444                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 1444                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 1437                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                  689                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples      3170367                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   254.118446                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   252.647246                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    17.665563                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63         7309      0.23%      0.23% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95        10520      0.33%      0.56% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127         5651      0.18%      0.74% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           17      0.00%      0.74% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191         5654      0.18%      0.92% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223        10508      0.33%      1.25% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255         5829      0.18%      1.43% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287      3124879     98.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total      3170367                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         1451                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean 17325.186079                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean 13636.355759                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev  9150.907646                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-1023           13      0.90%      0.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-2047           28      1.93%      2.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-3071           88      6.06%      8.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-4095           36      2.48%     11.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-5119           47      3.24%     14.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5120-6143           57      3.93%     18.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6144-7167           29      2.00%     20.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7168-8191           22      1.52%     22.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8192-9215           21      1.45%     23.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::9216-10239           51      3.51%     27.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::10240-11263           23      1.59%     28.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::11264-12287           25      1.72%     30.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::12288-13311           33      2.27%     32.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::13312-14335           53      3.65%     36.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::14336-15359           33      2.27%     38.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::15360-16383           47      3.24%     41.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16384-17407           52      3.58%     45.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::17408-18431           48      3.31%     48.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::18432-19455           53      3.65%     52.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::19456-20479           51      3.51%     55.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::20480-21503           65      4.48%     60.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::21504-22527           67      4.62%     64.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::22528-23551           84      5.79%     70.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::23552-24575           70      4.82%     75.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24576-25599           82      5.65%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::25600-26623           61      4.20%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::26624-27647           61      4.20%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::27648-28671           36      2.48%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::28672-29695           45      3.10%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::29696-30719           23      1.59%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::30720-31743           12      0.83%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::31744-32767           11      0.76%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32768-33791            4      0.28%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::33792-34815            3      0.21%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::34816-35839            2      0.14%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::35840-36863            1      0.07%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::38912-39935            1      0.07%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::39936-40959            1      0.07%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40960-41983            2      0.14%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::41984-43007            1      0.07%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::43008-44031            1      0.07%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::44032-45055            4      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::45056-46079            2      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48128-49151            2      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         1451                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         1451                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.422467                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.408692                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.769248                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              3      0.21%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.07%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              2      0.14%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              3      0.21%      0.62% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              1      0.07%      0.69% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              2      0.14%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              7      0.48%      1.31% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            744     51.27%     52.58% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25            688     47.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         1451                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat               753502697903                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat          1179644105603                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat              80451475200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29970.97                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46920.97                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      78.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   78.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    29.95                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits               21976586                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 29570                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  3236224.71                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 9071495787954                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT  239145430085                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          1256514940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1            1236580128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          1281866947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          1296714787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0             847648968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1             834200880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2             864751512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3             874767912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         8247432460.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1           8089907904                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         8393090035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3           8463381888                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        21168967.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2             5971968                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        35998525.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      151743003701.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      151637724610.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      151913296500.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      152098734317.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      1582026792048.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      1582119142128.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      1581877412400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      1581714747648.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        2236585667567.040039                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        2236397336649.600098                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        2236795001394.240234                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        2236942957109.760254                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.241750                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.235162                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.249073                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.254249                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst       841728                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data    210710784                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst       934656                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data    214388736                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst       732416                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data    170185728                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst       832256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data    207309056                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst        40960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data         8960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total        805991936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst       841728                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst       934656                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst       732416                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst       832256                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total      3386880                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks      1710080                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       1710080                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst         3288                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data       823089                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst         3651                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data       837456                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst         2861                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data       664788                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst         3251                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data       809801                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst          160                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total           3148406                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         6680                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             6680                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        82461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     20642633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        91565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     21002949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        71752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     16672528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        81533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     20309377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         4013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data          878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst          477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data          176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            78960341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        82461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        91565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        71752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        81533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         4013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst          477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         331801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        167531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             167531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        167531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        82461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     20642633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        91565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     21002949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        71752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     16672528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        81533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     20309377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         4013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data          878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst          477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data          176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           79127872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                   3148406                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     6680                       # Number of write requests accepted
system.mem_ctrls06.readBursts                25187248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  53440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM            805235296                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                756640                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1297472                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys             805991936                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys            1710080                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                23645                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts               12893                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           62                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0         3194654                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1         3017440                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2         3192405                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3         3039240                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4         3131322                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5         3155488                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6         3267842                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7         3165212                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           22046                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             360                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             597                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3              40                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             439                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5              56                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6           12990                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            4018                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                10207552674000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5            25187248                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              53440                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0               3145228                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1               3144580                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2               3144592                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3               3144627                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4               3144652                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5               3144711                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6               3144755                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7               3144783                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                  1028                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   770                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  730                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  692                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  665                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  605                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  558                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  520                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   24                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 1611                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 1613                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1614                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1615                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1616                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1616                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1672                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1678                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1684                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1677                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1672                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1671                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1671                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1668                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 1626                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                  748                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples      3170881                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   254.356051                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   253.050742                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    16.581855                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63         6574      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95         9443      0.30%      0.51% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127         4547      0.14%      0.65% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           37      0.00%      0.65% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191         4549      0.14%      0.79% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223         9409      0.30%      1.09% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255         4875      0.15%      1.24% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287      3131447     98.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total      3170881                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         1684                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean 14940.876485                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean 10025.269425                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev  9154.018917                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1023           79      4.69%      4.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-2047          159      9.44%     14.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-3071          103      6.12%     20.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-4095           38      2.26%     22.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-5119           35      2.08%     24.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5120-6143           25      1.48%     26.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6144-7167           28      1.66%     27.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7168-8191           41      2.43%     30.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8192-9215           37      2.20%     32.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::9216-10239           38      2.26%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::10240-11263           36      2.14%     36.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::11264-12287           37      2.20%     38.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::12288-13311           33      1.96%     40.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::13312-14335           41      2.43%     43.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::14336-15359           52      3.09%     46.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::15360-16383           44      2.61%     49.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16384-17407           35      2.08%     51.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::17408-18431           32      1.90%     53.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::18432-19455           34      2.02%     55.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::19456-20479           34      2.02%     57.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20480-21503           44      2.61%     59.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::21504-22527          108      6.41%     66.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::22528-23551          199     11.82%     77.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::23552-24575          203     12.05%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24576-25599          107      6.35%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::25600-26623           39      2.32%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::26624-27647           11      0.65%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::29696-30719            1      0.06%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::30720-31743            1      0.06%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::31744-32767            2      0.12%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32768-33791            1      0.06%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::33792-34815            2      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::35840-36863            1      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::36864-37887            1      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::39936-40959            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40960-41983            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::46080-47103            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1684                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         1684                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.077197                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.014034                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.592086                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16             13      0.77%      0.77% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17             28      1.66%      2.43% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18             28      1.66%      4.10% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19             11      0.65%      4.75% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              1      0.06%      4.81% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.06%      4.87% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              3      0.18%      5.05% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23             43      2.55%      7.60% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            847     50.30%     57.90% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25            709     42.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1684                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat               761025478137                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat          1187548548987                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat              80523529600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   30243.10                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              47193.10                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      78.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   78.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits               21999568                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 33700                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  3235269.24                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 9071307226131                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT  239333991908                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          1252320652.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          1247738083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2            1266801984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          1292299747.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0             844819488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1             841728072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2             854588640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3             871789512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0           8180372928                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         8192532441.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         8317512652.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         8451548851.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        21583687.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        6441431.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5865384.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        23974133.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      151781379275.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      151689847654.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      151816833731.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      152008726155.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      1581993129264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      1582073420160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      1581962028864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      1581793702176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        2236532217327.359863                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        2236510319873.280273                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        2236682243288.640137                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        2236900652607.359863                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.239880                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.239114                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.245129                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.252769                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst       482816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data    213561856                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst      1821440                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data    217607936                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst       494592                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data    172648704                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst       588032                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data    210299136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst        56576                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total        817571840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst       482816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst      1821440                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst       494592                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst       588032                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst        56576                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total      3451136                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       820480                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        820480                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst         1886                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data       834226                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst         7115                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data       850031                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst         1932                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data       674409                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst         2297                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data       821481                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst          221                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total           3193640                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         3205                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             3205                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        47300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     20921943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       178440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     21318324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        48454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     16913818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        57608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     20602305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         5543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst          752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            80094786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        47300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       178440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        48454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        57608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         5543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst          752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         338096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks         80380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total              80380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks         80380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        47300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     20921943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       178440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     21318324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        48454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     16913818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        57608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     20602305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         5543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst          752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           80175166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                   3193640                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     3205                       # Number of write requests accepted
system.mem_ctrls02.readBursts                25549120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  25640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM            816886944                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                684896                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                330688                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys             817571840                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             820480                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                21403                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts               15290                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         1723                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0         3154032                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1         3165784                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2         3194350                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3         3246160                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4         3100906                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5         3303416                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6         3100365                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7         3262704                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             392                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1              48                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            3334                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             432                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             700                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5              48                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            5332                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7              48                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                10207568529000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5            25549120                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              25640                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0               3190788                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1               3190656                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2               3190651                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3               3190675                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4               3190692                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5               3190707                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6               3190729                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7               3190738                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   348                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   300                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  288                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  264                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  246                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  231                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  208                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  194                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  382                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  389                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  394                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  394                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  394                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  394                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  394                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  434                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  437                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  440                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  440                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  440                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  440                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  440                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  440                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  440                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  439                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  439                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  434                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  431                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  431                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  431                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  431                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  410                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples      3209163                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   254.651332                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   253.679506                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    14.714016                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63         3929      0.12%      0.12% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95         7520      0.23%      0.36% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127         5511      0.17%      0.53% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            6      0.00%      0.53% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191         5507      0.17%      0.70% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223         7501      0.23%      0.93% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255         3528      0.11%      1.04% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287      3175661     98.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total      3209163                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          439                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean 58133.405467                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean 35586.236073                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev 52167.318609                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-8191           41      9.34%      9.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8192-16383           16      3.64%     12.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16384-24575           48     10.93%     23.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24576-32767           76     17.31%     41.23% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32768-40959           30      6.83%     48.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40960-49151           34      7.74%     55.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::49152-57343           33      7.52%     63.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::57344-65535           25      5.69%     69.02% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::65536-73727           22      5.01%     74.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::73728-81919           15      3.42%     77.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::81920-90111           14      3.19%     80.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::90112-98303           14      3.19%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::98304-106495           13      2.96%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::106496-114687            4      0.91%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::114688-122879            4      0.91%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::122880-131071           10      2.28%     90.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::131072-139263            7      1.59%     92.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::139264-147455            3      0.68%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::147456-155647            3      0.68%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::155648-163839            3      0.68%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::163840-172031            2      0.46%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::172032-180223            4      0.91%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::180224-188415            4      0.91%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::188416-196607            3      0.68%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::196608-204799            1      0.23%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::204800-212991            2      0.46%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::212992-221183            1      0.23%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::221184-229375            1      0.23%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::245760-253951            1      0.23%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::262144-270335            1      0.23%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::278528-286719            1      0.23%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::286720-294911            1      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::294912-303103            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::311296-319487            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          439                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          439                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.539863                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.400492                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     2.364623                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              7      1.59%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17             18      4.10%      5.69% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18             26      5.92%     11.62% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              3      0.68%     12.30% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23             25      5.69%     18.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            184     41.91%     59.91% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25            176     40.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          439                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat               770077756915                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat          1202772560065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat              81688694400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   30166.34                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              47116.34                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      80.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   80.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.67                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits               22320309                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  8579                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              82.89                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3193013.28                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 9068672799731                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT  241968418308                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          1268232940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          1298937427.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          1288064332.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          1275578841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0             855553968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1             876267312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2             868932288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3          860509536.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         8314392153.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         8518390732.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         8466278745.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         8378820403.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5981921.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        7625871.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        6537231.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        8620784.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      151820332692.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      152039278028.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      151973299771.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      151896005746.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      1581958959600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      1581766902288.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      1581824777952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      1581892579728.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        2236682065307.520020                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        2236966013690.879883                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        2236886502352.319824                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        2236770727071.360352                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.245122                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.255056                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.252274                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.248224                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst       236800                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data    211671808                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst       252672                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data    215256320                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst       206080                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data    170934784                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst       189952                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data    208465408                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst        34560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data        12288                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total        807268608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst       236800                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst       252672                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst       206080                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst       189952                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total       923648                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks      1262080                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total       1262080                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst          925                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data       826843                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst          987                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data       840845                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst          805                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data       667714                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst          742                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data       814318                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst          135                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data           48                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total           3153393                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         4930                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             4930                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        23199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     20736781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        24753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     21087944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        20189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     16745911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.itb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        18609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     20422661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         3386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data         1204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst          351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data          301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            79085413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        23199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        24753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        20189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        18609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         3386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst          351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          90487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        123642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             123642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        123642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        23199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     20736781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        24753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     21087944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        20189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     16745911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.itb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        18609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     20422661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         3386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data         1204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst          351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data          301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           79209055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                   3153393                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     4930                       # Number of write requests accepted
system.mem_ctrls10.readBursts                25227144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  39440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM            806543584                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                725024                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                784256                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys             807268608                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys            1262080                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                22657                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts               14932                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          180                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0         3229819                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1         3161568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2         3174064                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3         3051604                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4         3197460                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5         3106618                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6         3240336                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7         3043018                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            8831                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1              64                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            3194                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            3589                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4              64                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5              16                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6              64                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            8686                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                10207569763000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5            25227144                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              39440                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0               3151111                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1               3150411                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2               3150415                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3               3150401                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4               3150396                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5               3150394                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6               3150380                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7               3150379                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   124                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    85                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   74                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   71                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   69                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   62                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   60                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   54                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 1006                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 1006                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 1006                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 1006                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 1006                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 1006                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 1007                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 1005                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  996                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  995                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  991                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  990                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  989                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                  404                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples      3173829                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   254.370302                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   253.220019                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    16.114812                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63         4386      0.14%      0.14% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95         8708      0.27%      0.41% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127         7244      0.23%      0.64% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           28      0.00%      0.64% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191         7227      0.23%      0.87% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223         8725      0.27%      1.14% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255         3224      0.10%      1.25% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287      3134287     98.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total      3173829                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples         1009                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean 24975.999009                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean 21575.174392                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev 11801.674784                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-4095           32      3.17%      3.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-8191           25      2.48%      5.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8192-12287           30      2.97%      8.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::12288-16383           66      6.54%     15.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16384-20479          131     12.98%     28.15% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::20480-24575          185     18.33%     46.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24576-28671          292     28.94%     75.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::28672-32767          150     14.87%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32768-36863           18      1.78%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::36864-40959           17      1.68%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40960-45055           16      1.59%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::45056-49151           10      0.99%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::49152-53247           13      1.29%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::53248-57343            6      0.59%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::57344-61439            5      0.50%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::61440-65535            1      0.10%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::65536-69631            1      0.10%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::69632-73727            3      0.30%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::73728-77823            2      0.20%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::81920-86015            1      0.10%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::90112-94207            1      0.10%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::102400-106495            3      0.30%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::131072-135167            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         1009                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples         1009                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.289395                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.267795                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.956129                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              2      0.20%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.10%      0.30% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              4      0.40%      0.69% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              9      0.89%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              1      0.10%      1.68% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              4      0.40%      2.08% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.10%      2.18% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.10%      2.28% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            583     57.78%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25            403     39.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         1009                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat               763300086280                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat          1190516140930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat              80654358400                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30284.29                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47234.29                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      79.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   79.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    29.05                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits               22034736                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 20430                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  3231958.78                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 9071293855761                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT  239347362278                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          1289646489.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          1257250377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          1267619068.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          1260940867.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          869999616.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          848145096.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2             855139848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3             850634712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0           8448855168                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1           8222375616                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2           8329531392                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         8260675238.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        15559464.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        13723914.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5590425.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        15125667.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      152016322659.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      151748460927.359985                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      151827304731.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      151803864106.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      1581787038576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      1582022005008.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      1581952843776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      1581973405728.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        2236886034005.760254                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        2236570572970.560547                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        2236696641273.600098                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        2236623258351.360352                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.252258                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.241222                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.245632                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.243065                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst       894720                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data    212203520                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst      1093888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data    215805952                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst       929280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data    171299584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst      1075456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data    208701952                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst        36864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data        14080                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         3328                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total        812064256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst       894720                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst      1093888                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst       929280                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst      1075456                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total      4035840                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks      1372928                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total       1372928                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst         3495                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data       828920                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst         4273                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data       842992                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst         3630                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data       669139                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst         4201                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data       815242                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst          144                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data           55                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total           3172126                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         5363                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             5363                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        87653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     20788871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       107165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     21141789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        91038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     16781649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       105359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     20445834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         3611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data         1379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst          552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data          326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            79555226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        87653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       107165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        91038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       105359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         3611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst          552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         395378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        134501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             134501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        134501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        87653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     20788871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       107165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     21141789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        91038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     16781649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       105359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     20445834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         3611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data         1379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst          552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data          326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           79689728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                   3172126                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     5363                       # Number of write requests accepted
system.mem_ctrls07.readBursts                25377008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  42904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM            811343808                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                720448                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                911392                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys             812064256                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys            1372928                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                22514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts               14423                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs         1280                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0         3292236                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1         2928992                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2         3175631                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3         3362126                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4         3143330                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5         3104504                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6         3225329                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7         3122346                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            9581                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1              48                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             555                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            4441                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             616                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5              32                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            9644                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            3564                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                10207576463000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5            25377008                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              42904                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0               3169078                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1               3168569                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2               3168579                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3               3168620                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4               3168648                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5               3168678                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6               3168706                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7               3168727                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   851                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   665                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  632                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  581                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  548                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  515                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  488                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  452                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   28                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 1105                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 1133                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 1134                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 1134                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 1137                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 1138                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 1138                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 1166                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 1178                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 1189                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 1185                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 1182                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 1178                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 1174                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 1171                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                 1137                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                  490                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples      3192857                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   254.397613                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   253.158884                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    16.253986                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63         6350      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95         7807      0.24%      0.44% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127         5962      0.19%      0.63% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           38      0.00%      0.63% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191         5949      0.19%      0.82% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223         7791      0.24%      1.06% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255         5198      0.16%      1.22% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287      3153762     98.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total      3192857                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples         1189                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean 21343.669470                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean 15963.437864                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev 13279.970819                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-4095          143     12.03%     12.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-8191           66      5.55%     17.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8192-12287           61      5.13%     22.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::12288-16383          102      8.58%     31.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16384-20479          136     11.44%     42.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::20480-24575          204     17.16%     59.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24576-28671          257     21.61%     81.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::28672-32767          118      9.92%     91.42% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32768-36863           19      1.60%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::36864-40959           14      1.18%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40960-45055           20      1.68%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::45056-49151           19      1.60%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::49152-53247            4      0.34%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::53248-57343            6      0.50%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::57344-61439            7      0.59%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::61440-65535            2      0.17%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::65536-69631            2      0.17%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::69632-73727            2      0.17%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::73728-77823            1      0.08%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::86016-90111            1      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::94208-98303            2      0.17%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::98304-102399            1      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::102400-106495            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::143360-147455            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         1189                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples         1189                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.953743                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.876884                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.741370                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16             26      2.19%      2.19% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17             12      1.01%      3.20% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18             19      1.60%      4.79% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              3      0.25%      5.05% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              5      0.42%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              3      0.25%      5.72% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              4      0.34%      6.06% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23             34      2.86%      8.92% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            646     54.33%     63.25% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25            437     36.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         1189                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat               757845084564                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat          1187603757864                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat              81134380800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29889.97                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46839.97                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      79.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   79.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    29.73                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits               22166352                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 23766                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  3212466.34                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 9069838946677                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT  240802271362                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0            1254687840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          1321488604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          1252385366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          1277832931.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0             846416400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1             891480408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2             844863144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3             862030152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         8202501964.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1           8656385088                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2           8224607040                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3           8353957248                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        17113835.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        12869591.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5952061.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        22728314.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      151750805788.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      152214439703.039978                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      151719510107.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      151935798623.039978                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      1582019948112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      1581613251696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      1582047400464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      1581857673696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        2236550085972.479980                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        2237168527122.240234                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        2236553330214.720215                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        2236768632996.479980                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.240506                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.262140                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.240619                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.248151                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       291328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst       555008                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data    211607808                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       336128                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst       523776                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data    215403520                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker       412416                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst       532736                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data    171158784                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker       341248                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst       572416                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data    208685056                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst        35072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total        810466304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst       555008                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst       523776                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst       532736                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst       572416                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total      2228480                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       802048                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        802048                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker         1138                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst         2168                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data       826593                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker         1313                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst         2046                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data       841420                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker         1611                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst         2081                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data       668589                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker         1333                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst         2236                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data       815176                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst          137                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total           3165884                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         3133                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             3133                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        28540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        54372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     20730511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        32929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        51313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     21102364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        40403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.itb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        52190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     16767855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        33431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.itb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        56078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     20444179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         3436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst          928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            79398680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        54372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        51313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        52190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        56078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         3436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst          928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         218317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks         78574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total              78574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks         78574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        28540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        54372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     20730511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        32929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        51313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     21102364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        40403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.itb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        52190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     16767855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        33431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.itb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        56078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     20444179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         3436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst          928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           79477254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                   3165884                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     3133                       # Number of write requests accepted
system.mem_ctrls08.readBursts                25327072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  25064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM            809853696                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                612608                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                357600                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys             810466304                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             802048                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                19144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts               13906                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs          683                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0         3122536                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1         3179640                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2         3261792                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3         3158195                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4         3185304                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5         3081696                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6         3170045                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7         3148720                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0              72                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1              64                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             128                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            3136                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             200                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5              48                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            7463                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7              64                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                10207553872000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5            25327072                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              25064                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0               3163503                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1               3163279                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2               3163280                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3               3163287                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4               3163296                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5               3163306                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6               3163320                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7               3163325                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   234                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   189                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  172                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  165                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  158                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  147                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  133                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  127                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  421                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  421                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  421                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  421                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  421                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  421                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  421                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  461                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  465                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  472                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  471                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  439                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                  251                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples      3182800                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   254.559286                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   253.451250                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    15.455828                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63         4160      0.13%      0.13% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95        11932      0.37%      0.51% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127         1889      0.06%      0.56% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            3      0.00%      0.57% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191         1889      0.06%      0.62% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223        11910      0.37%      1.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255         3641      0.11%      1.11% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287      3147376     98.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total      3182800                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          472                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean 54914.692797                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean 42011.279685                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev 44312.608199                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-16383           30      6.36%      6.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16384-32767          125     26.48%     32.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32768-49151           92     19.49%     52.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::49152-65535           98     20.76%     73.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::65536-81919           58     12.29%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::81920-98303           21      4.45%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::98304-114687           14      2.97%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::114688-131071           15      3.18%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::131072-147455            4      0.85%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::147456-163839            3      0.64%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::163840-180223            7      1.48%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::180224-196607            1      0.21%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::212992-229375            2      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::245760-262143            1      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::606208-622591            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          472                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          472                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.675847                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.547205                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     2.271117                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16             10      2.12%      2.12% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              9      1.91%      4.03% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18             32      6.78%     10.81% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23             32      6.78%     17.58% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            175     37.08%     54.66% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25            214     45.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          472                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat               764615594343                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat          1193584973943                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat              80985369600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   30212.49                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              47162.49                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      79.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   79.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits               22127005                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  9298                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3221047.37                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 9070672274586                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT  239969063614                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0            1260267120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          1285991078.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          1261734969.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          1274090428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0             850180200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1             867533664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2          851170416.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3             859505448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         8285473497.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         8444754739.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2           8276543808                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         8339613235.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5772902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        7253867.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5580472.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        9295534.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      151775326696.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      151952536869.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      151778840212.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      151873249121.279999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      1581998438544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      1581842991024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      1581995356512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      1581912541680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        2236634070991.680176                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        2236859673273.600098                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        2236627838422.080078                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        2236726907478.720215                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.243444                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.251336                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.243225                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.246691                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker       212480                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst       236032                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data    212583680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker       212480                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst       422912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data    216649472                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker       230144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst       209408                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data    171889408                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker       208896                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst       232704                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data    209443328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        41728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data         5888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total        812583680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst       236032                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst       422912                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst       209408                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst       232704                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        41728                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total      1146624                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       881664                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        881664                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker          830                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst          922                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data       830405                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker          830                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst         1652                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data       846287                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker          899                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst          818                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data       671443                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker          816                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst          909                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data       818138                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst          163                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total           3174155                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         3444                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             3444                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        20816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        23123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     20826114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        20816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        41431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     21224426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker        22546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        20515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     16839432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker        20465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        22797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     20518464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         4088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data          577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst          376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data          125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            79606113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        23123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        41431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        20515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        22797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         4088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst          376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         112331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks         86374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total              86374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks         86374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        20816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        23123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     20826114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        20816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        41431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     21224426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker        22546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        20515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     16839432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker        20465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        22797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     20518464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         4088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data          577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst          376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data          125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           79692486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                   3174155                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     3444                       # Number of write requests accepted
system.mem_ctrls11.readBursts                25393240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  27552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM            811947168                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                636512                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                550592                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys             812583680                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             881664                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                19891                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts               10346                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           36                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0         3292078                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1         3095003                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2         3211088                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3         3139024                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4         3075640                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5         3186568                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6         3119856                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7         3254092                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            6711                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            2190                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2159                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             514                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            2277                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5              24                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6              56                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            3275                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                10207571335000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5            25393240                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              27552                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0               3171942                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1               3171578                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2               3171581                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3               3171581                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4               3171584                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5               3171576                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6               3171575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7               3171578                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    64                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    48                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   46                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   43                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   41                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   40                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   37                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   35                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  704                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  705                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  705                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  705                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  705                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  705                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  705                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  707                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  706                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  706                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  704                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  702                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  700                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  698                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                  279                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples      3192878                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   254.471909                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   253.282609                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    15.891702                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63         6061      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95         7942      0.25%      0.44% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127         5127      0.16%      0.60% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           15      0.00%      0.60% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191         5137      0.16%      0.76% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223         7949      0.25%      1.01% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255         5386      0.17%      1.18% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287      3155261     98.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total      3192878                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          707                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean 35882.519095                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean 29304.666937                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev 19305.572777                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-4095           23      3.25%      3.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4096-8191           10      1.41%      4.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8192-12287           10      1.41%      6.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::12288-16383           24      3.39%      9.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16384-20479           43      6.08%     15.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::20480-24575           78     11.03%     26.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24576-28671          124     17.54%     44.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::28672-32767           75     10.61%     54.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32768-36863           28      3.96%     58.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::36864-40959           30      4.24%     62.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40960-45055           54      7.64%     70.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::45056-49151           55      7.78%     78.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::49152-53247           38      5.37%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::53248-57343           51      7.21%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::57344-61439           23      3.25%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::61440-65535            4      0.57%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::65536-69631            4      0.57%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::69632-73727            7      0.99%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::73728-77823            6      0.85%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::77824-81919            7      0.99%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::81920-86015            5      0.71%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::94208-98303            1      0.14%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::98304-102399            1      0.14%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::106496-110591            1      0.14%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::110592-114687            1      0.14%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::122880-126975            1      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::131072-135167            1      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::155648-159743            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::163840-167935            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          707                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          707                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.336634                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.324550                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.731603                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              1      0.14%      0.14% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              2      0.28%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.28%      0.71% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              2      0.28%      0.99% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              2      0.28%      1.27% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              2      0.28%      1.56% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            419     59.26%     60.82% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25            277     39.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          707                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat               767449765387                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat          1197528030937                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat              81194716800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   30246.29                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              47196.29                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      79.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   79.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.16                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits               22183332                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 14345                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  3212353.52                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 9069878492416                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT  240763037612                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          1282219545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          1279434441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          1257346540.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          1286325532.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0          864989376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          863110536.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2             848209968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3             867759288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         8411047257.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         8387522956.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         8243157811.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         8439688857.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        10561259.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        8276567.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        7453762.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        7437588.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      151939674823.679993                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      151904931125.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      151754218784.639984                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      151958598203.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      1581854273520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      1581884750448.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      1582016954256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      1581837674064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        2236821377813.759766                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        2236786638106.560059                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        2236585953154.560059                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        2236856095565.759766                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.249996                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.248781                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.241760                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.251211                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst       842752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data    210839040                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst      1515520                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data    214728960                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst       575232                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data    170419968                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst       651520                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data    207518976                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst        46848                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total        807146752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst       842752                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst      1515520                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst       575232                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst       651520                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total      3638016                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       627200                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        627200                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst         3292                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data       823590                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst         5920                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data       838785                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst         2247                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data       665703                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst         2545                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data       810621                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst          183                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total           3152917                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2450                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2450                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        82562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     20655197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       148470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     21036280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        56354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     16695476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        63827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     20329942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         4590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data          125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst          602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            79073475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        82562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       148470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        56354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        63827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         4590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst          602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         356404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks         61445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total              61445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks         61445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        82562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     20655197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       148470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     21036280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        56354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     16695476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        63827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     20329942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         4590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data          125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst          602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           79134920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                   3152917                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2450                       # Number of write requests accepted
system.mem_ctrls01.readBursts                25223336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  19600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM            806471392                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                675360                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                140576                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys             807146752                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             627200                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                21105                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts               15200                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs         1598                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0         3204769                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1         3290739                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2         3221983                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3         3061056                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4         3090253                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5         3048035                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6         3129630                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7         3155766                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             337                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             104                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            1295                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3              40                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             527                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5              56                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1230                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             804                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                10207570253000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5            25223336                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              19600                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0               3150056                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1               3149915                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2               3149936                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3               3149946                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4               3149964                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5               3149979                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6               3150031                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7               3150045                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   381                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   345                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  320                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  310                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  292                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  277                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  224                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  210                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  181                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  181                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  181                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  181                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  181                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  181                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  181                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  179                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                   87                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples      3168552                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   254.568007                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   253.542064                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    15.134869                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63         4127      0.13%      0.13% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95         7603      0.24%      0.37% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127         6026      0.19%      0.56% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            4      0.00%      0.56% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191         6026      0.19%      0.75% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223         7598      0.24%      0.99% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255         3865      0.12%      1.11% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287      3133303     98.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total      3168552                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean 140303.238889                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean 34659.780912                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev 327004.767685                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-65535          123     68.33%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::65536-131071           21     11.67%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::131072-196607           12      6.67%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::196608-262143            4      2.22%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::262144-327679            3      1.67%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::327680-393215            1      0.56%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::393216-458751            3      1.67%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::524288-589823            1      0.56%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::589824-655359            1      0.56%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::655360-720895            2      1.11%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::786432-851967            1      0.56%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::917504-983039            3      1.67%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.56%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.56%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.56%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.03162e+06-2.09715e+06            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.16269e+06-2.22822e+06            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          180                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.405556                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.390378                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.816706                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.56%      0.56% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.56%      1.11% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              2      1.11%      2.22% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24             90     50.00%     52.22% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25             86     47.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          180                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat               753274544085                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat          1180452359535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat              80647139200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29889.20                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46839.20                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      79.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   79.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    28.55                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits               22034407                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3665                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  3234986.69                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 9071836900377                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT  238804366251                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          1313514316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          1261886169.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          1226521094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          1261456761.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0             886100928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1          851272416.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2             827415024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          850982736.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         8603034585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         8288911987.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         8036099635.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         8273696870.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        6026296.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        6569164.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        6154859.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        7007109.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      152133360914.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      151786361750.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      151532270524.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      151783381480.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      1581684376368.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      1581988761600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      1582211648640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      1581991375872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        2237085025440.960449                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        2236642375119.359863                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        2236298721809.280273                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        2236626512860.799805                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.259219                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.243734                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.231712                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.243179                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst       636416                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data    213941248                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst       299008                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data    217812480                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst       617216                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data    172790016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst       654592                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data    210537216                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst        71680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data         4608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total        817370880                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst       636416                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst       299008                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst       617216                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst       654592                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst        71680                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total      2284032                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       353024                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        353024                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst         2486                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data       835708                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst         1168                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data       850830                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst         2411                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data       674961                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst         2557                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data       822411                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst          280                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total           3192855                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         1379                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             1379                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        62348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     20959110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        29293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     21338362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        60467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     16927661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        64128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     20625629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         7022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data          451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst          502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data          125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            80075099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        62348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        29293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        60467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        64128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         7022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst          502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         223759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks         34585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total              34585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks         34585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        62348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     20959110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        29293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     21338362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        60467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     16927661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        64128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     20625629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         7022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data          451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst          502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data          125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           80109683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                   3192855                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     1379                       # Number of write requests accepted
system.mem_ctrls05.readBursts                25542840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  11032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM            816981344                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                389536                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                 89408                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys             817370880                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             353024                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                12173                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                8239                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0         3256520                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1         3145889                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2         3138631                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3         3248287                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4         3321362                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5         3304190                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6         3061525                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7         3054263                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0              56                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             377                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             268                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             360                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             227                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             338                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             253                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             915                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                10207575754000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5            25542840                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              11032                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0               3191400                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1               3191233                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2               3191237                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3               3191242                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4               3191239                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5               3191243                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6               3191245                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7               3191252                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    91                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    82                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   77                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   72                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   70                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   65                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   63                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   56                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  113                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  115                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  113                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  113                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  113                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                   52                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples      3211529                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   254.417990                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   253.232113                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    16.053097                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63         5269      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95         9376      0.29%      0.46% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127         5226      0.16%      0.62% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            7      0.00%      0.62% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191         5228      0.16%      0.78% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223         9374      0.29%      1.07% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255         5042      0.16%      1.23% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287      3172007     98.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total      3211529                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          115                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean 225298.669565                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean 100736.220376                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev 244852.536082                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-32767           19     16.52%     16.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32768-65535           15     13.04%     29.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::65536-98303           18     15.65%     45.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::98304-131071            9      7.83%     53.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::131072-163839            7      6.09%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::163840-196607            3      2.61%     61.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::196608-229375            4      3.48%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::229376-262143            4      3.48%     68.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::262144-294911            2      1.74%     70.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::294912-327679            3      2.61%     73.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::327680-360447            2      1.74%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::360448-393215            3      2.61%     77.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::393216-425983            4      3.48%     80.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::425984-458751            4      3.48%     84.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::458752-491519            2      1.74%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::491520-524287            1      0.87%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::524288-557055            4      3.48%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::557056-589823            2      1.74%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::589824-622591            1      0.87%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::622592-655359            3      2.61%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::753664-786431            1      0.87%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::819200-851967            1      0.87%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::950272-983039            1      0.87%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.04858e+06-1.08134e+06            1      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.21242e+06-1.24518e+06            1      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          115                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          115                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.295652                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.263399                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.146879                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.87%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.87%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.87%      2.61% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24             61     53.04%     55.65% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25             51     44.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          115                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat               762300762414                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat          1195045568064                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat              81698134400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29858.24                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46808.24                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      80.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   80.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    28.48                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits               22319600                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  2332                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  3195625.54                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 9068653687965                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT  241987530074                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          1287644601.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          1280936764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          1335224217.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3            1225040544                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          868649136.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1             864124008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          900746496.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3             826416240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         8440410201.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         8398842316.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         8756097292.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         8035308403.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        6105922.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        6356413.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        6116705.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        6925409.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      151956660732.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      151913961567.359985                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      152291866587.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      151529618520                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      1581839373600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      1581876829008.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      1581545333376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      1582213972032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        2236857456225.600098                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        2236799662109.760254                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        2237293996706.879883                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        2236295893179.839844                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.251258                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.249236                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.266529                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.231613                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            0                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst       343296                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data    211184128                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst       572928                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data    214969088                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst       308736                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data    170869248                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst       403200                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data    207976448                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst        23808                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total        806658816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst       343296                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst       572928                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst       308736                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst       403200                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total      1654528                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks      1040128                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total       1040128                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst         1341                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data       824938                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst         2238                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data       839723                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst         1206                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data       667458                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst         1575                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data       812408                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           93                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total           3151011                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         4063                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             4063                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        33632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     20689005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        56128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     21059804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        30246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     16739490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        39500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     20374759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         2332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data          502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst          251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            79025673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        33632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        56128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        30246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        39500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         2332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst          251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         162089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks        101898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total             101898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks        101898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        33632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     20689005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        56128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     21059804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        30246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     16739490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        39500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     20374759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         2332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data          502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst          251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           79127571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                   3151011                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     4063                       # Number of write requests accepted
system.mem_ctrls14.readBursts                25208088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  32504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM            805942688                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                716128                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                541792                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys             806658816                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys            1040128                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                22379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts               15573                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0         3118396                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1         3104184                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2         3136130                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3         3352120                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4         3078472                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5         3123360                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6         3151416                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7         3121631                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0              48                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            6573                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            4718                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             192                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             191                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6              40                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            4905                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                10207565242000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5            25208088                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              32504                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0               3148285                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1               3147943                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2               3147955                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3               3147962                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4               3147968                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5               3147977                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6               3147988                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7               3147993                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   327                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   225                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  199                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  192                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  185                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  178                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  164                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  153                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  680                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  680                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  680                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  680                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  680                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  681                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  681                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  694                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  696                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  699                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  698                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  698                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  698                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  698                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  698                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  688                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                  310                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples      3167778                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   254.589962                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   253.605205                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    14.984181                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63         3103      0.10%      0.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95         9215      0.29%      0.39% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127         5226      0.16%      0.55% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            8      0.00%      0.55% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191         5228      0.17%      0.72% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223         9192      0.29%      1.01% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255         2343      0.07%      1.08% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287      3133463     98.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total      3167778                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          699                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean 36023.092990                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean 28666.789155                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev 22205.744205                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-4095           25      3.58%      3.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4096-8191            3      0.43%      4.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8192-12287           12      1.72%      5.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::12288-16383           22      3.15%      8.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16384-20479           49      7.01%     15.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::20480-24575           90     12.88%     28.76% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24576-28671          156     22.32%     51.07% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::28672-32767           78     11.16%     62.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32768-36863           18      2.58%     64.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::36864-40959           25      3.58%     68.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40960-45055           32      4.58%     72.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::45056-49151           39      5.58%     78.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::49152-53247           34      4.86%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::53248-57343           37      5.29%     88.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::57344-61439            4      0.57%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::61440-65535            3      0.43%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::65536-69631           10      1.43%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::69632-73727           12      1.72%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::73728-77823           14      2.00%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::77824-81919            6      0.86%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::81920-86015            7      1.00%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::86016-90111            2      0.29%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::90112-94207            2      0.29%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::94208-98303            4      0.57%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::98304-102399            5      0.72%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::102400-106495            2      0.29%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::106496-110591            1      0.14%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::118784-122879            3      0.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::126976-131071            1      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::139264-143359            1      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::159744-163839            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::167936-172031            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          699                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          699                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.221745                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.178845                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.312618                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              5      0.72%      0.72% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              6      0.86%      1.57% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              8      1.14%      2.72% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.14%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23             10      1.43%      4.29% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            369     52.79%     57.08% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25            300     42.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          699                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat               762205821249                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat          1189103588799                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat              80594268800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30263.43                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47213.43                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      78.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   79.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    29.89                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits               22020740                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 14122                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3235285.52                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 9071792471810                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT  238848746229                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          1248656774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1            1306812528                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2            1246916160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          1264560595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0             842347824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1             881579880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2             841173600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3             853076592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         8193410534.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         8565985459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2           8191991808                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         8299443110.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5809397.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        12383539.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        7197880.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        7823692.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      151686822841.920013                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      152107115068.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      151687748376                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      151806485905.920013                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      1582076073504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      1581707396112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      1582075261632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      1581971105904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        2236511732907.839844                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        2237039884618.560059                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        2236508901487.680176                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        2236661107831.679688                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.239164                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.257640                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.239065                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.244389                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker       185088                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst       493568                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data    214628352                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker       187904                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst       674560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data    218529792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker       152064                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst       503040                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data    173595648                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker       189184                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst       619264                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data    211143168                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst        49408                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data         9472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total        820965888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst       493568                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst       674560                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst       503040                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst       619264                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst        49408                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total      2343936                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks      1159168                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total       1159168                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker          723                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst         1928                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data       838392                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker          734                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst         2635                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data       853632                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker          594                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst         1965                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data       678108                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker          739                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst         2419                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data       824778                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst          193                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total           3206898                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         4528                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             4528                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker        18132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst        48353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     21026424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker        18408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        66084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     21408635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker        14897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        49281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     17006587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker        18534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        60667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     20684992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         4840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data          928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst          401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data          125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            80427290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        48353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        66084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        49281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        60667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         4840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst          401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         229628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        113560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             113560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        113560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker        18132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        48353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     21026424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker        18408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        66084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     21408635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker        14897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        49281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     17006587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker        18534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        60667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     20684992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         4840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data          928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst          401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data          125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           80540849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                   3206898                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     4528                       # Number of write requests accepted
system.mem_ctrls13.readBursts                25655184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  36224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM            820255168                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                710720                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                680480                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys             820965888                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys            1159168                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                22210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts               14943                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           24                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0         3269240                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1         3161080                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2         3286928                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3         3164734                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4         3155616                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5         3083992                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6         3248464                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7         3262920                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             128                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             232                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2              48                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            6607                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4              80                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             208                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            2297                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7           11665                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                10207555615000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5            25655184                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              36224                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0               3204311                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1               3203873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2               3203877                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3               3203885                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4               3203888                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5               3203889                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6               3203894                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7               3203894                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   375                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   175                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  165                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  157                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  151                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  144                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  137                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  131                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  864                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  864                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  864                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  865                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  866                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  866                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  866                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  871                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  872                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  873                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  873                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  873                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  873                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  873                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  873                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  873                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  872                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  872                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  872                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  872                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  871                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  869                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  869                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  864                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                  411                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples      3226542                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   254.432035                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   253.225973                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    16.083519                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63         5662      0.18%      0.18% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95         9489      0.29%      0.47% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127         4735      0.15%      0.62% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           12      0.00%      0.62% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191         4740      0.15%      0.76% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223         9485      0.29%      1.06% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255         4616      0.14%      1.20% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287      3187803     98.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total      3226542                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          872                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean 29392.521789                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean 24309.773022                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev 16877.340023                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-4095           30      3.44%      3.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-8191           21      2.41%      5.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8192-12287           18      2.06%      7.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::12288-16383           53      6.08%     13.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16384-20479           84      9.63%     23.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::20480-24575          120     13.76%     37.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24576-28671          215     24.66%     62.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::28672-32767          140     16.06%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32768-36863           22      2.52%     80.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::36864-40959           25      2.87%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40960-45055           24      2.75%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::45056-49151           27      3.10%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::49152-53247           22      2.52%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::53248-57343           20      2.29%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::57344-61439           13      1.49%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::65536-69631            4      0.46%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::69632-73727            6      0.69%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::73728-77823            7      0.80%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::77824-81919            6      0.69%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::81920-86015            2      0.23%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::86016-90111            3      0.34%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::94208-98303            1      0.11%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::98304-102399            3      0.34%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::102400-106495            2      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::106496-110591            1      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::110592-114687            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::122880-126975            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::131072-135167            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          872                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          872                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.386468                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.366956                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.902071                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.23%      0.23% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              5      0.57%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              1      0.11%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              4      0.46%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              5      0.57%      1.95% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            446     51.15%     53.10% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25            409     46.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          872                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat               769210406285                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat          1203689315585                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat              82025516800                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   30008.63                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46958.63                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      80.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   80.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    29.59                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits               22409986                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 17711                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  3178511.86                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 9067345730825                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT  243295487214                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0            1296857520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          1292701939.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          1257978556.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          1308765427.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0             874864200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1             872060832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2             848636328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3             882897312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         8517171187.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         8486411980.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         8243530214.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         8559840806.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        6121267.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        9184803.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        14658278.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        20909352.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      152027785131.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      152003666471.039978                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      151775255396.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      152156156938.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      1581776983776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      1581798140496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      1581998501088.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      1581664376928.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        2236958395113.600098                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        2236920778554.240234                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        2236597171893.120117                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        2237051558796.480469                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.254789                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.253473                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.242153                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.258048                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker       158976                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst       378880                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data    207581696                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker       116480                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst       163328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data    211648512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker       116992                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst       627456                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data    167992832                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker       138240                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst       635904                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data    204746496                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst        44800                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data        15616                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total        794371584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst       378880                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst       163328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst       627456                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst       635904                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst        44800                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total      1853952                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks      2026752                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       2026752                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker          621                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst         1480                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data       810866                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker          455                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst          638                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data       826752                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker          457                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst         2451                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data       656222                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker          540                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst         2484                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data       799791                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data           61                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total           3103014                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         7917                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             7917                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        15574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        37118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     20336086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        11411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        16001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     20734499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        11461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.itb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        61470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     16457697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        13543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.itb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        62297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     20058331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         4389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data         1530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst          351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data          100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            77821934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        37118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        16001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        61470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        62297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         4389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst          351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         181625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        198554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             198554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        198554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        15574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        37118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     20336086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        11411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        16001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     20734499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        11461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.itb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        61470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     16457697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        13543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        62297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     20058331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         4389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data         1530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst          351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data          100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           78020488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                   3103014                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     7917                       # Number of write requests accepted
system.mem_ctrls00.readBursts                24824112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  63336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM            793641568                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                730016                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               1619264                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys             794371584                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys            2026752                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                22813                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts               12734                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          507                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0         3164092                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1         3098291                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2         3003499                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3         3091083                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4         3212601                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5         3132664                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6         3087988                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7         3011081                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            4691                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            4104                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2           11407                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3           10526                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            3490                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5              72                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6           12134                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            4178                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                10207554646000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5            24824112                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              63336                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0               3099409                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1               3098848                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2               3098883                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3               3098926                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4               3098976                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5               3099017                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6               3099091                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7               3099135                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                  1459                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                  1185                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                 1138                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                 1093                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                 1038                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  998                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  932                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  876                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   77                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   37                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   35                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   33                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   33                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   30                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 2072                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 2073                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 2073                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 2075                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 2077                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 2077                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 2077                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 2079                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 2090                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 2085                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 2082                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 2078                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 2077                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 2068                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                  549                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples      3127466                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   254.282807                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   252.962917                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    16.823171                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63         6241      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95         9244      0.30%      0.50% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127         5643      0.18%      0.68% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           78      0.00%      0.68% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191         5647      0.18%      0.86% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223         9223      0.29%      1.15% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255         4762      0.15%      1.31% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287      3086628     98.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total      3127466                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         2097                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean 11825.909394                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean  6783.601444                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev  9224.156390                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-1023          180      8.58%      8.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-2047          273     13.02%     21.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-3071          193      9.20%     30.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3072-4095           46      2.19%     33.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-5119           57      2.72%     35.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5120-6143           65      3.10%     38.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6144-7167           46      2.19%     41.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::7168-8191           40      1.91%     42.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8192-9215           46      2.19%     45.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::9216-10239           45      2.15%     47.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::10240-11263           49      2.34%     49.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::11264-12287           64      3.05%     52.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12288-13311           53      2.53%     55.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::13312-14335           60      2.86%     58.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::14336-15359           46      2.19%     60.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::15360-16383           74      3.53%     63.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16384-17407           62      2.96%     66.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::17408-18431           88      4.20%     70.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::18432-19455           58      2.77%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::19456-20479           49      2.34%     76.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::20480-21503           81      3.86%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::21504-22527           58      2.77%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::22528-23551           85      4.05%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::23552-24575           61      2.91%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24576-25599           51      2.43%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::25600-26623           60      2.86%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::26624-27647           42      2.00%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::27648-28671           29      1.38%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::28672-29695           22      1.05%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::29696-30719            7      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::30720-31743            4      0.19%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::34816-35839            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::36864-37887            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::45056-46079            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         2097                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         2097                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.130663                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.103521                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.042558                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             18      0.86%      0.86% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              2      0.10%      0.95% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              7      0.33%      1.29% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              5      0.24%      1.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              4      0.19%      1.72% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              7      0.33%      2.05% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.05%      2.10% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              9      0.43%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           1497     71.39%     73.92% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25            547     26.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         2097                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat               748731655052                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat          1169113673102                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat              79364156800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   30189.21                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              47139.21                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      77.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   77.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits               21682240                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 42195                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  3281189.67                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 9074589886109                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT  236051331930                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          1260121363.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          1236747657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          1279773734.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          1230162595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0             850081872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          834313896.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2             863339424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3             829871592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         8257732953.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1           8068567104                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2           8389412928                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         8027587276.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        15441269.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        33622594.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        16853806.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        18204134.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      151796089215.359985                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      151656944299.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      151945512189.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      151594905116.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      1581980225808.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      1582102282752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      1581849153024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      1582156703088.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        2236618304513.280273                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        2236391090334.719727                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        2236802657136.959961                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        2236316045833.919922                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.242892                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.234943                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.249341                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.232318                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker       251648                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst       203776                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data    209551872                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker       279296                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        77056                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data    213214464                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker        46592                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst       297984                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data    169492736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker       288000                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst       295424                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data    206347264                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst        39168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data         9216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total        800399104                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst       203776                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        77056                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst       297984                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst       295424                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total       916736                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       211968                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        211968                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker          983                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst          796                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data       818562                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker         1091                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst          301                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data       832869                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker          182                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst         1164                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data       662081                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker         1125                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst         1154                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data       806044                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst          153                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total           3126559                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          828                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              828                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        24653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        19963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     20529098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        27362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         7549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     20887910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         4564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        29192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     16604638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        28214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        28942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     20215153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         3837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data          903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker           25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst          326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data          100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            78412430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        19963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         7549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        29192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        28942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         3837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst          326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          89810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks         20766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total              20766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks         20766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        24653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        19963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     20529098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        27362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         7549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     20887910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         4564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        29192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     16604638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        28214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        28942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     20215153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         3837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data          903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker           25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst          326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data          100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           78433196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                   3126559                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      828                       # Number of write requests accepted
system.mem_ctrls12.readBursts                25012472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   6624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM            800205824                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                193280                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                121920                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys             800399104                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             211968                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                 6040                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                2822                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           37                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0         3217747                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1         3052674                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2         3253360                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3         3146699                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4         3062744                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5         3074128                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6         3110830                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7         3088250                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             289                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1              80                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2              48                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             902                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4              32                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             103                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             940                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            1416                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                10207556420000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5            25012472                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               6624                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0               3125673                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1               3125570                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2               3125612                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3               3125620                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4               3125631                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5               3125633                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6               3125643                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7               3125664                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   245                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   219                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  176                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  168                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  157                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  154                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  144                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  123                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  152                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  152                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  153                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  154                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  154                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  154                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  155                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                   24                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples      3145705                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   254.419198                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   253.245126                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    16.016932                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63         4975      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95         9206      0.29%      0.45% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127         5261      0.17%      0.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            2      0.00%      0.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191         5265      0.17%      0.79% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223         9203      0.29%      1.08% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255         4823      0.15%      1.23% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287      3106970     98.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total      3145705                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean 158525.300000                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean 78608.463347                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev 128597.892527                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-8191           14      8.75%      8.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8192-16383            4      2.50%     11.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16384-24575            4      2.50%     13.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24576-32767            8      5.00%     18.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32768-40959            4      2.50%     21.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40960-49151            6      3.75%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::49152-57343            7      4.38%     29.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::57344-65535            5      3.12%     32.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::65536-73727            6      3.75%     36.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::73728-81919            2      1.25%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::81920-90111            1      0.62%     38.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::90112-98303            2      1.25%     39.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::98304-106495            7      4.38%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::106496-114687            6      3.75%     47.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::114688-122879            4      2.50%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::122880-131071            2      1.25%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::131072-139263            1      0.62%     51.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::139264-147455            3      1.88%     53.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::147456-155647            1      0.62%     54.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::155648-163839            1      0.62%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::163840-172031            4      2.50%     57.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::180224-188415            4      2.50%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::188416-196607            5      3.12%     63.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::196608-204799            3      1.88%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::204800-212991            4      2.50%     67.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::212992-221183            5      3.12%     70.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::221184-229375            6      3.75%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::229376-237567            3      1.88%     76.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::237568-245759            1      0.62%     76.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::245760-253951            3      1.88%     78.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::253952-262143            1      0.62%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::262144-270335            3      1.88%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::270336-278527            1      0.62%     81.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::278528-286719            1      0.62%     82.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::286720-294911            2      1.25%     83.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::303104-311295            1      0.62%     84.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::319488-327679            2      1.25%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::335872-344063            3      1.88%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::344064-352255            1      0.62%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::352256-360447            3      1.88%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::360448-368639            2      1.25%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::368640-376831            1      0.62%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::376832-385023            5      3.12%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::385024-393215            1      0.62%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::393216-401407            1      0.62%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::409600-417791            1      0.62%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::434176-442367            1      0.62%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::466944-475135            2      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::483328-491519            2      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          160                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.812500                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.764614                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.383585                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.62%      0.62% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              2      1.25%      1.88% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              3      1.88%      3.75% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.62%      4.38% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              2      1.25%      5.63% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              3      1.88%      7.50% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            128     80.00%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25             20     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          160                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat               745700084891                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat          1169559107291                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat              80020582400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29820.33                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46770.33                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      78.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   78.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    29.14                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits               21861365                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3172                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  3263924.94                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 9073614157803                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT  237027198225                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0            1254134448                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1            1284961104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2            1233271872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          1250482665.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0             846043080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1             866838840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2             831969120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          843579576.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         8234034931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         8434511155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         8094918873.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         8199907622.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0             5982336                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1             6231168                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        6090992.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        7258014.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      151728286867.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      151944385504.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      151583105295.359985                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      151706194706.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      1582039701552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      1581850141344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      1582167053808.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      1582059080640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        2236566795245.759766                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        2236845681146.879883                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        2236375021992.960449                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        2236525115256.959961                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.241090                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.250846                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.234381                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.239632                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst       708096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data    211184640                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst       421888                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data    215017216                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst       718080                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data    171229696                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst       756736                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data    208041472                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst        71424                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total        808156672                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst       708096                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst       421888                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst       718080                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst       756736                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst        71424                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total      2681600                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       824832                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        824832                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst         2766                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data       824940                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst         1648                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data       839911                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst         2805                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data       668866                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst         2956                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data       812662                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst          279                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total           3156862                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3222                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3222                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        69370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     20689055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        41331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     21064519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        70348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     16774802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        74135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     20381129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         6997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst          527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data          201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            79172413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        69370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        41331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        70348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        74135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         6997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst          527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         262707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks         80806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total              80806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks         80806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        69370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     20689055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        41331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     21064519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        70348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     16774802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        74135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     20381129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         6997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst          527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data          201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           79253219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                   3156862                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3222                       # Number of write requests accepted
system.mem_ctrls03.readBursts                25254896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  25776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM            807452608                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                704064                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                286784                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys             808156672                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             824832                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                22002                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts               16806                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs         1738                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0         3235240                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1         3185496                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2         3233325                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3         3061576                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4         3167128                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5         2929310                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6         3210995                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7         3209824                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             136                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2877                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             144                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5              48                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            4829                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7              48                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                10207578180000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5            25254896                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              25776                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0               3153821                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1               3153700                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2               3153733                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3               3153759                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4               3153775                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5               3153794                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6               3153812                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7               3153828                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   443                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   394                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  359                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  331                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  314                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  294                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  277                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  259                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  364                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  366                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  366                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  366                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  366                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  366                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  366                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  366                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  367                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  365                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  363                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  359                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples      3173620                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   254.516732                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   253.364805                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    15.671885                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63         5241      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95         9623      0.30%      0.47% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127         3570      0.11%      0.58% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            5      0.00%      0.58% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191         3566      0.11%      0.69% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223         9622      0.30%      1.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255         4867      0.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287      3137126     98.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total      3173620                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          367                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean 68732.179837                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean 43625.271150                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev 59321.473628                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-8191           23      6.27%      6.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8192-16383           13      3.54%      9.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16384-24575           34      9.26%     19.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24576-32767           46     12.53%     31.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32768-40959           21      5.72%     37.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40960-49151           42     11.44%     48.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::49152-57343           38     10.35%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::57344-65535           16      4.36%     63.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::65536-73727           14      3.81%     67.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::73728-81919           14      3.81%     71.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::81920-90111           12      3.27%     74.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::90112-98303           13      3.54%     77.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::98304-106495            7      1.91%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::106496-114687            8      2.18%     82.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::114688-122879            8      2.18%     84.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::122880-131071            9      2.45%     86.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::131072-139263            6      1.63%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::139264-147455            2      0.54%     88.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::147456-155647            6      1.63%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::155648-163839            7      1.91%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::163840-172031            2      0.54%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::172032-180223            4      1.09%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::180224-188415            2      0.54%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::188416-196607            2      0.54%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::196608-204799            1      0.27%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::204800-212991            2      0.54%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::212992-221183            2      0.54%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::221184-229375            1      0.27%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::229376-237567            3      0.82%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::237568-245759            2      0.54%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::245760-253951            1      0.27%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::253952-262143            1      0.27%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::262144-270335            1      0.27%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::270336-278527            1      0.27%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::294912-303103            1      0.27%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::303104-311295            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::327680-335871            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          367                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          367                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.419619                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.395227                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.012731                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.27%      0.27% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              3      0.82%      1.09% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              2      0.54%      1.63% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              1      0.27%      1.91% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              4      1.09%      3.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            158     43.05%     46.05% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25            198     53.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          367                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat               763031078250                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat          1190728631550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat              80745260800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   30239.54                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              47189.54                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      79.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   79.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.68                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits               22060771                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  7465                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  3230160.39                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 9071413951620                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT  239227312008                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          1286011641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          1258980710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2            1223147520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          1291557657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          867547536.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1             849312384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2             825139200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          871288896.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0           8441529408                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         8269226035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         8025175641.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         8475498969.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        6131220.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        7185853.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        6088089.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        7759411.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      151949719774.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      151766259920.639984                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      151511949213.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      152000303379.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      1581845464896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      1582006394592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      1582229474160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      1581801093312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        2236855016507.520020                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        2236615971527.040039                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        2236279585855.680176                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        2236906113657.600098                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.251173                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.242810                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.231043                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.252960                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst       737024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data    214640896                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst       546560                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data    218329856                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst       614912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data    173293568                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst       734976                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data    211294464                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total        820250624                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst       737024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst       546560                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst       614912                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst       734976                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total      2685952                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       979456                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        979456                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst         2879                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data       838441                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst         2135                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data       852851                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst         2402                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data       676928                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst         2871                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data       825369                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst          192                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total           3204104                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         3826                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             3826                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        72204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     21027653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        53545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     21389048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        60241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     16976993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        72003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     20699814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data          527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst          326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            80357218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        72204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        53545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        60241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        72003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst          326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         263134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks         95954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total              95954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks         95954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        72204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     21027653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        53545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     21389048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        60241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     16976993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        72003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     20699814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data          527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst          326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           80453172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                   3204104                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     3826                       # Number of write requests accepted
system.mem_ctrls04.readBursts                25632832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  30608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM            819244960                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ               1005664                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                652384                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys             820250624                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             979456                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                31427                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts               10212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs        10008                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0         3329220                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1         3191713                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2         3243912                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3         3061284                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4         3227751                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5         3255616                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6         3161736                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7         3130173                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            2612                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            3521                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            5494                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            3437                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             471                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5              64                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             429                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            4359                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                10207573077000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5            25632832                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              30608                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0               3200799                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1               3200055                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2               3200048                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3               3200048                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4               3200044                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5               3200040                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6               3200042                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7               3200033                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    53                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    43                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   39                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   37                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   34                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   33                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   29                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   28                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  825                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  835                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  836                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  836                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  836                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  836                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  836                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  837                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  841                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  838                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  835                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  832                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  830                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  830                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  823                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                  321                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples      3222801                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   254.405203                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   253.163648                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    16.269331                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63         5766      0.18%      0.18% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95        10456      0.32%      0.50% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127         3974      0.12%      0.63% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           29      0.00%      0.63% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191         3980      0.12%      0.75% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223        10441      0.32%      1.08% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255         4710      0.15%      1.22% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287      3183445     98.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total      3222801                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          841                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean 30435.231867                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean 23643.069921                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev 19561.430742                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-4095           45      5.35%      5.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4096-8191           26      3.09%      8.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8192-12287           31      3.69%     12.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::12288-16383           43      5.11%     17.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16384-20479           94     11.18%     28.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::20480-24575          104     12.37%     40.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24576-28671          149     17.72%     58.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::28672-32767          107     12.72%     71.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32768-36863           28      3.33%     74.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::36864-40959           27      3.21%     77.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40960-45055           29      3.45%     81.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::45056-49151           37      4.40%     85.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::49152-53247           33      3.92%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::53248-57343           22      2.62%     92.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::57344-61439           15      1.78%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::61440-65535            6      0.71%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::65536-69631            2      0.24%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::69632-73727           10      1.19%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::73728-77823            8      0.95%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::77824-81919            6      0.71%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::81920-86015            6      0.71%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::86016-90111            1      0.12%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::94208-98303            3      0.36%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::98304-102399            1      0.12%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::102400-106495            2      0.24%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::114688-118783            2      0.24%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::118784-122879            2      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::122880-126975            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::176128-180223            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          841                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          841                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.241379                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.215663                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.027016                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              5      0.59%      0.59% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.12%      0.71% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              3      0.36%      1.07% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              3      0.36%      1.43% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              3      0.36%      1.78% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              2      0.24%      2.02% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              8      0.95%      2.97% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            507     60.29%     63.26% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25            309     36.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          841                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat               776918584360                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat          1210862399110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat              81924496000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   30346.72                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              47296.72                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      80.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   80.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.38                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits               22381981                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 17010                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  3181981.24                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 9067645782647                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF  896912533800                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT  242995435392                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          1305791625.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          1273662230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          1309462156.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3            1260460656                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          880891176.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1             859216584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2             883367328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3             850310760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         8568001228.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1           8354533824                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         8595053875.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         8269973836.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        8783769.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        11379087.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5931740.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        8543646.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      492458612031.359985                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      152096796682.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      151876120334.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      152115543535.679993                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      151783999323.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      1581716447328.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      1581910023072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      1581700002720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      1581990830976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        2237035323841.920410                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        2236743547163.520020                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        2237067973387.199707                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        2236622731230.720215                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.257480                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.247273                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.258623                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.243047                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq            50629405                       # Transaction distribution
system.membus.trans_dist::ReadResp           50629405                       # Transaction distribution
system.membus.trans_dist::WriteReq               4156                       # Transaction distribution
system.membus.trans_dist::WriteResp              4156                       # Transaction distribution
system.membus.trans_dist::Writeback             64423                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            43031                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4992                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           32240                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15856                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        27092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave    101416289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    101443381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              101443381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        54184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave  12979239425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  12979293609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12979293609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq  25314702500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp 835239622000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      4156000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      2078000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback   1062979500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     21517496                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq      2496000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     16120000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      7952950                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    259330500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         3499                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        32595                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq          622                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp          445                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           49                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           10                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         1530                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          210                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp         1930                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       170999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    284923719                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp      3591439                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     13050000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        22000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp     17485000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          4392                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        36500                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              192999                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          319050158                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            15922                       # Total snoops (count)
system.membus.snoop_fanout::samples          50748316                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                50748316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            50748316                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             8850500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded               13546                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy         26396966000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded            50732395                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy       835517150500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.2                       # Layer utilization (%)
system.membus.respLayer3.succeeded           50681518                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq           50620014                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp          50620014                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            64423                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq           28563                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq          3677                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp          32240                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            15717                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           15717                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port      1551489                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port      1577401                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port      1595727                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port      1581250                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port      1608422                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port      1596654                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port      1577118                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port      1588864                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port      1585905                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      1581721                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port      1579158                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port      1589413                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port      1563832                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port      1604819                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port      1576865                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port      1591320                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total     25349958                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port      1552937                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port      1578502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port      1599920                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port      1576488                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port      1609381                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port      1599357                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port      1577360                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port      1586546                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port      1582705                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      1583356                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port      1579959                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port      1585429                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port      1561038                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port      1606989                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port      1576017                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port      1594122                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total     25350106                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port      1554007                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port      1576870                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port      1599225                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port      1583967                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port      1605889                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port      1596068                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port      1575133                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port      1587516                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port      1582646                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      1582510                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port      1577044                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port      1591497                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port      1563889                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port      1602445                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port      1575732                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port      1595714                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total     25350153                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port      1556526                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port      1578707                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port      1599059                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port      1578717                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port      1608358                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port      1595042                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port      1574005                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port      1589249                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port      1585011                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      1582094                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port      1575915                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port      1585487                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port      1565261                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port      1604119                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port      1577475                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port      1595124                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total     25350150                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total             101400367                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port    198811648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port    201878016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port    204253696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port    202391296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port    205356800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port    204418816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port    202075648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port    203473152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port    203060736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port    201761024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port    202275328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port    203557120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port    200197632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port    205559552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port    201971200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port    203756544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total   3244798208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port    198989568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port    202028032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port    204788736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port    201779200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port    205478144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port    204762112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port    202114816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port    203154432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port    202637568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port    201980672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port    202385152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port    203044352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port    199835392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port    205832704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port    201865472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port    204114176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total   3244790528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port    199134720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port    201819136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port    204687104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port    202744832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port    205049344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port    204338688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port    201825792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port    203293952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port    202637056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port    201887232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port    202006784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port    203816704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port    200199936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port    205257216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port    201817088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port    204324096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total   3244839681                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port    199462400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port    202048768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port    204662784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port    202066176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port    205345792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port    204204288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port    201685760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port    203515648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port    202932992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port    201836032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port    201863424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port    203047168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port    200378112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port    205475584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port    202045184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port    204240896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total   3244811008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total            12979239425                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq  70865940800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp 498769666364                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    605576200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq     39974200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq      5147400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp     45124562                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     21458600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    149020392                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq         5197                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           16                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           35                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq         1363                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq      2301800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        77201                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        15000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        13798                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       614200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                         6596                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          18                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime            2931400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             90999                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy         4418969200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded            3111438                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy         4439343400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded            3156965                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy         4503632400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded            3198568                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy         4452024800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded            3161822                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy         4535720000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded            3217938                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy         4482979600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded            3194250                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy         4470436800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded            3155148                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy         4492987000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded            3178769                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy         4462294800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded            3169700                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         4494314000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            3168504                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        4461296200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded           3158503                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy        4476235400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded           3177635                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy        4385008400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded           3127424                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy        4531737200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded           3211450                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy        4449225600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded           3155076                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy        4481892400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded           3189204                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy      124739497348                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded          12666859                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy      124740277464                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded          12667007                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy      124741754576                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded          12667054                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy      124742283430                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded          12667052                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq     50620014                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp     50620014                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        64423                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq        28563                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq         3677                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp        32240                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        15717                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        15717                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave     25349958                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave     25350106                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave     25350153                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave     25350150                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total    101400367                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave   3244798208                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave   3244790528                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave   3244839681                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave   3244811008                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total  12979239425                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq  40496011200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp 202480056000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    257692000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq     22850400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      2941600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp     25792000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     12573600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     62868000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        11295                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          371                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp          735                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     33848100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       809700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp      1985100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 12401                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     36642900                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy  10198447200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded     12683099                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy  10197973600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded     12683099                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy  10197820100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded     12683099                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy  10197828800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded     12683098                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy 202568716800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          2.0                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded     50667972                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq          197458103                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         197458100                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4156                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4156                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            75719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           45609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5522                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          51131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       145902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35452726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side     51040253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       193056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     36118060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side     51966755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       141020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     28653605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           76                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side     41234591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       145556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     34885648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side     50228837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         9920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         4956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           52                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         1041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             330223877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18675456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4532909176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side     68069528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     24711168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4617013312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side     69305104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     18050560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   3662900356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side          152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side     54992392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     18631168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   4460962252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side          196                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side     66986812                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1269760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       538096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       212736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        92009                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17615323653                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq  98729602394                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp 2265202860003                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      4156000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      2091965                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2460873987                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     22831944                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq      2761499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     17706932                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       554000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     13382607                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    600071450                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        24111                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        14095                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         1280                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          760                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq          230                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           56                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          247                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          403                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          329                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          447                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    190111055                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    186344148                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq     38569468                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     23159999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq      3647499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1120000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      3362494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       260000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      3439990                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      3886000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        27199                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       14789                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          260308011                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         193592642                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        64931616                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        197602059                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47             197602059    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          197602059                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       101234173931                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded          197615606                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        2375382368                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             72951                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      575927536641                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded          17735448                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy       34023470730                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded          34022871                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy        3139031767                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             96528                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      586283240097                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded          18063201                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy       34641070249                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded          34640479                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       2297592199                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            70510                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     465567207343                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.6                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded         14336711                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            38000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               38                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy      27486953515                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded         27486493                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy       2368843366                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            72778                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     566744920156                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            5.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded         17450640                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            49000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               49                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy      33482690828                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded         33482134                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy            65499                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           594500                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded               32                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        161215462                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             4960                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy         73800915                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded             2606                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy            65000                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           660500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               36                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         27011988                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              831                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         13963997                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              582                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples      1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0      1020754    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total      1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples      1020754                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0      1020754    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total      1020754                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples      1020754                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0      1020754    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total      1020754                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples      1020754                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0      1020754    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total      1020754                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples      1020754                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0          1020754    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total      1020754                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples      1020754                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0         1020754    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total      1020754                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                  50658820                       # number of replacements
system.l2.tags.tagsinuse                  8191.717963                       # Cycle average of tags in use
system.l2.tags.total_refs                   124524234                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  50658820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.458096                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       29.513371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.779304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     4.528498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  2135.178732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.743796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.itb.walker     0.000185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     5.516827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  2174.775001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.645337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.000427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     4.303188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1727.251451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.689089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.000657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     4.824647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  2102.430186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     0.389895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data     0.038670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data     0.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.000574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     0.086928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data     0.021199                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.260642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.265475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.210846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.256644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997437                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1112047525                       # Number of tag accesses
system.l2.tags.data_accesses               1112047525                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker     17010645                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        31940                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data      4438276                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker     17319646                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        53520                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data      4526991                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker     13742695                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           35                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        27863                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data      3580326                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker     16740434                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           44                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        31182                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data      4360212                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1998                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data          871                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          521                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          147                       # number of ReadReq hits
system.l2.ReadReq_hits::total                81867359                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            75719                       # number of Writeback hits
system.l2.Writeback_hits::total                 75719                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          914                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data         1522                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          588                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          695                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3733                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data          512                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                530                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           96                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1591                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker     17010645                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         31940                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data       4438657                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker     17319646                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         53520                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data       4527376                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker     13742695                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           35                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         27863                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data       3580668                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker     16740434                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           44                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         31182                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data       4360584                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1998                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data           967                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           521                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           162                       # number of demand (read+write) hits
system.l2.demand_hits::total                 81868950                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker     17010645                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        31940                       # number of overall hits
system.l2.overall_hits::system.cpu0.data      4438657                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker     17319646                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        53520                       # number of overall hits
system.l2.overall_hits::system.cpu1.data      4527376                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker     13742695                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           35                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        27863                       # number of overall hits
system.l2.overall_hits::system.cpu2.data      3580668                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker     16740434                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           44                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        31182                       # number of overall hits
system.l2.overall_hits::system.cpu3.data      4360584                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst            2                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            3                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1998                       # number of overall hits
system.l2.overall_hits::system.cpu5.data          967                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst            2                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            4                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          521                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          162                       # number of overall hits
system.l2.overall_hits::total                81868950                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker         6737                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst        41011                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data     13245168                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker         6630                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst        43008                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data     13481077                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker         5403                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst        42647                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data     10708379                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker         6269                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst        41596                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data     13041939                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst         2962                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data          332                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          310                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           74                       # number of ReadReq misses
system.l2.ReadReq_misses::total              50673554                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data         5425                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        12990                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data         4106                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data         4664                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              27408                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          826                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         1335                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          684                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data          812                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3677                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         4179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         4502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         3769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         4364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16872                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker         6737                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst        41011                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data     13249347                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker         6630                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst        43008                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data     13485579                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker         5403                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst        42647                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data     10712148                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker         6269                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst        41596                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data     13046303                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst         2962                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data          380                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          310                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           83                       # number of demand (read+write) misses
system.l2.demand_misses::total               50690426                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker         6737                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst        41011                       # number of overall misses
system.l2.overall_misses::system.cpu0.data     13249347                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker         6630                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst        43008                       # number of overall misses
system.l2.overall_misses::system.cpu1.data     13485579                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker         5403                       # number of overall misses
system.l2.overall_misses::system.cpu2.itb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst        42647                       # number of overall misses
system.l2.overall_misses::system.cpu2.data     10712148                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker         6269                       # number of overall misses
system.l2.overall_misses::system.cpu3.itb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst        41596                       # number of overall misses
system.l2.overall_misses::system.cpu3.data     13046303                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst         2962                       # number of overall misses
system.l2.overall_misses::system.cpu5.data          380                       # number of overall misses
system.l2.overall_misses::system.cpu6.data            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          310                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           83                       # number of overall misses
system.l2.overall_misses::total              50690426                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker    876155500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst   5234089500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data 1723473107320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker    851230000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst   5579293500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data 1754139041330                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker    695629000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.itb.walker       433500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst   5457708500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data 1393363315341                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker    795104999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.itb.walker       621500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst   5359736500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data 1697076764811                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst    387103500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data     41863999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       467500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     40887000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      9101500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    6593381778800                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     52844000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     34275999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     27803500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     31095500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      1244500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    147263499                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       993000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2316000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       922500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       278000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       978000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5487500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    395506494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    427804998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    360956500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    421267500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      5786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data       212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       998499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1612532491                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker    876155500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst   5234089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data 1723868613814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker    851230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst   5579293500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data 1754566846328                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker    695629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.itb.walker       433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst   5457708500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data 1393724271841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker    795104999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.itb.walker       621500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst   5359736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data 1697498032311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst    387103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data     47649999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data       336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       467500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     40887000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data     10099999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6594994311291                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker    876155500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst   5234089500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data 1723868613814                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker    851230000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst   5579293500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data 1754566846328                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker    695629000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.itb.walker       433500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst   5457708500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data 1393724271841                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker    795104999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.itb.walker       621500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst   5359736500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data 1697498032311                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst    387103500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data     47649999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data       336500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       467500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     40887000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data     10099999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6594994311291                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker     17017382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        72951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data     17683444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker     17326276                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        96528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data     18008068                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker     13748098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        70510                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data     14288705                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker     16746703                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        72778                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data     17402151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         4960                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         1203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          221                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           132540913                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        75719                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             75719                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data         6339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        14512                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data         4694                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data         5359                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            31141                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          831                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1847                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          687                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data          815                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4207                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         4560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         4887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         4111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         4736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18463                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker     17017382                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        72951                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data     17688004                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker     17326276                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        96528                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data     18012955                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker     13748098                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        70510                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data     14292816                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker     16746703                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        72778                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data     17406887                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         4960                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         1347                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          831                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          245                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            132559376                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker     17017382                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        72951                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data     17688004                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker     17326276                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        96528                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data     18012955                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker     13748098                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        70510                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data     14292816                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker     16746703                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        72778                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data     17406887                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         4960                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         1347                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          831                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          245                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           132559376                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.562172                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.749015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000383                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.445549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.748613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000393                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.itb.walker     0.078947                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.604836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.749430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000374                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.itb.walker     0.102041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.571546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.749444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.597177                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.275977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.373045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.334842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.382324                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.855813                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.895121                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.874734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.870312                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.934132                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.955882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880126                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.993983                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.722794                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.995633                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.996319                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.874019                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.916447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.921220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.916809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.921453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.375000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913828                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000396                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.562172                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.749058                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000383                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.445549                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.748660                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000393                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.itb.walker     0.078947                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.604836                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.749478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000374                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.itb.walker     0.102041                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.571546                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.749491                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.597177                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.282108                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.373045                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.338776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.382398                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000396                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.562172                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.749058                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000383                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.445549                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.748660                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000393                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.itb.walker     0.078947                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.604836                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.749478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000374                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.itb.walker     0.102041                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.571546                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.749491                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.597177                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.282108                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.373045                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.338776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.382398                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 130051.283954                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 127626.478262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 130120.894451                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 128390.648567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 129726.876395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 130118.613026                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 128748.658153                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.itb.walker       144500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 127974.030999                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130118.976489                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 126831.232892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.itb.walker       124300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 128852.209347                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 130124.574637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 130689.905469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 126096.382530                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 155833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 131893.548387                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 122993.243243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 130114.848049                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  9740.829493                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  2638.645035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data  6771.432051                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data  6667.131218                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  7977.564103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5373.011493                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  1202.179177                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  1734.831461                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1348.684211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   342.364532                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data 57529.411765                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1492.385097                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 94641.419957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 95025.543758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 95769.832847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 96532.424381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 120541.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data       212500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 110944.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95574.471965                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 130051.283954                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 127626.478262                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 130109.703808                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 128390.648567                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 129726.876395                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 130106.897622                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 128748.658153                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.itb.walker       144500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 127974.030999                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130106.890965                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 126831.232892                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.itb.walker       124300                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 128852.209347                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 130113.338032                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 130689.905469                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 125394.734211                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data       168250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 155833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 131893.548387                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 121686.734940                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130103.351495                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 130051.283954                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 127626.478262                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 130109.703808                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 128390.648567                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 129726.876395                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 130106.897622                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 128748.658153                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.itb.walker       144500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 127974.030999                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130106.890965                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 126831.232892                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.itb.walker       124300                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 128852.209347                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 130113.338032                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 130689.905469                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 125394.734211                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data       168250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 155833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 131893.548387                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 121686.734940                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130103.351495                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                64423                       # number of writebacks
system.l2.writebacks::total                     64423                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker         1171                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst         8457                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         6144                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker         1194                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst         3128                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data         3097                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker          900                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst        11546                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         5214                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker         1107                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst         6629                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         4920                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              53539                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker         1171                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst         8457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         6144                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker         1194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst         3128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data         3097                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker          900                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst        11546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         5214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker         1107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst         6629                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         4920                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               53539                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker         1171                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst         8457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         6144                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker         1194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst         3128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data         3097                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker          900                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst        11546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         5214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker         1107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst         6629                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         4920                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              53539                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker         5566                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst        32554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data     13239024                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker         5436                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst        39880                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data     13477980                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker         4503                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst        31101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data     10703165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker         5162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst        34967                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data     13037019                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst         2939                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data          327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          306                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         50620015                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data         5425                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        12990                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data         4106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data         4664                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         27408                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          826                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         1335                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          684                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data          812                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3677                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         4179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         4502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         3769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         4364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16872                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker         5566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst        32554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data     13243203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker         5436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst        39880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data     13482482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker         4503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst        31101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data     10706934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker         5162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst        34967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data     13041383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst         2939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data          375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          50636887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker         5566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst        32554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data     13243203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker         5436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst        39880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data     13482482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker         4503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst        31101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data     10706934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker         5162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst        34967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data     13041383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst         2939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data          375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         50636887                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker    668510000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst   3899687000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data 1577150356322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker    649628000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst   4788570500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data 1605547620330                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker    536999000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.itb.walker       400500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst   3716112000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data 1275041400844                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker    616631999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.itb.walker       566500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst   4188385000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data 1553127331811                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst    352920000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data     37861999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       434500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     37159000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      8287500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 6030368975805                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    296664991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data    714007476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data    224487998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data    254684486                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data      8585000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      3568500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1502110951                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     45289000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     74366500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     37506500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     44517999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       921500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    202763999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    349537494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    378282998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    319497500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    373263500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      5258000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data       201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       899499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1426940491                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker    668510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst   3899687000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data 1577499893816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker    649628000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst   4788570500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data 1605925903328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker    536999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.itb.walker       400500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst   3716112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data 1275360898344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker    616631999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.itb.walker       566500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst   4188385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data 1553500595311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst    352920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data     43119999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data       314500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       434500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     37159000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      9186999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6031795916296                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker    668510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst   3899687000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data 1577499893816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker    649628000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst   4788570500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data 1605925903328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker    536999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.itb.walker       400500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst   3716112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data 1275360898344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker    616631999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.itb.walker       566500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst   4188385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data 1553500595311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst    352920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data     43119999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data       314500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       434500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     37159000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      9186999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6031795916296                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data     52590497                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     48601998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data     50253999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data     46449000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       106500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       819000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       100000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       345500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    199266494                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     21714500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     21523000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data     21809500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data     21282000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       440000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data        82000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       254500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     87185500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data     74304997                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data     70124998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data     72063499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data     67731000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       186500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      1259000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       182000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       600000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    286451994                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000327                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.446245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.748668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.413144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.748441                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000328                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.itb.walker     0.078947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.441086                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.749065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.itb.walker     0.102041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.480461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.749161                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.592540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.271820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.368231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.334842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.381920                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.855813                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.895121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.874734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.870312                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.934132                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.955882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880126                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.993983                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.722794                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.995633                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.996319                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.772727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.874019                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.916447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.921220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.916809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.921453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.375000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.913828                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.446245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.748711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.413144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.748488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.itb.walker     0.078947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.441086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.749113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.itb.walker     0.102041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.480461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.749208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.592540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.278396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.368231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.338776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.381994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.446245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.748711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.413144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.748488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.itb.walker     0.078947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.441086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.749113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.itb.walker     0.102041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.480461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.749208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.592540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.278396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.368231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.338776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381994                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 120106.000719                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119791.331326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119128.899254                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 119504.782929                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 120074.485958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119123.757442                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 119253.608705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.itb.walker       133500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119485.289862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119127.510493                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 119456.024603                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.itb.walker       113300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 119781.079303                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119132.090842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 120081.660429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 115785.929664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 144833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 121434.640523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 111993.243243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119130.130163                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54684.790968                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54965.933487                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54673.160740                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54606.450686                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55032.051282                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data        58500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54805.565930                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54829.297821                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55705.243446                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54834.064327                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54825.121921                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54205.882353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 55143.867011                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 83641.419957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 84025.543758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 84769.832847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 85532.424381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 109541.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data       201500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 99944.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84574.471965                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 120106.000719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119791.331326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 119117.700893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 119504.782929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 120074.485958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 119112.037630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 119253.608705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.itb.walker       133500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119485.289862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 119115.416079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 119456.024603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.itb.walker       113300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 119781.079303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 119120.847483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 120081.660429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 114986.664000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data       157250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 144833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 121434.640523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 110686.734940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119118.616362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 120106.000719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119791.331326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 119117.700893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 119504.782929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 120074.485958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 119112.037630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 119253.608705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.itb.walker       133500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119485.289862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 119115.416079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 119456.024603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.itb.walker       113300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 119781.079303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 119120.847483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 120081.660429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 114986.664000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data       157250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 144833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 121434.640523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 110686.734940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119118.616362                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       4392                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss             524                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples     12658753                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271     12658753    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total      12658753                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        16240                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        16240    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        16240                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples       1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     317474494.344377                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    316732256.735802                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    23467680.645108                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            4      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          508      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          564      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         5523      0.54%      0.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08      1004467     98.40%     99.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08         7564      0.74%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          362      0.04%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          222      0.02%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08          342      0.03%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08          375      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08          190      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08          298      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08          243      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08           62      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09           22      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            7      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total         1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        317474766.305504      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                3240640768                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples      1020754                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    407291.080907                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   3282243.179816                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-4.1943e+06      1004909     98.45%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-2.93601e+07        15454      1.51%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.4526e+07          387      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-7.96918e+07            4      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total        1020754                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       407290.528917      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                4157440                       # Number of bytes written
system.Lmon0.readLatencyHist::samples        12658753                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100394.864423                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      99076.562747                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      19480.060744                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535         8841      0.07%      0.07% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303     11231701     88.73%     88.80% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071       643150      5.08%     93.88% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839       272556      2.15%     96.03% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607       430085      3.40%     99.43% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375        72307      0.57%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           65      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           26      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           17      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            4      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total          12658753                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples            12658753                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           806363.487462                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          107894.031267                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              18      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              18      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             21      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows          12658664    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             23000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value           8088000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total              12658753                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             16240                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         628572269.889163                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        1350857001.947055                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           16240    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          528000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value      9350284000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               16240                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples              12674993                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             805330.323733                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            105679.104623                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                15      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                18      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                18      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               21      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows            12674904    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               23000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value             8088000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                12674993                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples      1020754                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.125139                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.330876                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0           893018     87.49%     87.49% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1           127736     12.51%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total      1020754                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples      1020754                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0         1020754    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total      1020754                       # Outstanding write transactions
system.Lmon0.readTransHist::samples           1020754                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            12.401347                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           12.372369                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.916604                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                   107      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                   978      0.10%      0.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                54743      5.36%      5.47% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15              962813     94.32%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                 476      0.05%     99.84% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                 433      0.04%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                 479      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                 386      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                 292      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                  37      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                  10      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total             1020754                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples          1020754                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.015910                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.128213                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                1004909     98.45%     98.45% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                  15454      1.51%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    387      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                      4      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total            1020754                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples     12658871                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271     12658871    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total      12658871                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        16092                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        16092    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        16092                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples       1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     317477453.725383                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    316737771.612989                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    23422677.801348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            3      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08          504      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          593      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         5463      0.54%      0.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08      1004454     98.40%     99.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08         7624      0.75%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          349      0.03%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          227      0.02%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08          353      0.03%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08          367      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08          184      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08          297      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08          244      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08           61      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09           22      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            8      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total         1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        317477725.682500      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                3240670976                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples      1020754                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    403579.314899                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   3263675.091744                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-8.38861e+06      1005030     98.46%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-3.35544e+07        15363      1.51%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.87203e+07          355      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-8.38861e+07            5      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.09052e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total        1020754                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       403578.767939      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                4119552                       # Number of bytes written
system.Lmon1.readLatencyHist::samples        12658871                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100393.930375                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      99075.724259                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      19478.024130                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535         8885      0.07%      0.07% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303     11232433     88.73%     88.80% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071       642397      5.07%     93.88% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839       273165      2.16%     96.03% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607       429641      3.39%     99.43% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375        72258      0.57%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           50      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           25      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           15      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total          12658871                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples            12658871                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           806356.057977                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          107752.951555                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              25      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               9      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              23      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              17      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             23      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows          12658757    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             59000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value           6613000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total              12658871                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             16092                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         634234262.801392                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        1373877045.682781                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           16092    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          383000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      9398540000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               16092                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples              12674963                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             805332.316789                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            105596.010206                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                25      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 9      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                23      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                17      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               23      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows            12674849    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               59000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value             6613000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                12674963                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples      1020754                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.125152                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.330891                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0           893005     87.48%     87.48% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1           127749     12.52%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total      1020754                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples      1020754                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0         1020754    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total      1020754                       # Outstanding write transactions
system.Lmon1.readTransHist::samples           1020754                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            12.401463                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           12.372531                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.915517                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                    93      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                   988      0.10%      0.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                54871      5.38%      5.48% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15              962687     94.31%     99.79% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                 467      0.05%     99.84% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                 463      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                 460      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                 387      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                 293      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                  37      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   8      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total             1020754                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples          1020754                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.015765                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.127487                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                1005030     98.46%     98.46% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                  15363      1.51%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    355      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                      5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total            1020754                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples     12659111                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271     12659111    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total      12659111                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        16045                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.984107                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.911541                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     2.013123                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        16044     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        16045                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples       1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     317483472.805397                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    316742623.488060                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    23466018.701968                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            2      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          520      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          556      0.05%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         5470      0.54%      0.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08      1004375     98.40%     99.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08         7707      0.76%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          353      0.03%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          233      0.02%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08          353      0.03%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08          361      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08          196      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08          285      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08          247      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08           68      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09           21      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            6      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total         1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        317483744.754356      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                3240732416                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples      1020754                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    402375.498896                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   3255748.514341                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-8.38861e+06      1005055     98.46%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-3.35544e+07        15367      1.51%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.87203e+07          320      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-8.38861e+07           11      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.09052e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total        1020754                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       402375.051535      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                4107265                       # Number of bytes written
system.Lmon2.readLatencyHist::samples        12659111                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100400.108475                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      99080.334179                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      19490.308510                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535         8903      0.07%      0.07% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303     11231126     88.72%     88.79% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071       642843      5.08%     93.87% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839       273543      2.16%     96.03% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607       430189      3.40%     99.43% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375        72388      0.57%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           73      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           23      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           20      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total          12659111                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples            12659111                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           806340.482282                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          107761.550631                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              10      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              29      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              14      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             20      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows          12659013    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             26000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value           7817000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total              12659111                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             16045                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         636296012.215644                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        1369831167.667277                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           16045    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          200000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      9486773000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               16045                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples              12675156                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             805319.792908                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            105599.472506                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                10      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                29      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                14      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               20      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows            12675058    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               26000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value             7817000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                12675156                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples      1020754                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.124108                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.329705                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0           894070     87.59%     87.59% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1           126684     12.41%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total      1020754                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples      1020754                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0         1020754    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total      1020754                       # Outstanding write transactions
system.Lmon2.readTransHist::samples           1020754                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            12.401698                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           12.372760                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.916672                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                    94      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                   984      0.10%      0.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                54514      5.34%      5.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15              963050     94.35%     99.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                 459      0.04%     99.84% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                 466      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 458      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                 384      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                 294      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                  44      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   7      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total             1020754                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples          1020754                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.015718                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.127178                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                1005055     98.46%     98.46% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                  15367      1.51%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    320      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     11      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total            1020754                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples     12658996                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271     12658996    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total      12658996                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        16047                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        16047    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        16047                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples       1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     317480588.662890                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    316740603.027296                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    23439866.588671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            3      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          504      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          576      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         5444      0.53%      0.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08      1004545     98.41%     99.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08         7567      0.74%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          360      0.04%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          229      0.02%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08          319      0.03%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08          407      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08          178      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08          289      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08          229      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08           72      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09           25      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            5      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total         1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        317480860.615758      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                3240702976                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples      1020754                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    402450.737396                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   3264306.197632                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-4.1943e+06      1005098     98.47%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-2.93601e+07        15275      1.50%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.4526e+07          371      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-7.96918e+07           10      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total        1020754                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       402450.191966      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                4108032                       # Number of bytes written
system.Lmon3.readLatencyHist::samples        12658996                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100387.276898                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      99070.261534                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      19470.772756                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535         8902      0.07%      0.07% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303     11233968     88.74%     88.81% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071       642455      5.08%     93.89% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839       272261      2.15%     96.04% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607       428928      3.39%     99.43% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375        72373      0.57%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           65      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           26      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           15      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total          12658996                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples            12658996                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           806349.131242                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          107818.771749                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000              17      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              23      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              13      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             20      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows          12658900    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             39000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          17338000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total              12658996                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             16047                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         636016134.417648                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        1380440940.375748                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           16047    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          383000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      9404717000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               16047                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples              12675043                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             805326.932698                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            105541.913136                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                17      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                23      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                13      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                13      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               20      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows            12674945    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               39000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value             7062000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                12675043                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples      1020754                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.125168                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.330910                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0           892988     87.48%     87.48% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1           127766     12.52%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total      1020754                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples      1020754                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0         1020754    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total      1020754                       # Outstanding write transactions
system.Lmon3.readTransHist::samples           1020754                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            12.401585                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           12.372672                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.916019                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                   113      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                   962      0.09%      0.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                54538      5.34%      5.45% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15              963030     94.34%     99.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                 460      0.05%     99.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                 449      0.04%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                 496      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                 367      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                 290      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                  41      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   8      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total             1020754                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples          1020754                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.015721                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.127512                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                1005098     98.47%     98.47% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                  15275      1.50%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    371      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     10      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total            1020754                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples     50635870                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     255.999998                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271     50635870    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total       50635870                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        64424                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.996042                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.977966                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.004654                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        64423    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         64424                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples        1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1269916009.538047                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1267692644.492059                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     83289101.646188                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            2      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          438      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          718      0.07%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         4215      0.41%      0.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09       992255     97.21%     97.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09        21040      2.06%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          310      0.03%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          272      0.03%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09          314      0.03%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09          346      0.03%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09          256      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09          241      0.02%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09          241      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09           77      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09           23      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            5      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total          1020754                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1269917097.358117      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                12962747136                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples       1020754                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     1615696.632097                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    6912193.567444                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07       962678     94.31%     94.31% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07        52267      5.12%     99.43% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.43% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07         5357      0.52%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07          400      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08           32      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08           11      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08            7      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total         1020754                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        1615694.540358      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                16492289                       # Number of bytes written
system.Hmon.readLatencyHist::samples         50635731                       # Read request-response latency
system.Hmon.readLatencyHist::mean        109120.085222                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107874.872916                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       19538.925155                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535        35183      0.07%      0.07% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303         7076      0.01%      0.08% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071     46919122     92.66%     92.74% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839      1418727      2.80%     95.55% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607      1965288      3.88%     99.43% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          762      0.00%     99.43% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143       289300      0.57%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911          162      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           96      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            7      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            7      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total           50635731                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples             50635870                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            201587.409726                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           50028.011910                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 15237      0.03%      0.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              7185      0.01%      0.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             7713      0.02%      0.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             7842      0.02%      0.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             6680      0.01%      0.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             6826      0.01%      0.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             6355      0.01%      0.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             6063      0.01%      0.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             5700      0.01%      0.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             5668      0.01%      0.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             6092      0.01%      0.16% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             6210      0.01%      0.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             5347      0.01%      0.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             5692      0.01%      0.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             7978      0.02%      0.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             6094      0.01%      0.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             5818      0.01%      0.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             4720      0.01%      0.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             5258      0.01%      0.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            5734      0.01%      0.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows           50501658     99.73%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                499                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            5286500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total               50635870                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              64424                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          158443341.526450                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         518309322.449855                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              1      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            64423    100.00%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            55000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value       8057247000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                64424                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples               50700294                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              201331.255288                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             50254.281861                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   15243      0.03%      0.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                7189      0.01%      0.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               7718      0.02%      0.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               7868      0.02%      0.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               6682      0.01%      0.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               6835      0.01%      0.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               6365      0.01%      0.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               6070      0.01%      0.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               5703      0.01%      0.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               5677      0.01%      0.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               7250      0.01%      0.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               6217      0.01%      0.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              51078      0.10%      0.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               5695      0.01%      0.29% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               7980      0.02%      0.30% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               6095      0.01%      0.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               5891      0.01%      0.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               4728      0.01%      0.34% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               5323      0.01%      0.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5757      0.01%      0.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows             50518930     99.64%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  499                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              5286500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                 50700294                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples      1020754                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.543403                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.499872                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0            466820     45.73%     45.73% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1            553326     54.21%     99.94% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               479      0.05%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               119      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                10      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total       1020754                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples      1020754                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0          1020754    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total      1020754                       # Outstanding write transactions
system.Hmon.readTransHist::samples            1020754                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             49.606231                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            49.519287                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             3.256437                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                   184      0.02%      0.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                  970      0.10%      0.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47               118558     11.61%     11.73% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63               898987     88.07%     99.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                  455      0.04%     99.84% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                  454      0.04%     99.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                 457      0.04%     99.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                380      0.04%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                276      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                 28      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  5      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total              1020754                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples           1020754                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.063113                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            0.270008                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0                  962678     94.31%     94.31% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::1                   52267      5.12%     99.43% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2                    5357      0.52%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::3                     400      0.04%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4                      32      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::5                      11      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6                       7      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::7                       1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8                       0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::9                       0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::11                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::13                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::15                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total             1020754                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                  1661375559                       # DTB read hits
system.cpu0.dtb.read_misses                  17012175                       # DTB read misses
system.cpu0.dtb.write_hits                   36620436                       # DTB write hits
system.cpu0.dtb.write_misses                     1927                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses              1678387734                       # DTB read accesses
system.cpu0.dtb.write_accesses               36622363                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                       1697995995                       # DTB hits
system.cpu0.dtb.misses                       17014102                       # DTB misses
system.cpu0.dtb.accesses                   1715010097                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                  6137655195                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              6137655195                       # ITB inst accesses
system.cpu0.itb.hits                       6137655195                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                   6137655195                       # DTB accesses
system.cpu0.numCycles                     20415085144                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                 6137481209                       # Number of instructions committed
system.cpu0.committedOps                   6138547102                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           4566979696                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  1267                       # Number of float alu accesses
system.cpu0.num_func_calls                     404943                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts   1053758308                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  4566979696                       # number of integer instructions
system.cpu0.num_fp_insts                         1267                       # number of float instructions
system.cpu0.num_int_register_reads         5543367119                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        2958827229                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                1256                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                552                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads         23399995734                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes         4456536448                       # number of times the CC registers were written
system.cpu0.num_mem_refs                   1698053007                       # number of memory refs
system.cpu0.num_load_insts                 1661409594                       # Number of load instructions
system.cpu0.num_store_insts                  36643413                       # Number of store instructions
system.cpu0.num_idle_cycles              18623550.868601                       # Number of idle cycles
system.cpu0.num_busy_cycles              20396461593.131397                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999088                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000912                       # Percentage of idle cycles
system.cpu0.Branches                       1313104448                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               4440538636     72.34%     72.34% # Class of executed instruction
system.cpu0.op_class::IntMult                   25940      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                90      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.34% # Class of executed instruction
system.cpu0.op_class::MemRead              1661409594     27.06%     99.40% # Class of executed instruction
system.cpu0.op_class::MemWrite               36643413      0.60%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                6138617673                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            72951                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         6137660946                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72951                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         84134.020726                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      12275383341                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     12275383341                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst   6137582244                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     6137582244                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst   6137582244                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      6137582244                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst   6137582244                       # number of overall hits
system.cpu0.icache.overall_hits::total     6137582244                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        72951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        72951                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        72951                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         72951                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        72951                       # number of overall misses
system.cpu0.icache.overall_misses::total        72951                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst   5826100868                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5826100868                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst   5826100868                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5826100868                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst   5826100868                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5826100868                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst   6137655195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   6137655195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst   6137655195                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   6137655195                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst   6137655195                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   6137655195                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 79863.207742                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79863.207742                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 79863.207742                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79863.207742                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 79863.207742                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79863.207742                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        72951                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72951                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        72951                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72951                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        72951                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72951                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst   5671249132                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5671249132                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst   5671249132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5671249132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst   5671249132                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5671249132                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 77740.526271                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77740.526271                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 77740.526271                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77740.526271                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 77740.526271                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77740.526271                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1761                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements         17691766                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          254.581664                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2026158223                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17691766                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           114.525493                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   254.581664                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.994460                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994460                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       3413705324                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      3413705324                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data   1643641767                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1643641767                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data     36591460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      36591460                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         4409                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         4409                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        12212                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        12212                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         9567                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9567                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data   1680233227                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1680233227                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data   1680237636                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1680237636                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data     17710770                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17710770                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        16943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        16943                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data         1122                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1122                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         2819                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2819                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         1419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1419                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data     17727713                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17727713                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data     17728835                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17728835                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 1821798152720                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1821798152720                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    879731359                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    879731359                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    177986276                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    177986276                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data     64290500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     64290500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      6588500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      6588500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 1822677884079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1822677884079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 1822677884079                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1822677884079                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data   1661352537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1661352537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     36608403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36608403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         5531                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         5531                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        15031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        15031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        10986                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        10986                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data   1697960940                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1697960940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data   1697966471                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1697966471                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.010660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010660                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000463                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000463                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.202857                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.202857                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.187546                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187546                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.129164                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.129164                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.010441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.010441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010441                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 102863.859263                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102863.859263                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 51922.998229                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51922.998229                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 63138.090103                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 63138.090103                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 45306.906272                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 45306.906272                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 102815.173287                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102815.173287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 102808.666451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102808.666451                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18618                       # number of writebacks
system.cpu0.dcache.writebacks::total            18618                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data         1110                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1110                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data     17710770                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17710770                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        16943                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        16943                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data         1122                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1122                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         1709                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1709                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         1418                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1418                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data     17727713                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17727713                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data     17728835                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17728835                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 1786362372836                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1786362372836                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    845814421                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    845814421                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data    108747500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    108747500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     65284724                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     65284724                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data     61994500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     61994500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      6048500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      6048500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 1787208187257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1787208187257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 1787316934757                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1787316934757                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data     82666647                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     82666647                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     45718514                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     45718514                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    128385161                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    128385161                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.010660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.202857                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.202857                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.113698                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.113698                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.129073                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.129073                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.010441                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010441                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.010441                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010441                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 100863.055239                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100863.055239                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 49921.172225                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49921.172225                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 96922.905526                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 96922.905526                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 38200.540667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38200.540667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 43719.675599                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 43719.675599                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 100814.368286                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100814.368286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 100814.122008                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100814.122008                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              4439                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                  1653914034                       # DTB read hits
system.cpu1.dtb.read_misses                  17321051                       # DTB read misses
system.cpu1.dtb.write_hits                   37404675                       # DTB write hits
system.cpu1.dtb.write_misses                     1924                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses              1671235085                       # DTB read accesses
system.cpu1.dtb.write_accesses               37406599                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                       1691318709                       # DTB hits
system.cpu1.dtb.misses                       17322975                       # DTB misses
system.cpu1.dtb.accesses                   1708641684                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                  6104869983                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              6104869983                       # ITB inst accesses
system.cpu1.itb.hits                       6104869983                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                   6104869983                       # DTB accesses
system.cpu1.numCycles                     20415085543                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                 6104694598                       # Number of instructions committed
system.cpu1.committedOps                   6105886909                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           4543510850                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  1204                       # Number of float alu accesses
system.cpu1.num_func_calls                     431968                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts   1047756361                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  4543510850                       # number of integer instructions
system.cpu1.num_fp_insts                         1204                       # number of float instructions
system.cpu1.num_int_register_reads         5519243080                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        2943784031                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                1194                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                554                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads         23279670583                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes         4430708851                       # number of times the CC registers were written
system.cpu1.num_mem_refs                   1691383333                       # number of memory refs
system.cpu1.num_load_insts                 1653954330                       # Number of load instructions
system.cpu1.num_store_insts                  37429003                       # Number of store instructions
system.cpu1.num_idle_cycles              10152624.205018                       # Number of idle cycles
system.cpu1.num_busy_cycles              20404932918.794983                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999503                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000497                       # Percentage of idle cycles
system.cpu1.Branches                       1305525407                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu               4414558704     72.30%     72.30% # Class of executed instruction
system.cpu1.op_class::IntMult                   26017      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                86      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.30% # Class of executed instruction
system.cpu1.op_class::MemRead              1653954330     27.09%     99.39% # Class of executed instruction
system.cpu1.op_class::MemWrite               37429003      0.61%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                6105968140                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            96528                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         6104795991                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            96528                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         63243.784094                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      12209836494                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     12209836494                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst   6104773455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     6104773455                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst   6104773455                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      6104773455                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst   6104773455                       # number of overall hits
system.cpu1.icache.overall_hits::total     6104773455                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        96528                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        96528                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        96528                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         96528                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        96528                       # number of overall misses
system.cpu1.icache.overall_misses::total        96528                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst   6459610767                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6459610767                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst   6459610767                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6459610767                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst   6459610767                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6459610767                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst   6104869983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   6104869983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst   6104869983                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   6104869983                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst   6104869983                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   6104869983                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 66919.554606                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66919.554606                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 66919.554606                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66919.554606                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 66919.554606                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66919.554606                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        96528                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        96528                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        96528                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        96528                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        96528                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        96528                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst   6262811233                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   6262811233                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst   6262811233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   6262811233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst   6262811233                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   6262811233                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 64880.772760                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64880.772760                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 64880.772760                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64880.772760                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 64880.772760                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64880.772760                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1532                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements         18016963                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          254.767530                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2045328907                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18016963                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           113.522401                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   254.767530                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.995186                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995186                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3400669588                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3400669588                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data   1635852816                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1635852816                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     37364664                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      37364664                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data        11995                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        11995                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        13749                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        13749                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        10579                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10579                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data   1673217480                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1673217480                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data   1673229475                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1673229475                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data     18028128                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18028128                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        25911                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        25911                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data         1667                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1667                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         3367                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3367                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         2451                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2451                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data     18054039                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18054039                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data     18055706                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18055706                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 1853954441466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1853954441466                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1458012292                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1458012292                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    248337343                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    248337343                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    108089993                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    108089993                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      6261500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6261500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 1855412453758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1855412453758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 1855412453758                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1855412453758                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data   1653880944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1653880944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     37390575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     37390575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data        13662                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        13662                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        13030                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13030                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data   1691271519                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1691271519                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data   1691285181                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1691285181                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.010900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010900                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000693                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000693                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.122017                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.122017                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.196717                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.196717                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.188104                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.188104                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.010675                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010675                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.010676                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010676                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 102836.769379                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102836.769379                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 56270.012427                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56270.012427                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 73756.264627                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 73756.264627                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 44100.364341                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 44100.364341                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 102769.937174                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102769.937174                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 102760.448900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102760.448900                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22201                       # number of writebacks
system.cpu1.dcache.writebacks::total            22201                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data         1666                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1666                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data     18028128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     18028128                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        25911                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        25911                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data         1667                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1667                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         1701                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1701                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         2450                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2450                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data     18054039                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     18054039                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data     18055706                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     18055706                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 1817889614822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1817889614822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1406136404                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1406136404                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data    156176502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    156176502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     88246155                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     88246155                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    103695007                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    103695007                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      5749500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5749500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 1819295751226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1819295751226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 1819451927728                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1819451927728                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data     76952772                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     76952772                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     33872502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     33872502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data    110825274                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    110825274                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.010900                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010900                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000693                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000693                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.122017                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.122017                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.099381                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099381                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.188028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.188028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.010675                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010675                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.010676                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010676                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 100836.293975                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100836.293975                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 54267.932693                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54267.932693                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 93687.163767                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 93687.163767                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 51878.985891                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51878.985891                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 42324.492653                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 42324.492653                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 100769.459467                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100769.459467                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 100768.805591                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100768.805591                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              3787                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                  1747933488                       # DTB read hits
system.cpu2.dtb.read_misses                  13743854                       # DTB read misses
system.cpu2.dtb.write_hits                   29730648                       # DTB write hits
system.cpu2.dtb.write_misses                     1578                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    14                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses              1761677342                       # DTB read accesses
system.cpu2.dtb.write_accesses               29732226                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                       1777664136                       # DTB hits
system.cpu2.dtb.misses                       13745432                       # DTB misses
system.cpu2.dtb.accesses                   1791409568                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                  6513853141                       # ITB inst hits
system.cpu2.itb.inst_misses                        19                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses              6513853160                       # ITB inst accesses
system.cpu2.itb.hits                       6513853141                       # DTB hits
system.cpu2.itb.misses                             19                       # DTB misses
system.cpu2.itb.accesses                   6513853160                       # DTB accesses
system.cpu2.numCycles                     20415084642                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                 6513705472                       # Number of instructions committed
system.cpu2.committedOps                   6514716017                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses           4839435874                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  1228                       # Number of float alu accesses
system.cpu2.num_func_calls                     369727                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts   1121759995                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                  4839435874                       # number of integer instructions
system.cpu2.num_fp_insts                         1228                       # number of float instructions
system.cpu2.num_int_register_reads         5831626417                       # number of times the integer registers were read
system.cpu2.num_int_register_writes        3134471044                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                1216                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                448                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads         24788173403                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes         4749738048                       # number of times the CC registers were written
system.cpu2.num_mem_refs                   1777719170                       # number of memory refs
system.cpu2.num_load_insts                 1747966659                       # Number of load instructions
system.cpu2.num_store_insts                  29752511                       # Number of store instructions
system.cpu2.num_idle_cycles              9086226.019721                       # Number of idle cycles
system.cpu2.num_busy_cycles              20405998415.980278                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999555                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000445                       # Percentage of idle cycles
system.cpu2.Branches                       1398924968                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu               4737039411     72.71%     72.71% # Class of executed instruction
system.cpu2.op_class::IntMult                   26112      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               110      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     72.71% # Class of executed instruction
system.cpu2.op_class::MemRead              1747966659     26.83%     99.54% # Class of executed instruction
system.cpu2.op_class::MemWrite               29752511      0.46%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                6514784803                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            70510                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         6513779938                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            70510                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         92380.937995                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      13027776792                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     13027776792                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst   6513782631                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     6513782631                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst   6513782631                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      6513782631                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst   6513782631                       # number of overall hits
system.cpu2.icache.overall_hits::total     6513782631                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        70510                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        70510                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        70510                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         70510                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        70510                       # number of overall misses
system.cpu2.icache.overall_misses::total        70510                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst   6001710699                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   6001710699                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst   6001710699                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   6001710699                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst   6001710699                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   6001710699                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst   6513853141                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   6513853141                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst   6513853141                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   6513853141                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst   6513853141                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   6513853141                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 85118.574656                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 85118.574656                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 85118.574656                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 85118.574656                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 85118.574656                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 85118.574656                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        70510                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        70510                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        70510                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        70510                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        70510                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        70510                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst   5848656301                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   5848656301                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst   5848656301                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   5848656301                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst   5848656301                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   5848656301                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 82947.898185                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 82947.898185                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 82947.898185                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 82947.898185                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 82947.898185                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 82947.898185                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1558                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements         14296230                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.747080                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1763330410                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14296230                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           123.342336                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   253.747080                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.991200                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991200                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       3569646222                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      3569646222                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data   1733595726                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1733595726                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     29705242                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      29705242                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         4552                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         4552                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        11779                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11779                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         8983                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8983                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data   1763300968                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1763300968                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data   1763305520                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1763305520                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data     14315171                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     14315171                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        14080                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        14080                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data         1157                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         1157                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         2774                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2774                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         1297                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1297                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data     14329251                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      14329251                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data     14330408                       # number of overall misses
system.cpu2.dcache.overall_misses::total     14330408                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 1472826354758                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1472826354758                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    758149373                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    758149373                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    200927974                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    200927974                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data     53787000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     53787000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      7644500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      7644500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 1473584504131                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1473584504131                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 1473584504131                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1473584504131                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data   1747910897                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1747910897                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     29719322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     29719322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         5709                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         5709                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        14553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        14553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        10280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data   1777630219                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1777630219                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data   1777635928                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1777635928                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.008190                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008190                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000474                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000474                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.202662                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.202662                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.190614                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.190614                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.126167                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.126167                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.008061                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008061                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.008061                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008061                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 102885.697611                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102885.697611                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 53845.836151                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53845.836151                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 72432.578947                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 72432.578947                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 41470.316114                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 41470.316114                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 102837.510776                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102837.510776                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 102829.207942                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102829.207942                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        15336                       # number of writebacks
system.cpu2.dcache.writebacks::total            15336                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::system.cpu2.data            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data         1127                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1127                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::system.cpu2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::system.cpu2.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data     14315170                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14315170                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        14080                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14080                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data         1157                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         1157                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         1647                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1647                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         1296                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1296                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data     14329250                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     14329250                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data     14330407                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     14330407                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 1444182280348                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1444182280348                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    729957441                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    729957441                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data    129744003                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    129744003                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     68192523                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     68192523                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data     51817000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     51817000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      7022500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      7022500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 1444912237789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1444912237789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 1445041981792                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1445041981792                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data     78932272                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     78932272                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data     47669514                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     47669514                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data    126601786                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    126601786                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000474                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000474                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.202662                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.202662                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.113173                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.113173                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.126070                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.126070                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.008061                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008061                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.008061                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008061                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 100884.745368                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100884.745368                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 51843.568253                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51843.568253                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 112138.291271                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 112138.291271                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 41404.081967                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41404.081967                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 39982.253086                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 39982.253086                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 100836.557237                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100836.557237                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 100837.469710                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100837.469710                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              4844                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                  1670204549                       # DTB read hits
system.cpu3.dtb.read_misses                  16741817                       # DTB read misses
system.cpu3.dtb.write_hits                   36063513                       # DTB write hits
system.cpu3.dtb.write_misses                     1908                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses              1686946366                       # DTB read accesses
system.cpu3.dtb.write_accesses               36065421                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                       1706268062                       # DTB hits
system.cpu3.dtb.misses                       16743725                       # DTB misses
system.cpu3.dtb.accesses                   1723011787                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                  6175197581                       # ITB inst hits
system.cpu3.itb.inst_misses                        25                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses              6175197606                       # ITB inst accesses
system.cpu3.itb.hits                       6175197581                       # DTB hits
system.cpu3.itb.misses                             25                       # DTB misses
system.cpu3.itb.accesses                   6175197606                       # DTB accesses
system.cpu3.numCycles                     20415107653                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                 6175026585                       # Number of instructions committed
system.cpu3.committedOps                   6176084167                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses           4594261294                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  1275                       # Number of float alu accesses
system.cpu3.num_func_calls                     402863                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts   1060497139                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                  4594261294                       # number of integer instructions
system.cpu3.num_fp_insts                         1275                       # number of float instructions
system.cpu3.num_int_register_reads         5572810777                       # number of times the integer registers were read
system.cpu3.num_int_register_writes        2976420714                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                1201                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                608                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads         23539084768                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes         4485506763                       # number of times the CC registers were written
system.cpu3.num_mem_refs                   1706322077                       # number of memory refs
system.cpu3.num_load_insts                 1670237611                       # Number of load instructions
system.cpu3.num_store_insts                  36084466                       # Number of store instructions
system.cpu3.num_idle_cycles                460.008000                       # Number of idle cycles
system.cpu3.num_busy_cycles              20415107192.992001                       # Number of busy cycles
system.cpu3.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu3.Branches                       1321600160                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu               4469803666     72.37%     72.37% # Class of executed instruction
system.cpu3.op_class::IntMult                   25907      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                87      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.37% # Class of executed instruction
system.cpu3.op_class::MemRead              1670237611     27.04%     99.42% # Class of executed instruction
system.cpu3.op_class::MemWrite               36084466      0.58%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                6176151738                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            72778                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         6174957048                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            72778                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         84846.478991                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      12350467940                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     12350467940                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst   6175124803                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     6175124803                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst   6175124803                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      6175124803                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst   6175124803                       # number of overall hits
system.cpu3.icache.overall_hits::total     6175124803                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        72778                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        72778                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        72778                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         72778                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        72778                       # number of overall misses
system.cpu3.icache.overall_misses::total        72778                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst   5944314366                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5944314366                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst   5944314366                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5944314366                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst   5944314366                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5944314366                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst   6175197581                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   6175197581                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst   6175197581                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   6175197581                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst   6175197581                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   6175197581                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 81677.352579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 81677.352579                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 81677.352579                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 81677.352579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 81677.352579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 81677.352579                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        72778                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        72778                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        72778                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        72778                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        72778                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        72778                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst   5791641634                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   5791641634                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst   5791641634                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   5791641634                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst   5791641634                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   5791641634                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 79579.565720                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 79579.565720                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 79579.565720                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 79579.565720                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 79579.565720                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 79579.565720                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1927                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements         17411398                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          254.555750                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          801534271                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         17411398                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            46.035032                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   254.555750                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.994358                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994358                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       3429967413                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      3429967413                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data   1652751778                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     1652751778                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data     36038037                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      36038037                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         4448                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         4448                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        12494                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        12494                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         9515                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9515                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data   1688789815                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1688789815                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data   1688794263                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1688794263                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data     17429959                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     17429959                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        13501                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        13501                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data         1115                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         1115                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         2530                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2530                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         1396                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1396                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data     17443460                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17443460                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data     17444575                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17444575                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 1793771661951                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1793771661951                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    811275351                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    811275351                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    178044333                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    178044333                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data     63215500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     63215500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      6658500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      6658500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 1794582937302                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1794582937302                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 1794582937302                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1794582937302                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data   1670181737                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   1670181737                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data     36051538                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     36051538                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         5563                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         5563                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        15024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        15024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        10911                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        10911                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data   1706233275                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1706233275                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data   1706238838                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1706238838                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.010436                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010436                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000374                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000374                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.200431                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.200431                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.168397                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.168397                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.127944                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.127944                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.010223                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010223                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.010224                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010224                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 102913.131462                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102913.131462                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 60090.019332                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60090.019332                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 70373.254150                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 70373.254150                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 45283.309456                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 45283.309456                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 102879.986958                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 102879.986958                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 102873.411207                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 102873.411207                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18696                       # number of writebacks
system.cpu3.dcache.writebacks::total            18696                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data         1111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data     17429959                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     17429959                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        13501                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        13501                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data         1115                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         1115                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         1419                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1419                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         1395                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1395                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data     17443460                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     17443460                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data     17444575                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     17444575                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 1758898874211                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1758898874211                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    784253391                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    784253391                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data    115791001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    115791001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     59136666                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     59136666                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data     60967500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     60967500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      6116500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      6116500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 1759683127602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1759683127602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 1759798918603                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1759798918603                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data     73611846                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     73611846                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data     46145505                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     46145505                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data    119757351                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    119757351                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.010436                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010436                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000374                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.200431                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.200431                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.094449                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.094449                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.127853                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.127853                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.010223                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010223                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.010224                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010224                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 100912.393093                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 100912.393093                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 58088.540923                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 58088.540923                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 103848.431390                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 103848.431390                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 41674.887949                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41674.887949                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 43704.301075                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 43704.301075                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 100879.248016                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100879.248016                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 100879.437797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100879.437797                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              3912                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                         284                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                        288                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                     284                       # DTB read accesses
system.cpu4.dtb.write_accesses                    288                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              572                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          572                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                        1187                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                    1187                       # ITB inst accesses
system.cpu4.itb.hits                             1187                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                         1187                       # DTB accesses
system.cpu4.numCycles                     56686756582                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                       1161                       # Number of instructions committed
system.cpu4.committedOps                         1564                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                 1473                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                        118                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                        1473                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads               2549                       # number of times the integer registers were read
system.cpu4.num_int_register_writes              1052                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                5710                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                357                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          610                       # number of memory refs
system.cpu4.num_load_insts                        309                       # Number of load instructions
system.cpu4.num_store_insts                       301                       # Number of store instructions
system.cpu4.num_idle_cycles              56686741046.328659                       # Number of idle cycles
system.cpu4.num_busy_cycles              15535.671339                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu4.Branches                              226                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      998     62.06%     62.06% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     62.06% # Class of executed instruction
system.cpu4.op_class::MemRead                     309     19.22%     81.28% # Class of executed instruction
system.cpu4.op_class::MemWrite                    301     18.72%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                      1608                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                2                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                 64                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                   32                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             2376                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            2376                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst         1185                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1185                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst         1185                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1185                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst         1185                       # number of overall hits
system.cpu4.icache.overall_hits::total           1185                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst            2                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst            2                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst            2                       # number of overall misses
system.cpu4.icache.overall_misses::total            2                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst        45499                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total        45499                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst        45499                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total        45499                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst        45499                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total        45499                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst         1187                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1187                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst         1187                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst         1187                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.001685                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001685                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.001685                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001685                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.001685                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001685                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 22749.500000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 22749.500000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 22749.500000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 22749.500000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 22749.500000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 22749.500000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst            2                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst            2                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst            2                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst        40501                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total        40501                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst        40501                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total        40501                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst        40501                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total        40501                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.001685                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.001685                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.001685                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.001685                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.001685                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.001685                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 20250.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 20250.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 20250.500000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 20250.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 20250.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 20250.500000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements                1                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          183.002536                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                    0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   183.002536                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.714854                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.714854                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1144                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1144                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data          254                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            254                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data          268                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           268                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            6                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            6                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            6                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          522                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             522                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          528                       # number of overall hits
system.cpu4.dcache.overall_hits::total            528                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data           13                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data           23                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data           23                       # number of overall misses
system.cpu4.dcache.overall_misses::total           23                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data       149500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total       149500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data       478000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       478000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data       627500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total       627500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data       627500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total       627500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data          267                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          267                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data          278                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          278                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          545                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          545                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          551                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          551                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.048689                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.048689                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.035971                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.035971                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.042202                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.042202                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.041742                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.041742                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data        11500                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total        11500                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data        47800                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        47800                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 27282.608696                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27282.608696                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 27282.608696                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27282.608696                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data           13                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data           10                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data           23                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data           23                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data       123500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       123500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data       458000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       458000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data       581500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total       581500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data       581500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total       581500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       167500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       167500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       126000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       126000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       293500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       293500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.048689                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.048689                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.035971                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.035971                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.042202                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.042202                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.041742                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.041742                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         9500                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         9500                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data        45800                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        45800                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 25282.608696                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 25282.608696                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 25282.608696                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 25282.608696                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 6                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                       69185                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                      56126                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                   69185                       # DTB read accesses
system.cpu5.dtb.write_accesses                  56126                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                           125311                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                       125311                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                      307681                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                  307681                       # ITB inst accesses
system.cpu5.itb.hits                           307681                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                       307681                       # DTB accesses
system.cpu5.numCycles                     21207033518                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     305292                       # Number of instructions committed
system.cpu5.committedOps                       353675                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               325114                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      18067                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        36214                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      325114                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads             579869                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            222975                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads             1308287                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes             131545                       # number of times the CC registers were written
system.cpu5.num_mem_refs                       136354                       # number of memory refs
system.cpu5.num_load_insts                      71318                       # Number of load instructions
system.cpu5.num_store_insts                     65036                       # Number of store instructions
system.cpu5.num_idle_cycles              21204744705.127789                       # Number of idle cycles
system.cpu5.num_busy_cycles              2288812.872212                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000108                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999892                       # Percentage of idle cycles
system.cpu5.Branches                            54677                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                   228103     62.38%     62.38% # Class of executed instruction
system.cpu5.op_class::IntMult                    1101      0.30%     62.68% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.68% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                88      0.02%     62.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.71% # Class of executed instruction
system.cpu5.op_class::MemRead                   71318     19.50%     82.21% # Class of executed instruction
system.cpu5.op_class::MemWrite                  65036     17.79%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    365646                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             4960                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             287585                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             4960                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            57.980847                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           620322                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          620322                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst       302721                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         302721                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst       302721                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          302721                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst       302721                       # number of overall hits
system.cpu5.icache.overall_hits::total         302721                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         4960                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         4960                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         4960                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          4960                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         4960                       # number of overall misses
system.cpu5.icache.overall_misses::total         4960                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    427506962                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    427506962                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    427506962                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    427506962                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    427506962                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    427506962                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst       307681                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       307681                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst       307681                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       307681                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst       307681                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       307681                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.016121                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.016121                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.016121                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.016121                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.016121                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.016121                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 86190.919758                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 86190.919758                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 86190.919758                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 86190.919758                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 86190.919758                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 86190.919758                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         4960                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         4960                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         4960                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         4960                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         4960                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         4960                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    417556038                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    417556038                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    417556038                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    417556038                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    417556038                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    417556038                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.016121                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.016121                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.016121                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.016121                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.016121                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.016121                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 84184.685081                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 84184.685081                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 84184.685081                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 84184.685081                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 84184.685081                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 84184.685081                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               206                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements             1898                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          208.042799                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              73920                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1898                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            38.946259                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   208.042799                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.812667                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.812667                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          201                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           252766                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          252766                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data        65714                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          65714                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data        54985                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         54985                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          593                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          593                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data          661                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          661                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          663                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          663                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data       120699                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          120699                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data       121292                       # number of overall hits
system.cpu5.dcache.overall_hits::total         121292                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data         1986                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1986                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          408                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          408                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           89                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           89                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          103                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          103                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           49                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data         2394                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2394                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data         2483                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2483                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data     68179919                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     68179919                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     19948997                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     19948997                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      2833000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      2833000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      1828999                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      1828999                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data     88128916                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     88128916                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data     88128916                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     88128916                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data        67700                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        67700                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data        55393                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        55393                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          682                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          682                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data          764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data          712                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          712                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data       123093                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       123093                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data       123775                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       123775                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.029335                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.029335                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.007366                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007366                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.130499                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.130499                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.134817                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.134817                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.068820                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.068820                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.019449                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019449                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.020061                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020061                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 34330.271400                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 34330.271400                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 48894.600490                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 48894.600490                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 27504.854369                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 27504.854369                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 37326.510204                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 37326.510204                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 36812.412698                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 36812.412698                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 35492.918244                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 35492.918244                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          754                       # number of writebacks
system.cpu5.dcache.writebacks::total              754                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           89                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data         1986                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1986                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          408                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          408                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           89                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           89                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data           14                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           49                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data         2394                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         2394                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data         2483                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         2483                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data     64151081                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     64151081                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     19130003                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     19130003                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      2427000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2427000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data       378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total       378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      1730001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1730001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data     83281084                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     83281084                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data     85708084                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     85708084                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1287000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      1287000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       711000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       711000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1998000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1998000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.029335                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.029335                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.007366                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.007366                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.130499                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.130499                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.018325                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.018325                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.068820                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.068820                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.019449                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.019449                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.020061                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.020061                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 32301.652064                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 32301.652064                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 46887.262255                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 46887.262255                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 27269.662921                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 27269.662921                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data        27000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 35306.142857                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 35306.142857                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 34787.420217                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 34787.420217                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 34517.955699                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 34517.955699                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry               264                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         284                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        288                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     284                       # DTB read accesses
system.cpu6.dtb.write_accesses                    288                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              572                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          572                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                        1187                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                    1187                       # ITB inst accesses
system.cpu6.itb.hits                             1187                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                         1187                       # DTB accesses
system.cpu6.numCycles                     56686756478                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                       1161                       # Number of instructions committed
system.cpu6.committedOps                         1564                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1473                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                        118                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1473                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               2549                       # number of times the integer registers were read
system.cpu6.num_int_register_writes              1052                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                5710                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                357                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          610                       # number of memory refs
system.cpu6.num_load_insts                        309                       # Number of load instructions
system.cpu6.num_store_insts                       301                       # Number of store instructions
system.cpu6.num_idle_cycles              56686740364.773796                       # Number of idle cycles
system.cpu6.num_busy_cycles              16113.226204                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu6.Branches                              226                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      998     62.06%     62.06% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     62.06% # Class of executed instruction
system.cpu6.op_class::MemRead                     309     19.22%     81.28% # Class of executed instruction
system.cpu6.op_class::MemWrite                    301     18.72%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1608                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                2                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                 55                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            27.500000                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             2376                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            2376                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst         1185                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1185                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst         1185                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1185                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst         1185                       # number of overall hits
system.cpu6.icache.overall_hits::total           1185                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst            2                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst            2                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst            2                       # number of overall misses
system.cpu6.icache.overall_misses::total            2                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst        26000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst        26000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst        26000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst         1187                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1187                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst         1187                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst         1187                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.001685                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001685                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.001685                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001685                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.001685                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001685                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst        13000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst        13000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst        13000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst            2                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst            2                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst        22000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total        22000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst        22000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total        22000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.001685                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.001685                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.001685                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.001685                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.001685                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.001685                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total        11000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                2                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          179.002537                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                 17                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             8.500000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   179.002537                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.699229                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.699229                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          182                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1146                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1146                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          250                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            250                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          268                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           268                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            6                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            6                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          518                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             518                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          524                       # number of overall hits
system.cpu6.dcache.overall_hits::total            524                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data           17                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data           10                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           27                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            27                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           27                       # number of overall misses
system.cpu6.dcache.overall_misses::total           27                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data       279000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total       279000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data       516000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       516000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       795000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       795000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       795000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       795000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          267                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          267                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          278                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          278                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          545                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          545                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          551                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          551                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.063670                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.063670                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.035971                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.035971                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.049541                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.049541                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.049002                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.049002                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 16411.764706                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 16411.764706                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        51600                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        51600                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 29444.444444                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 29444.444444                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 29444.444444                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 29444.444444                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data           17                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           27                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           27                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data       245000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       245000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data       496000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       496000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       741000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       741000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       741000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       741000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       160500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       160500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       128000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       128000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       288500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       288500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.063670                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.063670                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.035971                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.035971                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.049541                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.049541                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.049002                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.049002                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 14411.764706                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 14411.764706                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        49600                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        49600                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 27444.444444                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 27444.444444                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 27444.444444                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 27444.444444                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 5                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        8569                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       7468                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    8572                       # DTB read accesses
system.cpu7.dtb.write_accesses                   7468                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            16037                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                        16040                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       37277                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  3                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   37277                       # ITB inst accesses
system.cpu7.itb.hits                            37277                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        37277                       # DTB accesses
system.cpu7.numCycles                     20415107744                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      36750                       # Number of instructions committed
system.cpu7.committedOps                        44409                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                41262                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2681                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4029                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       41262                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              74098                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             28629                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              164058                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              14940                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        17423                       # number of memory refs
system.cpu7.num_load_insts                       8882                       # Number of load instructions
system.cpu7.num_store_insts                      8541                       # Number of store instructions
system.cpu7.num_idle_cycles              20414810236.468891                       # Number of idle cycles
system.cpu7.num_busy_cycles              297507.531108                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000015                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999985                       # Percentage of idle cycles
system.cpu7.Branches                             6850                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    28401     61.80%     61.80% # Class of executed instruction
system.cpu7.op_class::IntMult                     113      0.25%     62.05% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     62.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                18      0.04%     62.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     62.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     62.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     62.09% # Class of executed instruction
system.cpu7.op_class::MemRead                    8882     19.33%     81.41% # Class of executed instruction
system.cpu7.op_class::MemWrite                   8541     18.59%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     45955                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              831                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              32738                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              831                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            39.395909                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            75385                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           75385                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        36446                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          36446                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        36446                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           36446                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        36446                       # number of overall hits
system.cpu7.icache.overall_hits::total          36446                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          831                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          831                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          831                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           831                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          831                       # number of overall misses
system.cpu7.icache.overall_misses::total          831                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     49899488                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     49899488                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     49899488                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     49899488                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     49899488                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     49899488                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        37277                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        37277                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        37277                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        37277                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        37277                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        37277                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022293                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022293                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022293                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022293                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022293                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022293                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 60047.518652                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 60047.518652                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 60047.518652                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 60047.518652                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 60047.518652                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 60047.518652                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          831                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          831                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          831                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          831                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          831                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          831                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     48228512                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     48228512                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     48228512                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     48228512                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     48228512                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     48228512                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022293                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022293                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022293                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022293                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022293                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022293                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 58036.717208                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 58036.717208                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 58036.717208                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 58036.717208                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 58036.717208                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 58036.717208                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                54                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              302                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          211.107729                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               9295                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              302                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            30.778146                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   211.107729                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.824640                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.824640                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            32447                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           32447                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         7886                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           7886                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         7163                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          7163                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          113                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          113                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          138                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          137                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          137                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        15049                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           15049                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        15162                       # number of overall hits
system.cpu7.dcache.overall_hits::total          15162                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          373                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          373                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          135                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          135                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           18                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           25                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           22                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          508                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           508                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          526                       # number of overall misses
system.cpu7.dcache.overall_misses::total          526                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     12439999                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     12439999                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      6293500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6293500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data      1021000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      1021000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       574000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       574000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     18733499                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     18733499                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     18733499                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     18733499                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         8259                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         8259                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         7298                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         7298                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          159                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          159                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        15557                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        15557                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        15688                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        15688                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.045163                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.045163                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.018498                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.018498                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.137405                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.137405                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.153374                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.153374                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.138365                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.138365                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.032654                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.032654                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.033529                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033529                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 33351.203753                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 33351.203753                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 46618.518519                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 46618.518519                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data        40840                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        40840                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 26090.909091                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 26090.909091                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 36876.966535                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 36876.966535                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 35615.017110                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 35615.017110                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          114                       # number of writebacks
system.cpu7.dcache.writebacks::total              114                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           18                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          373                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          135                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           18                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           22                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          508                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          508                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          526                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data     11693001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     11693001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      6023500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6023500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       984000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       984000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       530000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       530000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     17716501                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     17716501                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     18700501                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     18700501                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       538502                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       538502                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       381000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       381000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       919502                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       919502                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.045163                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.045163                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.018498                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.018498                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.137405                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.137405                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.042945                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.042945                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.138365                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.138365                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.032654                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.032654                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.033529                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.033529                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 31348.528150                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 31348.528150                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 44618.518519                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 44618.518519                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 54666.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 54666.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  3285.714286                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3285.714286                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 24090.909091                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 24090.909091                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 34875.001969                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 34875.001969                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 35552.283270                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 35552.283270                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                50                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.offload_task 10207553834000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -50591204899.199989
system.mem_ctrls.total_actEnergy                       81399458649.600021
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -34128987432.000000
system.mem_ctrls.total_preEnergy                       54912333216.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -331615150963.200012
system.mem_ctrls.total_readEnergy                       533664934732.800110
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -533341532.160000
system.mem_ctrls.total_writeEnergy                       657756288.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -20262897784750.082031
system.mem_ctrls.total_refreshEnergy                       31517351170007.015625
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -6236792247044.160156
system.mem_ctrls.total_actBackEnergy                       9719190450959.039062
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -65100743365296.000000
system.mem_ctrls.total_preBackEnergy                       101243014525968.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       10.2076
system.cpu.totalNumCycles                       236656017304.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       155030899213.800476
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       18544557036.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       5038.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       5339216962.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       6733649012.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       139983572.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       24931252228.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       22467706458.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       12013756726.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       4931.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       2162.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       1630485.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       18544557036.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       5038.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       24931923276.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       44.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       24931923232.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       318562.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       6733402608.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       139833085.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       6938215631.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       64826237.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       67486417.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       70998.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       349826337
system.mem_ctrls.total_reads                       50635731.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       64423.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       50939576.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       353857607.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       250001.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
