{"vcs1":{"timestamp_begin":1750905879.930327904, "rt":0.30, "ut":0.19, "st":0.06}}
{"vcselab":{"timestamp_begin":1750905880.299496383, "rt":0.21, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1750905880.558562858, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750905879.617805092}
{"VCS_COMP_START_TIME": 1750905879.617805092}
{"VCS_COMP_END_TIME": 1750905880.911141613}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2511604}}
{"stitch_vcselab": {"peak_mem": 2511644}}
