Checking out license 'RTL_Compiler_RD'......   (1 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's1494_bench' from file '../rtl/s1494.v'.
  Done elaborating 's1494_bench'.
Mapping s1494_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      24782    -870  v12_reg/CK --> v7_reg/D
 area_map        23251    -868  v10_reg/CK --> v9_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      23251    -868         0 v10_reg/CK --> v9_reg/D
 incr_delay      23313    -848         0 v10_reg/CK --> v8_reg/D
 incr_delay      23313    -848         0 v11_reg/CK --> v11_reg/D

  Done mapping s1494_bench
  Synthesis succeeded.
  Incrementally optimizing s1494_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      23313    -848         0 v11_reg/CK --> v11_reg/D
 incr_delay      23407    -844         0 v8_reg/CK --> v11_reg/D
 incr_delay      23585    -835         0 v12_reg/CK --> v10_reg/D
 incr_delay      23617    -830         0 v10_reg/CK --> v8_reg/D
 incr_delay      23674    -828         0 v12_reg/CK --> v8_reg/D
 incr_delay      23716    -827         0 v12_reg/CK --> v8_reg/D
 incr_delay      23569    -823         0 v12_reg/CK --> v9_reg/D
 incr_delay      23590    -822         0 v12_reg/CK --> v8_reg/D
 incr_delay      23554    -821         0 v12_reg/CK --> v8_reg/D
 init_drc        23554    -821         0 v12_reg/CK --> v8_reg/D
 init_area       23554    -821         0 v12_reg/CK --> v8_reg/D
 rem_buf         23104    -821         0 v12_reg/CK --> v8_reg/D
 rem_inv         21134    -821         0 v12_reg/CK --> v8_reg/D
 merge_bi        20261    -820         0 v10_reg/CK --> v12_reg/D
 glob_area       20146    -820         0 v10_reg/CK --> v12_reg/D
 area_down       20130    -820         0 v10_reg/CK --> v12_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      20130    -820         0 v10_reg/CK --> v12_reg/D
 incr_delay      20140    -819         0 v10_reg/CK --> v10_reg/D
 init_drc        20140    -819         0 v10_reg/CK --> v10_reg/D
 init_area       20140    -819         0 v10_reg/CK --> v10_reg/D
 rem_buf         20088    -819         0 v10_reg/CK --> v10_reg/D
 rem_inv         19879    -819         0 v10_reg/CK --> v10_reg/D
 merge_bi        19769    -819         0 v10_reg/CK --> v10_reg/D
 glob_area       19748    -819         0 v10_reg/CK --> v10_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      19748    -819         0 v10_reg/CK --> v10_reg/D
 init_area       19748    -819         0 v10_reg/CK --> v10_reg/D
 rem_buf         19722    -819         0 v10_reg/CK --> v10_reg/D
 rem_inv         19686    -819         0 v10_reg/CK --> v10_reg/D
 merge_bi        19623    -819         0 v10_reg/CK --> v10_reg/D
 glob_area       19618    -819         0 v10_reg/CK --> v10_reg/D

  Done mapping s1494_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:08:30 PM
  Module:                 s1494_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type     Fanout  Load  Slew   Delay   Arrival
                                     (fF)  (ps)    (ps)    (ps)
---------------------------------------------------------------------
(clock clock)       launch                                     0 R
v10_reg/CK                                     0               0 R
v10_reg/Q           DFFSRX1       2   25.2    68    +118     118 F
g34/A                                                 +0     118  
g34/Y               INVX2         5   36.2    53     +52     170 R
g2544/A                                               +0     170  
g2544/Y             CLKBUFX3      4   26.7    33     +60     230 R
g2856/A                                               +0     230  
g2856/Y             NAND2X1       2   18.9    69     +61     291 F
g2031/A                                               +0     291  
g2031/Y             MX2X1         1    9.2    35     +92     383 F
g2671/A0                                              +0     383  
g2671/Y             OAI21X1       1    6.2    54     +41     424 R
g2667/B                                               +0     424  
g2667/Y             NAND2X1       1    6.2    39     +38     463 F
g2751/B                                               +0     463  
g2751/Y             AND2X1        1    7.8    25     +59     522 F
g2747/A1                                              +0     522  
g2747/Y             AOI21X1       1    9.2    57     +55     577 R
g40/A0                                                +0     577  
g40/Y               OAI21X1       1   12.6    74     +60     637 F
g1766/A                                               +0     637  
g1766/Y             INVX2         1   18.7    38     +40     677 R
v10_reg/D           DFFSRX1                           +0     677  
v10_reg/CK          setup                      0    +143     820 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                    0 R
---------------------------------------------------------------------
Timing slack :    -820ps (TIMING VIOLATION)
Start-point  : v10_reg/CK
End-point    : v10_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:08:30 PM
  Module:                 s1494_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          38   1191.794    gsclib 
AOI21X1         62   1944.506    gsclib 
AOI22X1         14    585.452    gsclib 
BUFX1            1     31.363    gsclib 
BUFX3            1     31.363    gsclib 
CLKBUFX1        10    261.360    gsclib 
CLKBUFX3        11    344.993    gsclib 
DFFSRX1          6    972.258    gsclib 
INVX1          120   2509.080    gsclib 
INVX2           41   1071.576    gsclib 
INVX4           11    344.993    gsclib 
MX2X1            4    250.904    gsclib 
NAND2X1        110   2874.960    gsclib 
NAND2X2          9    329.310    gsclib 
NAND3X1         32   1170.880    gsclib 
NAND4X1          7    292.726    gsclib 
NOR2X1          85   2221.560    gsclib 
OAI21X1         48   2007.264    gsclib 
OAI22X1          3    188.178    gsclib 
OAI33X1          1     83.635    gsclib 
OR2X1           29    909.527    gsclib 
----------------------------------------
total          643  19617.682           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential         6   972.258    5.0 
inverter         172  3925.649   20.0 
buffer            23   669.079    3.4 
logic            442 14050.696   71.6 
--------------------------------------
total            643 19617.682  100.0 

Normal exit.
