# Adder_UVM
First foray into verification

design.sv contains the sv code for an N-bit adder.

testbench.sv contains the top level verification model.
