##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyBUS_CLK(routed)
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
		5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Clock_2(routed):F vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.9::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.10::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. Start_frame(0)_PAD:R)
		5.13::Critical Path Report for (CyBUS_CLK:R vs. Pin_1(0)_PAD:F)
		5.14::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
		5.15::Critical Path Report for (\Boundary8bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
		5.16::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
		5.17::Critical Path Report for (Start_frame(0)_PAD:R vs. CyBUS_CLK:R)
		5.18::Critical Path Report for (Pin_1(0)_PAD:F vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_2                      | N/A                   | Target: 36.00 MHz   | 
Clock: Clock_2(routed)              | N/A                   | Target: 36.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 47.29 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(routed)            | Frequency: 66.11 MHz  | Target: 72.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 72.00 MHz   | 
Clock: Pin_1(0)_PAD                 | N/A                   | Target: 100.00 MHz  | 
Clock: Start_frame(0)_PAD           | N/A                   | Target: 100.00 MHz  | 
Clock: \Boundary8bit:CounterHW\/tc  | N/A                   | Target: 36.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock                Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2(routed)              CyBUS_CLK                    13888.9          -3737       N/A              N/A         N/A              N/A         13888.9          -3737       
CyBUS_CLK                    CyBUS_CLK                    13888.9          -7221       6944.44          -603        13888.9          -7259       6944.44          -2203       
CyBUS_CLK                    CyBUS_CLK(routed)            13888.9          14362       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    Pin_1(0)_PAD                 N/A              N/A         555.556          9482        N/A              N/A         N/A              N/A         
CyBUS_CLK                    Start_frame(0)_PAD           555.556          9467        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    \Boundary8bit:CounterHW\/tc  13888.9          13671       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)            CyBUS_CLK                    13888.9          -17502      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)            CyBUS_CLK(routed)            13888.9          6326        N/A              N/A         N/A              N/A         6944.44          -619        
Pin_1(0)_PAD                 CyBUS_CLK                    N/A              N/A         N/A              N/A         N/A              N/A         555.556          -33014      
Start_frame(0)_PAD           CyBUS_CLK                    555.556          -25945      N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary8bit:CounterHW\/tc  CyBUS_CLK                    N/A              N/A         6944.44          -26560      N/A              N/A         N/A              N/A         
\Boundary8bit:CounterHW\/tc  CyBUS_CLK(routed)            13888.9          5715        N/A              N/A         N/A              N/A         13888.9          5715        

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                  Clock to Out  Clock Name:Phase               
-------------------------  ------------  -----------------------------  
BitCounterDec_comp(0)_PAD  22357         CyBUS_CLK:R                    
BitCounter_in(0)_PAD       33185         CyBUS_CLK:R                    
ClockEnc(0)_PAD            26188         CyBUS_CLK:R                    
ClockEncDelay(0)_PAD       26490         CyBUS_CLK:R                    
Compare(0)_PAD             26114         CyBUS_CLK:R                    
Compare_wait(0)_PAD        26390         CyBUS_CLK:R                    
DOut1N(0)_PAD              24655         CyBUS_CLK:R                    
DOut1P(0)_PAD              25707         CyBUS_CLK:R                    
Data_in(0)_PAD             31561         CyBUS_CLK:R                    
EN1(0)_PAD                 23865         CyBUS_CLK:R                    
Frame_in(0)_PAD            28354         CyBUS_CLK:R                    
LED(0)_PAD                 24048         CyBUS_CLK:R                    
LOAD(0)_PAD                35717         CyBUS_CLK:R                    
LOAD_1(0)_PAD              27072         CyBUS_CLK:R                    
LOAD_int(0)_PAD            24700         CyBUS_CLK:R                    
Out_TikTak(0)_PAD          31536         CyBUS_CLK(routed):R            
Out_TikTak_1(0)_PAD        25926         CyBUS_CLK:R                    
Pin_2(0)_PAD               24922         CyBUS_CLK:R                    
Sh_in(0)_PAD               24888         CyBUS_CLK:R                    
Sh_out(0)_PAD              27925         CyBUS_CLK:R                    
TC(0)_PAD                  24050         CyBUS_CLK:R                    
TC_Dec_Bit(0)_PAD          25020         CyBUS_CLK:R                    
TC_word(0)_PAD             29090         \Boundary8bit:CounterHW\/tc:R  
TC_word(0)_PAD             29090         \Boundary8bit:CounterHW\/tc:F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.29 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : -7259p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       15138
-------------------------------------   ----- 
End-of-path arrival time (ps)           22082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell56         0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                     macrocell56      1250   8194  -7259  RISE       1
\Period:bSR:status_0\/main_0                macrocell19      2299  10493  -7259  RISE       1
\Period:bSR:status_0\/q                     macrocell19      3350  13843  -7259  RISE       1
\Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_1  datapathcell14   8239  22082  -7259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 66.11 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : -619p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7825
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19614

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           20233
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell25      7008  13952   -619  FALL       1
Net_11403/q         macrocell25      3350  17302   -619  FALL       1
cydff_9/clk_en      macrocell59      2931  20233   -619  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : 6326p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7825
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19614

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           13288
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0      0   COMP  RISE       1
Net_11403/main_1    macrocell25      7008   7008   6326  RISE       1
Net_11403/q         macrocell25      3350  10358   6326  RISE       1
cydff_9/clk_en      macrocell59      2931  13288   6326  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : -619p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7825
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19614

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           20233
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell25      7008  13952   -619  FALL       1
Net_11403/q         macrocell25      3350  17302   -619  FALL       1
cydff_9/clk_en      macrocell59      2931  20233   -619  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1


5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -17502p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9659

Launch Clock Arrival Time                       0
+ Clock path delay                       7825
+ Data path delay                       19336
-------------------------------------   ----- 
End-of-path arrival time (ps)           27161
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_9/q                                              macrocell59      1250   9075  -17502  RISE       1
\usec_counter:CounterUDB:count_enable\/main_0          macrocell24      6979  16055  -17502  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell24      3350  19405  -17502  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell17   2627  22031  -17502  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell17   5130  27161  -17502  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell18      0  27161  -17502  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell18      0      0  RISE       1


5.4::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3737p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                            7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11436
-------------------------------------   ----- 
End-of-path arrival time (ps)           11436
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0      0   COMP  RISE       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell6       5226   5226  -3737  RISE       1
\Waiter:CounterUDB:count_enable\/q              macrocell6       3350   8576  -3737  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    2859  11436  -3737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (Clock_2(routed):F vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3737p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21588

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       11436
-------------------------------------   ----- 
End-of-path arrival time (ps)           25324
 
Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                               clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_enable\/main_2         macrocell6       5226  19115  -3737  FALL       1
\Waiter:CounterUDB:count_enable\/q              macrocell6       3350  22465  -3737  FALL       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1    2859  25324  -3737  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 14362p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          7825
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18204

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell57         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell57   1250   1250  14362  RISE       1
cydff_9/main_0  macrocell59   2592   3842  14362  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16880
-------------------------------------   ----- 
End-of-path arrival time (ps)           16880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/z0         datapathcell17    760    760  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell18      0    760  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell18   2740   3500  -7221  RISE       1
\usec_counter:CounterUDB:reload\/main_1                macrocell21      2290   5790  -7221  RISE       1
\usec_counter:CounterUDB:reload\/q                     macrocell21      3350   9140  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell17   2610  11750  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell17   5130  16880  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell18      0  16880  -7221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell18      0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC16:BShiftRegDp:u1\/route_si
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : -603p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                                macrocell67      1250   1250   -603  RISE       1
\Period:bSR:sC16:BShiftRegDp:u1\/route_si  datapathcell14   2827   4077   -603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1


5.9::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : -7259p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       15138
-------------------------------------   ----- 
End-of-path arrival time (ps)           22082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell56         0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                     macrocell56      1250   8194  -7259  RISE       1
\Period:bSR:status_0\/main_0                macrocell19      2299  10493  -7259  RISE       1
\Period:bSR:status_0\/q                     macrocell19      3350  13843  -7259  RISE       1
\Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_1  datapathcell14   8239  22082  -7259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1


5.10::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC16:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -2203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           12581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC16:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2203  RISE       1
Net_686/main_0                            macrocell57      3227  12581  -2203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell57         0      0  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. \Boundary8bit:CounterHW\/tc:R)
******************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : Net_11303/main_0
Capture Clock  : Net_11303/clock_0
Path slack     : 13671p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    7641
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary8bit:CounterHW\/tc:R#2)   13889
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       18020

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  13671  RISE       1
Net_11303/main_0                          macrocell60    2298   4348  13671  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell60      6641   7641  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. Start_frame(0)_PAD:R)
*********************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_11269/ar_0
Capture Clock  : Net_11269/clock_0
Path slack     : 9467p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          13251
+ Cycle adjust (CyBUS_CLK:R#6 vs. Start_frame(0)_PAD:R#8)     556
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              13806

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell11   2050   2050   9467  RISE       1
Net_11269/ar_0                             macrocell65     2289   4339   9467  RISE       1

Capture Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7958   7958  RISE       1
Net_11269/clock_0                                       macrocell65                    5293  13251  RISE       1


5.13::Critical Path Report for (CyBUS_CLK:R vs. Pin_1(0)_PAD:F)
***************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:underflow_reg_i\/q
Path End       : Net_11152/ar_0
Capture Clock  : Net_11152/clock_0
Path slack     : 9482p

Capture Clock Arrival Time                               5000
+ Clock path delay                                      13622
+ Cycle adjust (CyBUS_CLK:R#15 vs. Pin_1(0)_PAD:F#20)   -4444
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          14178

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:underflow_reg_i\/clock_0           macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:underflow_reg_i\/q  macrocell62   1250   1250   9482  RISE       1
Net_11152/ar_0                               macrocell69   3446   4696   9482  RISE       1

Capture Clock Path
pin name                                          model name                    delay     AT  edge  Fanout
------------------------------------------------  ----------------------------  -----  -----  ----  ------
Pin_1(0)_PAD                                      \Manchester encoder-decoder\      0   5000  FALL       1
Pin_1(0)/pad_in                                   iocell30                          0   5000  FALL       1
Pin_1(0)/fb                                       iocell30                       7950  12950  FALL       1
Net_11152/clock_0                                 macrocell69                    5672  18622  FALL       1


5.14::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
**************************************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary8bit:CounterHW\/tc
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : 5715p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                            7825
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                                 -2100
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               19614

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc  timercell        0   1000   COMP  RISE       1
Net_11403/main_0             macrocell25   6618   7618   5715  RISE       1
Net_11403/q                  macrocell25   3350  10968   5715  RISE       1
cydff_9/clk_en               macrocell59   2931  13899   5715  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1


5.15::Critical Path Report for (\Boundary8bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
**************************************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary8bit:CounterHW\/tc
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : 5715p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                            7825
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                                                 -2100
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               33503

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           27788
 
Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\Boundary8bit:CounterHW\/tc  timercell        0  14889   COMP  FALL       1
Net_11403/main_0             macrocell25   6618  21507   5715  FALL       1
Net_11403/q                  macrocell25   3350  24857   5715  FALL       1
cydff_9/clk_en               macrocell59   2931  27788   5715  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1


5.16::Critical Path Report for (\Boundary8bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
******************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : -26560p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       7641
+ Data path delay                       19854
-------------------------------------   ----- 
End-of-path arrival time (ps)           27494
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell60      6641   7641  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11303/q                                 macrocell60      1250   8891  -26560  RISE       1
\Period:bSR:status_0\/main_1                macrocell19      7015  15906  -26560  RISE       1
\Period:bSR:status_0\/q                     macrocell19      3350  19256  -26560  RISE       1
\Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_1  datapathcell14   8239  27494  -26560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1


5.17::Critical Path Report for (Start_frame(0)_PAD:R vs. CyBUS_CLK:R)
*********************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -25945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13251
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           23371
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7958   7958  RISE       1
Net_11269/clock_0                                       macrocell65                    5293  13251  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell65      1250  14501  -25945  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell20      2912  17412  -25945  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell20      3350  20762  -25945  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell18   2608  23371  -25945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell18      0      0  RISE       1


5.18::Critical Path Report for (Pin_1(0)_PAD:F vs. CyBUS_CLK:R)
***************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11152/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -33014p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Pin_1(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                         1326

Launch Clock Arrival Time                    5000
+ Clock path delay                      13622
+ Data path delay                       15718
-------------------------------------   ----- 
End-of-path arrival time (ps)           34340
 
Launch Clock Path
pin name                                          model name                    delay     AT  edge  Fanout
------------------------------------------------  ----------------------------  -----  -----  ----  ------
Pin_1(0)_PAD                                      \Manchester encoder-decoder\      0   5000  FALL       1
Pin_1(0)/pad_in                                   iocell30                          0   5000  FALL       1
Pin_1(0)/fb                                       iocell30                       7950  12950  FALL       1
Net_11152/clock_0                                 macrocell69                    5672  18622  FALL       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11152/q                                            macrocell69      1250  19872  -33014  RISE       1
\usec_counter:CounterUDB:reload\/main_0                macrocell21      3377  23250  -33014  RISE       1
\usec_counter:CounterUDB:reload\/q                     macrocell21      3350  26600  -33014  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell17   2610  29210  -33014  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell17   5130  34340  -33014  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell18      0  34340  -33014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell18      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11152/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -33014p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Pin_1(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                         1326

Launch Clock Arrival Time                    5000
+ Clock path delay                      13622
+ Data path delay                       15718
-------------------------------------   ----- 
End-of-path arrival time (ps)           34340
 
Launch Clock Path
pin name                                          model name                    delay     AT  edge  Fanout
------------------------------------------------  ----------------------------  -----  -----  ----  ------
Pin_1(0)_PAD                                      \Manchester encoder-decoder\      0   5000  FALL       1
Pin_1(0)/pad_in                                   iocell30                          0   5000  FALL       1
Pin_1(0)/fb                                       iocell30                       7950  12950  FALL       1
Net_11152/clock_0                                 macrocell69                    5672  18622  FALL       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11152/q                                            macrocell69      1250  19872  -33014  RISE       1
\usec_counter:CounterUDB:reload\/main_0                macrocell21      3377  23250  -33014  RISE       1
\usec_counter:CounterUDB:reload\/q                     macrocell21      3350  26600  -33014  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell17   2610  29210  -33014  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell17   5130  34340  -33014  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell18      0  34340  -33014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11152/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -29714p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Pin_1(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -504

Launch Clock Arrival Time                    5000
+ Clock path delay                      13622
+ Data path delay                       10588
-------------------------------------   ----- 
End-of-path arrival time (ps)           29210
 
Launch Clock Path
pin name                                          model name                    delay     AT  edge  Fanout
------------------------------------------------  ----------------------------  -----  -----  ----  ------
Pin_1(0)_PAD                                      \Manchester encoder-decoder\      0   5000  FALL       1
Pin_1(0)/pad_in                                   iocell30                          0   5000  FALL       1
Pin_1(0)/fb                                       iocell30                       7950  12950  FALL       1
Net_11152/clock_0                                 macrocell69                    5672  18622  FALL       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11152/q                                            macrocell69      1250  19872  -33014  RISE       1
\usec_counter:CounterUDB:reload\/main_0                macrocell21      3377  23250  -33014  RISE       1
\usec_counter:CounterUDB:reload\/q                     macrocell21      3350  26600  -33014  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell17   2610  29210  -29714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11152/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -29714p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Pin_1(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -504

Launch Clock Arrival Time                    5000
+ Clock path delay                      13622
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           29210
 
Launch Clock Path
pin name                                          model name                    delay     AT  edge  Fanout
------------------------------------------------  ----------------------------  -----  -----  ----  ------
Pin_1(0)_PAD                                      \Manchester encoder-decoder\      0   5000  FALL       1
Pin_1(0)/pad_in                                   iocell30                          0   5000  FALL       1
Pin_1(0)/fb                                       iocell30                       7950  12950  FALL       1
Net_11152/clock_0                                 macrocell69                    5672  18622  FALL       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11152/q                                            macrocell69      1250  19872  -33014  RISE       1
\usec_counter:CounterUDB:reload\/main_0                macrocell21      3377  23250  -33014  RISE       1
\usec_counter:CounterUDB:reload\/q                     macrocell21      3350  26600  -33014  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell18   2610  29210  -29714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : -26560p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       7641
+ Data path delay                       19854
-------------------------------------   ----- 
End-of-path arrival time (ps)           27494
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell60      6641   7641  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11303/q                                 macrocell60      1250   8891  -26560  RISE       1
\Period:bSR:status_0\/main_1                macrocell19      7015  15906  -26560  RISE       1
\Period:bSR:status_0\/q                     macrocell19      3350  19256  -26560  RISE       1
\Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_1  datapathcell14   8239  27494  -26560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -25945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13251
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           23371
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7958   7958  RISE       1
Net_11269/clock_0                                       macrocell65                    5293  13251  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell65      1250  14501  -25945  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell20      2912  17412  -25945  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell20      3350  20762  -25945  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell18   2608  23371  -25945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -25945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                                  -3130
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2574

Launch Clock Arrival Time                       0
+ Clock path delay                      13251
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           23371
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7958   7958  RISE       1
Net_11269/clock_0                                       macrocell65                    5293  13251  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11269/q                                          macrocell65      1250  14501  -25945  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1           macrocell20      2912  17412  -25945  RISE       1
\usec_counter:CounterUDB:hwCapture\/q                macrocell20      3350  20762  -25945  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell17   2608  23371  -25945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:sC16:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : -25000p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -6010
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         934

Launch Clock Arrival Time                       0
+ Clock path delay                       7641
+ Data path delay                       18294
-------------------------------------   ----- 
End-of-path arrival time (ps)           25934
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell60      6641   7641  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11303/q                                 macrocell60      1250   8891  -26560  RISE       1
\Period:bSR:status_0\/main_1                macrocell19      7015  15906  -26560  RISE       1
\Period:bSR:status_0\/q                     macrocell19      3350  19256  -26560  RISE       1
\Period:bSR:sC16:BShiftRegDp:u0\/cs_addr_1  datapathcell13   6678  25934  -25000  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -23635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)    556
- Setup time                                                  -500
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                  56

Launch Clock Arrival Time                       0
+ Clock path delay                      13251
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           23691
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7958   7958  RISE       1
Net_11269/clock_0                                       macrocell65                    5293  13251  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11269/q                                        macrocell65    1250  14501  -25945  RISE       1
\usec_counter:CounterUDB:hwCapture\/main_1         macrocell20    2912  17412  -25945  RISE       1
\usec_counter:CounterUDB:hwCapture\/q              macrocell20    3350  20762  -25945  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell8   2928  23691  -23635  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -22530p

Capture Clock Arrival Time                                           6944
+ Clock path delay                                                      0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                         -500
------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                       6444

Launch Clock Arrival Time                       0
+ Clock path delay                       7641
+ Data path delay                       21333
-------------------------------------   ----- 
End-of-path arrival time (ps)           28974
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell60      6641   7641  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
Net_11303/q                   macrocell60    1250   8891  -26560  RISE       1
\Period:bSR:status_0\/main_1  macrocell19    7015  15906  -26560  RISE       1
\Period:bSR:status_0\/q       macrocell19    3350  19256  -26560  RISE       1
\Period:bSR:StsReg\/status_0  statusicell6   9718  28974  -22530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell6        0   6944  FALL       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11269/q
Path End       : \usec_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \usec_counter:CounterUDB:prevCapture\/clock_0
Path slack     : -20376p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Start_frame(0)_PAD:R#19 vs. CyBUS_CLK:R#14)     556
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2954

Launch Clock Arrival Time                       0
+ Clock path delay                      13251
+ Data path delay                        4171
-------------------------------------   ----- 
End-of-path arrival time (ps)           17422
 
Launch Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7958   7958  RISE       1
Net_11269/clock_0                                       macrocell65                    5293  13251  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11269/q                                   macrocell65   1250  14501  -25945  RISE       1
\usec_counter:CounterUDB:prevCapture\/main_0  macrocell61   2921  17422  -20376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCapture\/clock_0               macrocell61         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11152/q
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -16979p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Pin_1(0)_PAD:F#6 vs. CyBUS_CLK:R#5)   5556
- Recovery time                                          0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5556

Launch Clock Arrival Time                    5000
+ Clock path delay                      13622
+ Data path delay                        3912
-------------------------------------   ----- 
End-of-path arrival time (ps)           22534
 
Launch Clock Path
pin name                                          model name                    delay     AT  edge  Fanout
------------------------------------------------  ----------------------------  -----  -----  ----  ------
Pin_1(0)_PAD                                      \Manchester encoder-decoder\      0   5000  FALL       1
Pin_1(0)/pad_in                                   iocell30                          0   5000  FALL       1
Pin_1(0)/fb                                       iocell30                       7950  12950  FALL       1
Net_11152/clock_0                                 macrocell69                    5672  18622  FALL       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11152/q                                     macrocell69    1250  19872  -33014  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   2662  22534  -16979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -14202p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7829

Launch Clock Arrival Time                       0
+ Clock path delay                       7825
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           22031
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_9/q                                              macrocell59      1250   9075  -17502  RISE       1
\usec_counter:CounterUDB:count_enable\/main_0          macrocell24      6979  16055  -17502  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell24      3350  19405  -17502  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell17   2627  22031  -14202  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \usec_counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -14200p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7829

Launch Clock Arrival Time                       0
+ Clock path delay                       7825
+ Data path delay                       14204
-------------------------------------   ----- 
End-of-path arrival time (ps)           22029
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_9/q                                              macrocell59      1250   9075  -17502  RISE       1
\usec_counter:CounterUDB:count_enable\/main_0          macrocell24      6979  16055  -17502  RISE       1
\usec_counter:CounterUDB:count_enable\/q               macrocell24      3350  19405  -17502  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell18   2625  22029  -14200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11303/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -13043p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary8bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        3434

Launch Clock Arrival Time                      0
+ Clock path delay                      7641
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           16477
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell60      6641   7641  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
Net_11303/q                   macrocell60   1250   8891  -26560  RISE       1
\Period:bSR:load_reg\/main_0  macrocell56   7586  16477  -13043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell56         0   6944  FALL       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : \usec_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \usec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -5686p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                      7825
+ Data path delay                       8240
-------------------------------------   ---- 
End-of-path arrival time (ps)           16065
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
cydff_9/q                                        macrocell59   1250   9075  -17502  RISE       1
\usec_counter:CounterUDB:count_stored_i\/main_0  macrocell64   6990  16065   -5686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:count_stored_i\/clock_0            macrocell64         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -5192p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16981
-------------------------------------   ----- 
End-of-path arrival time (ps)           16981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_2/q                                         macrocell35     1250   1250  -5192  RISE       1
Net_10771/main_1                                  macrocell7      4637   5887  -5192  RISE       1
Net_10771/q                                       macrocell7      3350   9237  -5192  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell3   7744  16981  -5192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -5074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12773
-------------------------------------   ----- 
End-of-path arrival time (ps)           12773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                 macrocell39     1250   1250  -5074  RISE       1
\Waiter:CounterUDB:count_enable\/main_1         macrocell6      5314   6564  -5074  RISE       1
\Waiter:CounterUDB:count_enable\/q              macrocell6      3350   9914  -5074  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1   2859  12773  -5074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -4866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell70      1250   1250  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11      3463   4713  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11      3350   8063  -4866  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell10   4682  12745  -4866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -4628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16417
-------------------------------------   ----- 
End-of-path arrival time (ps)           16417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_2/q                                         macrocell35     1250   1250  -5192  RISE       1
Net_10771/main_1                                  macrocell7      4637   5887  -5192  RISE       1
Net_10771/q                                       macrocell7      3350   9237  -5192  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell4   7180  16417  -4628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -4480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12359
-------------------------------------   ----- 
End-of-path arrival time (ps)           12359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell70      1250   1250  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11      3463   4713  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11      3350   8063  -4866  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell11   4296  12359  -4480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12081
-------------------------------------   ----- 
End-of-path arrival time (ps)           12081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                 macrocell39     1250   1250  -5074  RISE       1
\Waiter:CounterUDB:hwCapture\/main_2            macrocell3      3988   5238  -4382  RISE       1
\Waiter:CounterUDB:hwCapture\/q                 macrocell3      3350   8588  -4382  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   3493  12081  -4382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11893
-------------------------------------   ----- 
End-of-path arrival time (ps)           11893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                        macrocell39     1250   1250  -5074  RISE       1
\BitCounterDec:CounterUDB:count_enable\/main_4         macrocell10     5037   6287  -4194  RISE       1
\BitCounterDec:CounterUDB:count_enable\/q              macrocell10     3350   9637  -4194  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell2   2256  11893  -4194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11452
-------------------------------------   ----- 
End-of-path arrival time (ps)           11452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                            macrocell55      1250   1250  -3753  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_0         macrocell18      4560   5810  -3753  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell18      3350   9160  -3753  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell12   2292  11452  -3753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -3714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15503
-------------------------------------   ----- 
End-of-path arrival time (ps)           15503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_2/q                                         macrocell35     1250   1250  -5192  RISE       1
Net_10771/main_1                                  macrocell7      4637   5887  -5192  RISE       1
Net_10771/q                                       macrocell7      3350   9237  -5192  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell6   6266  15503  -3714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Net_110/clk_en
Capture Clock  : Net_110/clock_0
Path slack     : -3350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15139
-------------------------------------   ----- 
End-of-path arrival time (ps)           15139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q   macrocell39   1250   1250  -5074  RISE       1
Net_10449/main_2  macrocell15   8222   9472  -3350  RISE       1
Net_10449/q       macrocell15   3350  12822  -3350  RISE       1
Net_110/clk_en    macrocell28   2317  15139  -3350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -3150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14939
-------------------------------------   ----- 
End-of-path arrival time (ps)           14939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_2/q                                         macrocell35     1250   1250  -5192  RISE       1
Net_10771/main_1                                  macrocell7      4637   5887  -5192  RISE       1
Net_10771/q                                       macrocell7      3350   9237  -5192  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell5   5702  14939  -3150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -2977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell70     1250   1250  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11     3463   4713  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11     3350   8063  -4866  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell8   2793  10856  -2977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -2970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell70     1250   1250  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell11     3463   4713  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell11     3350   8063  -4866  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell9   2786  10849  -2970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -2926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16315
-------------------------------------   ----- 
End-of-path arrival time (ps)           16315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell17    760    760  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell18      0    760  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell18   2740   3500  -7221  RISE       1
\usec_counter:CounterUDB:status_3\/main_0            macrocell23      3880   7380  -2926  RISE       1
\usec_counter:CounterUDB:status_3\/q                 macrocell23      3350  10730  -2926  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell8     5585  16315  -2926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -2656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14445
-------------------------------------   ----- 
End-of-path arrival time (ps)           14445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_2/q                                     macrocell35    1250   1250  -5192  RISE       1
Net_10771/main_1                              macrocell7     4637   5887  -5192  RISE       1
Net_10771/q                                   macrocell7     3350   9237  -5192  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3   5209  14445  -2656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \RecieveShiftReg:bSR:StsReg\/clock
Path slack     : -2656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14445
-------------------------------------   ----- 
End-of-path arrival time (ps)           14445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
cydff_2/q                            macrocell35    1250   1250  -5192  RISE       1
Net_10771/main_1                     macrocell7     4637   5887  -5192  RISE       1
Net_10771/q                          macrocell7     3350   9237  -5192  RISE       1
\RecieveShiftReg:bSR:StsReg\/clk_en  statusicell3   5209  14445  -2656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:StsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC16:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : -2203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           12581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC16:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2203  RISE       1
Net_686/main_0                            macrocell57      3227  12581  -2203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC16:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_0
Capture Clock  : Net_10946/clock_0
Path slack     : -2203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           12581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC16:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2203  RISE       1
Net_10946/main_0                          macrocell58      3227  12581  -2203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sC8:counterdp:u0\/f0_load
Capture Clock  : \Waiter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -1322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10759

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12081
-------------------------------------   ----- 
End-of-path arrival time (ps)           12081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                               macrocell39     1250   1250  -5074  RISE       1
\Waiter:CounterUDB:hwCapture\/main_2          macrocell3      3988   5238  -4382  RISE       1
\Waiter:CounterUDB:hwCapture\/q               macrocell3      3350   8588  -4382  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/f0_load  datapathcell1   3493  12081  -1322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC16:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : -1298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC16:BShiftRegDp:u0\/clock                    datapathcell15      0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC16:BShiftRegDp:u0\/so_comb  datapathcell15   2410   9354  -1298  RISE       1
Net_686/main_1                              macrocell57      2322  11677  -1298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC16:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_1
Capture Clock  : Net_10946/clock_0
Path slack     : -1298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC16:BShiftRegDp:u0\/clock                    datapathcell15      0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC16:BShiftRegDp:u0\/so_comb  datapathcell15   2410   9354  -1298  RISE       1
Net_10946/main_1                            macrocell58      2322  11677  -1298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC16:BShiftRegDp:u0\/so_comb
Path End       : Net_10925/main_0
Capture Clock  : Net_10925/clock_0
Path slack     : -1278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           11656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC16:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2203  RISE       1
Net_10925/main_0                          macrocell67      2302  11656  -1278  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : -622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160   -622  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_0           macrocell42      5841  11001   -622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : -619p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7825
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19614

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           20233
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell25      7008  13952   -619  FALL       1
Net_11403/q         macrocell25      3350  17302   -619  FALL       1
cydff_9/clk_en      macrocell59      2931  20233   -619  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC16:BShiftRegDp:u1\/route_si
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : -603p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                                macrocell67      1250   1250   -603  RISE       1
\Period:bSR:sC16:BShiftRegDp:u1\/route_si  datapathcell14   2827   4077   -603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10946/q
Path End       : \SigmaReg:bSR:sC16:BShiftRegDp:u1\/route_si
Capture Clock  : \SigmaReg:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : -548p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10946/q                                  macrocell58      1250   1250   -548  RISE       1
\SigmaReg:bSR:sC16:BShiftRegDp:u1\/route_si  datapathcell16   2773   4023   -548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC16:BShiftRegDp:u1\/clock                    datapathcell16      0   6944  FALL       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \GlitchFilter_6:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_6:genblk2:Counter0:DP:u0\/clock
Path slack     : -213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                    macrocell39     1250   1250  -5074  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell7   6792   8042   -213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -28p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13417
-------------------------------------   ----- 
End-of-path arrival time (ps)           13417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                              macrocell39    1250   1250  -5074  RISE       1
\Waiter:CounterUDB:hwCapture\/main_2         macrocell3     3988   5238  -4382  RISE       1
\Waiter:CounterUDB:hwCapture\/q              macrocell3     3350   8588  -4382  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell1   4829  13417    -28  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 65p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10314
-------------------------------------   ----- 
End-of-path arrival time (ps)           10314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell47   1250   1250     65  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_2  macrocell40   9064  10314     65  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : 76p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell47   1250   1250     65  RISE       1
My_wire_0/main_2  macrocell41   9053  10303     76  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13265
-------------------------------------   ----- 
End-of-path arrival time (ps)           13265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell70    1250   1250  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1  macrocell11    3463   4713  -4866  RISE       1
\TransmitShiftReg:bSR:status_0\/q       macrocell11    3350   8063  -4866  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0  statusicell4   5202  13265    124  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell4        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : 280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160   -622  RISE       1
My_wire_1/main_0                                    macrocell43      4939  10099    280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell55    1250   1250  -3753  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4  10247  11497    292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell55     1250   1250  -3753  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell9  10247  11497    292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : 352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell55   1250   1250  -3753  RISE       1
My_wire_0/main_1  macrocell41   8777  10027    352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell37     1250   1250    690  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell3   9099  10349    690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12699
-------------------------------------   ----- 
End-of-path arrival time (ps)           12699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell17   1370   1370    690  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell18      0   1370    690  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell18   2260   3630    690  RISE       1
\usec_counter:CounterUDB:status_0\/main_0             macrocell22      2777   6407    690  RISE       1
\usec_counter:CounterUDB:status_0\/q                  macrocell22      3350   9757    690  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2942  12699    690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 719p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell55   1250   1250  -3753  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_1  macrocell40   8410   9660    719  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : 1124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell47   1250   1250     65  RISE       1
My_wire_1/main_3  macrocell43   8004   9254   1124  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 1192p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9187
-------------------------------------   ---- 
End-of-path arrival time (ps)           9187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160   -622  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_0           macrocell40      4027   9187   1192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : 1198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9181
-------------------------------------   ---- 
End-of-path arrival time (ps)           9181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell11   5160   5160   -622  RISE       1
My_wire_0/main_0                                    macrocell41      4021   9181   1198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 1220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell55      1250   1250  -3753  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell10   9319  10569   1220  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 1233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell37     1250   1250    690  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell4   8555   9805   1233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q            macrocell37    1250   1250    690  RISE       1
\BitCounterDec:CounterUDB:status_0\/main_1          macrocell8     5236   6486   1242  RISE       1
\BitCounterDec:CounterUDB:status_0\/q               macrocell8     3350   9836   1242  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   2311  12147   1242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 1617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   1617  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell10   5052   6262   1617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11700
-------------------------------------   ----- 
End-of-path arrival time (ps)           11700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell49    1250   1250  -4862  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell16    4804   6054   1689  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell16    3350   9404   1689  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell5   2296  11700   1689  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   2300   2300   1984  RISE       1
\BitCounterDec:CounterUDB:status_2\/main_0            macrocell9      3440   5740   1984  RISE       1
\BitCounterDec:CounterUDB:status_2\/q                 macrocell9      3350   9090   1984  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2315  11405   1984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 2037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell47   1250   1250     65  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_2  macrocell42   7092   8342   2037  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell37     1250   1250    690  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell6   7658   8908   2131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   1617  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell11   4526   5736   2143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 2205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9584
-------------------------------------   ---- 
End-of-path arrival time (ps)           9584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell55    1250   1250  -3753  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell4   8334   9584   2205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell4        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9584
-------------------------------------   ---- 
End-of-path arrival time (ps)           9584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell55      1250   1250  -3753  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell11   8334   9584   2205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell12   2300   2300   2306  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell12   3093   5393   2306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11039
-------------------------------------   ----- 
End-of-path arrival time (ps)           11039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   2300   2300   2350  RISE       1
\Waiter:CounterUDB:status_2\/main_0            macrocell5      3071   5371   2350  RISE       1
\Waiter:CounterUDB:status_2\/q                 macrocell5      3350   8721   2350  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2318  11039   2350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : 2421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell55   1250   1250  -3753  RISE       1
My_wire_1/main_1  macrocell43   6708   7958   2421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 2486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2486  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell3   4183   5393   2486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2486  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell4   4181   5391   2488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10895
-------------------------------------   ----- 
End-of-path arrival time (ps)           10895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell12   2300   2300   2306  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_0            macrocell17      2942   5242   2494  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q                 macrocell17      3350   8592   2494  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5     2303  10895   2494  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 2675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     11039

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q           macrocell37     1250   1250    690  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell5   7114   8364   2675  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Net_10457/clk_en
Capture Clock  : Net_10457/clock_0
Path slack     : 2749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q   macrocell39   1250   1250  -5074  RISE       1
Net_10457/clk_en  macrocell70   7789   9039   2749  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell2   2300   2300   1984  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2540   4840   2859  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:sample\/clock_0
Path slack     : 2878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell47   1250   1250     65  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/main_0  macrocell44   6251   7501   2878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \usec_counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \usec_counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 2999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7380
-------------------------------------   ---- 
End-of-path arrival time (ps)           7380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell17    760    760  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell18      0    760  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell18   2740   3500  -7221  RISE       1
\usec_counter:CounterUDB:underflow_reg_i\/main_0     macrocell62      3880   7380   2999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:underflow_reg_i\/clock_0           macrocell62         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3500
------------------------------------------------   ----- 
End-of-path required time (ps)                     10389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6987
-------------------------------------   ---- 
End-of-path arrival time (ps)           6987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_2/q                                           macrocell35     1250   1250  -5192  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell3   5737   6987   3402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 3403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell47   1250   1250     65  RISE       1
My_wire_2/main_0  macrocell45   5726   6976   3403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : 3440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8349
-------------------------------------   ---- 
End-of-path arrival time (ps)           8349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell55   1250   1250  -3753  RISE       1
preouts_2/clk_en  macrocell47   7099   8349   3440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2486  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell6   3092   4302   3576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 3578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210   2486  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell5   3090   4300   3578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:prevCompare\/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 3593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCompare\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:prevCompare\/q            macrocell33    1250   1250   3593  RISE       1
\Waiter:CounterUDB:status_0\/main_1          macrocell4     2288   3538   3593  RISE       1
\Waiter:CounterUDB:status_0\/q               macrocell4     3350   6888   3593  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_0  statusicell1   2908   9795   3593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell55     1250   1250  -3753  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell8   6665   7915   3874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 3874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell55   1250   1250  -3753  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell46   6665   7915   3874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 3881p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           10942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell7        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell7     1210   8154   3881  RISE       1
\Period:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2788  10942   3881  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3884p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3994
-------------------------------------   ---- 
End-of-path arrival time (ps)           3994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210   1617  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell8   2784   3994   3884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 3886p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           10937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell7        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell7     1210   8154   3881  RISE       1
\Period:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell14   2783  10937   3886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 3899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210   1617  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell9   2770   3980   3899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \usec_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \usec_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 3960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell17   1370   1370    690  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell18      0   1370    690  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell18   2260   3630    690  RISE       1
\usec_counter:CounterUDB:prevCompare\/main_0          macrocell63      2789   6419   3960  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCompare\/clock_0               macrocell63         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 4066p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   8154   4066  RISE       1
\SigmaReg:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell16   2603  10757   4066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC16:BShiftRegDp:u1\/clock                    datapathcell16      0   6944  FALL       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 4069p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell8        0   6944  FALL       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   8154   4066  RISE       1
\SigmaReg:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell15   2600  10755   4069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC16:BShiftRegDp:u0\/clock                    datapathcell15      0   6944  FALL       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_2
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 4092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q                                   macrocell39   1250   1250  -5074  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_2  macrocell38   5037   6287   4092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell38         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : Frame_clear_1/main_3
Capture Clock  : Frame_clear_1/clock_0
Path slack     : 4092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q       macrocell39   1250   1250  -5074  RISE       1
Frame_clear_1/main_3  macrocell39   5037   6287   4092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:prevCompare\/q
Path End       : cydff_2/clk_en
Capture Clock  : cydff_2/clock_0
Path slack     : 4379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCompare\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:prevCompare\/q  macrocell33   1250   1250   3593  RISE       1
cydff_2/clk_en                     macrocell35   6160   7410   4379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_1
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 4496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
cydff_2/q                                         macrocell35   1250   1250  -5192  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_1  macrocell38   4633   5883   4496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell38         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_110/q
Path End       : Data_sync_0/main_1
Capture Clock  : Data_sync_0/clock_0
Path slack     : 4593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell28         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_110/q           macrocell28   1250   1250   4593  RISE       1
Data_sync_0/main_1  macrocell30   4536   5786   4593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterDec:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterDec:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell2   2300   2300   1984  RISE       1
\BitCounterDec:CounterUDB:overflow_reg_i\/main_0      macrocell36     3459   5759   4620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:overflow_reg_i\/clock_0           macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \BitCounterDec:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterDec:CounterUDB:count_stored_i\/clock_0
Path slack     : 4673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q                                     macrocell30   1250   1250  -4480  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/main_0  macrocell38   4456   5706   4673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:count_stored_i\/clock_0           macrocell38         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9149
-------------------------------------   ---- 
End-of-path arrival time (ps)           9149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                           macrocell39    1250   1250  -5074  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   7899   9149   4740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 4788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell55   1250   1250  -3753  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_1  macrocell42   4340   5590   4788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 4788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell55   1250   1250  -3753  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell50   4340   5590   4788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell50         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 4858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9031
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell51   1250   1250  -3313  RISE       1
cydff_5/ap_0  macrocell52   7781   9031   4858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4957p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290   4957  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    6142   8432   4957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4968p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell12   2300   2300   2306  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell48      3110   5410   4968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell48         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \Waiter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Waiter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell1   2300   2300   2350  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/main_0      macrocell32     3053   5353   5025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:overflow_reg_i\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \usec_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \usec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell17    760    760  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell18      0    760  -7221  RISE       1
\usec_counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell18   2740   3500  -7221  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     4861   8361   5028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:sSTSReg:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \Waiter:CounterUDB:prevCapture\/main_1
Capture Clock  : \Waiter:CounterUDB:prevCapture\/clock_0
Path slack     : 5141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q                         macrocell39   1250   1250  -5074  RISE       1
\Waiter:CounterUDB:prevCapture\/main_1  macrocell31   3988   5238   5141  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCapture\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_0
Path End       : \Waiter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Waiter:CounterUDB:count_stored_i\/clock_0
Path slack     : 5153p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24268

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                        5226
-------------------------------------   ----- 
End-of-path arrival time (ps)           19115
 
Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_0                          clockblockcell      0  13889   COMP  FALL       1
\Waiter:CounterUDB:count_stored_i\/main_0  macrocell34      5226  19115   5153  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:count_stored_i\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_6:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Frame_clear_1/main_2
Capture Clock  : Frame_clear_1/clock_0
Path slack     : 5194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_6:genblk2:Counter0:DP:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_6:genblk2:Counter0:DP:u0\/z0_comb  datapathcell7   2290   2290   5194  RISE       1
Frame_clear_1/main_2                             macrocell39     2895   5185   5194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : \Waiter:CounterUDB:prevCapture\/main_0
Capture Clock  : \Waiter:CounterUDB:prevCapture\/clock_0
Path slack     : 5204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q                           macrocell30   1250   1250  -4480  RISE       1
\Waiter:CounterUDB:prevCapture\/main_0  macrocell31   3925   5175   5204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:prevCapture\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 5341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell43   1250   1250   5341  RISE       1
My_wire_1/main_2  macrocell43   3788   5038   5341  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 5352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell45   1250   1250   5352  RISE       1
My_wire_2/main_2  macrocell45   3777   5027   5352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 5402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell51   1250   1250  -3313  RISE       1
preouts_2/ar_0  macrocell47   7237   8487   5402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 5411p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell41   1250   1250   5411  RISE       1
My_wire_0/main_4  macrocell41   3718   4968   5411  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 5415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10511/q    macrocell51   1250   1250  -3313  RISE       1
Net_1037/ap_0  macrocell53   7224   8474   5415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 5415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell51   1250   1250  -3313  RISE       1
cydff_8/ap_0  macrocell54   7224   8474   5415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell12   2290   2290   5484  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell5     5615   7905   5484  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterDec:CounterUDB:prevCompare\/q
Path End       : \RecieveShiftReg:bSR:StsReg\/status_1
Capture Clock  : \RecieveShiftReg:bSR:StsReg\/clock
Path slack     : 5508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7881
-------------------------------------   ---- 
End-of-path arrival time (ps)           7881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:prevCompare\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterDec:CounterUDB:prevCompare\/q  macrocell37    1250   1250    690  RISE       1
\RecieveShiftReg:bSR:StsReg\/status_1     statusicell3   6631   7881   5508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:StsReg\/clock                          statusicell3        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:sample\/q
Path End       : Data_sync_0/main_2
Capture Clock  : Data_sync_0/clock_0
Path slack     : 5510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:sample\/q  macrocell29   1250   1250   5510  RISE       1
Data_sync_0/main_2                    macrocell30   3619   4869   5510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell30         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5666p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell70   1250   1250  -4866  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0  macrocell46   3463   4713   5666  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell49   1250   1250  -4862  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell46   3459   4709   5669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : cydff_2/ap_0
Capture Clock  : cydff_2/clock_0
Path slack     : 5836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Frame_clear_1/q  macrocell39   1250   1250  -5074  RISE       1
cydff_2/ap_0     macrocell35   6803   8053   5836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_2/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Data_sync_0/q
Path End       : Data_sync_0/main_3
Capture Clock  : Data_sync_0/clock_0
Path slack     : 5987p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell30         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Data_sync_0/q       macrocell30   1250   1250  -4480  RISE       1
Data_sync_0/main_3  macrocell30   3142   4392   5987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Data_sync_0/clock_0                                         macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture_1:Sync:ctrl_reg\/control_0
Path End       : cydff_13/main_0
Capture Clock  : cydff_13/clock_0
Path slack     : 6008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture_1:Sync:ctrl_reg\/busclk                    controlcell12       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture_1:Sync:ctrl_reg\/control_0  controlcell12   2050   2050   6008  RISE       1
cydff_13/main_0                              macrocell68     2321   4371   6008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_13/clock_0                                            macrocell68         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 6017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6017  RISE       1
preouts_2/main_0                      macrocell47    2312   4362   6017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 6035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell53         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell53   1250   1250   6035  RISE       1
Net_1037/main_1  macrocell53   3094   4344   6035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 6035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell53         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell53   1250   1250   6035  RISE       1
cydff_5/main_0  macrocell52   3093   4343   6035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:prevCompare\/q
Path End       : cydff_13/clk_en
Capture Clock  : cydff_13/clock_0
Path slack     : 6060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:prevCompare\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:prevCompare\/q  macrocell63   1250   1250   2668  RISE       1
cydff_13/clk_en                          macrocell68   4479   5729   6060  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_13/clock_0                                            macrocell68         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : 6121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7768
-------------------------------------   ---- 
End-of-path arrival time (ps)           7768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10457/q     macrocell70   1250   1250  -4866  RISE       1
Net_10511/ap_0  macrocell51   6518   7768   6121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:sample\/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 6200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:sample\/q  macrocell42   1250   1250   6200  RISE       1
My_wire_1/main_4                      macrocell43   2929   4179   6200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_110/q
Path End       : \GlitchFilter_1:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_1:genblk1[0]:sample\/clock_0
Path slack     : 6225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_110/clock_0                                             macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_110/q                                  macrocell28   1250   1250   4593  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/main_1  macrocell29   2904   4154   6225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 6245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7644
-------------------------------------   ---- 
End-of-path arrival time (ps)           7644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell51   1250   1250  -3313  RISE       1
Net_10749/ap_0  macrocell55   6394   7644   6245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:sample\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:sample\/q  macrocell44   1250   1250   6256  RISE       1
My_wire_2/main_1                      macrocell45   2873   4123   6256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 6406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell48   1250   1250   4196  RISE       1
Net_10511/clk_en                             macrocell51   4133   5383   6406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 6548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell57         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell57   1250   1250   6548  RISE       1
Net_686/main_2  macrocell57   2581   3831   6548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_10946/main_2
Capture Clock  : Net_10946/clock_0
Path slack     : 6548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell57         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell57   1250   1250   6548  RISE       1
Net_10946/main_2  macrocell58   2581   3831   6548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Waiter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Waiter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Waiter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sC8:counterdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Waiter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell1   2290   2290   6578  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell1    4521   6811   6578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Waiter:CounterUDB:sSTSReg:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 6828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell52         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell52   1250   1250   6828  RISE       1
Net_1037/main_0  macrocell53   2300   3550   6828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 6858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell54   1250   1250   6858  RISE       1
Net_10749/clk_en  macrocell55   3681   4931   6858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:sample\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 6891p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:sample\/q  macrocell40   1250   1250   6891  RISE       1
My_wire_0/main_3                      macrocell41   2238   3488   6891  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : Net_11292/clk_en
Capture Clock  : Net_11292/clock_0
Path slack     : 7094p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7825
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19614

Launch Clock Arrival Time                      0
+ Clock path delay                      7825
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_9/q         macrocell59   1250   9075   7094  RISE       1
Net_11292/clk_en  macrocell66   3445  12520   7094  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_11292/clock_0                                       macrocell66      7825   7825  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Frame_clear_1/q
Path End       : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 7540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Frame_clear_1/clock_0                                       macrocell39         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Frame_clear_1/q                                  macrocell39    1250   1250  -5074  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   5099   6349   7540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterDec:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 7543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell53         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell53   1250   1250   6035  RISE       1
cydff_8/clk_en  macrocell54   2996   4246   7543  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \Period:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \Period:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell14   2480   9424   8209  RISE       1
\Period:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell13      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC16:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \SigmaReg:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \SigmaReg:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC16:BShiftRegDp:u1\/clock                    datapathcell16      0   6944  FALL       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell16   2480   9424   8209  RISE       1
\SigmaReg:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell15      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC16:BShiftRegDp:u0\/clock                    datapathcell15      0   6944  FALL       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_11269/ar_0
Capture Clock  : Net_11269/clock_0
Path slack     : 9467p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          13251
+ Cycle adjust (CyBUS_CLK:R#6 vs. Start_frame(0)_PAD:R#8)     556
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              13806

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell11   2050   2050   9467  RISE       1
Net_11269/ar_0                             macrocell65     2289   4339   9467  RISE       1

Capture Clock Path
pin name                                                model name                    delay     AT  edge  Fanout
------------------------------------------------------  ----------------------------  -----  -----  ----  ------
Start_frame(0)_PAD                                      \Manchester encoder-decoder\      0      0  RISE       1
Start_frame(0)/pad_in                                   iocell26                          0      0  RISE       1
Start_frame(0)/fb                                       iocell26                       7958   7958  RISE       1
Net_11269/clock_0                                       macrocell65                    5293  13251  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \usec_counter:CounterUDB:underflow_reg_i\/q
Path End       : Net_11152/ar_0
Capture Clock  : Net_11152/clock_0
Path slack     : 9482p

Capture Clock Arrival Time                               5000
+ Clock path delay                                      13622
+ Cycle adjust (CyBUS_CLK:R#15 vs. Pin_1(0)_PAD:F#20)   -4444
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          14178

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\usec_counter:CounterUDB:underflow_reg_i\/clock_0           macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\usec_counter:CounterUDB:underflow_reg_i\/q  macrocell62   1250   1250   9482  RISE       1
Net_11152/ar_0                               macrocell69   3446   4696   9482  RISE       1

Capture Clock Path
pin name                                          model name                    delay     AT  edge  Fanout
------------------------------------------------  ----------------------------  -----  -----  ----  ------
Pin_1(0)_PAD                                      \Manchester encoder-decoder\      0   5000  FALL       1
Pin_1(0)/pad_in                                   iocell30                          0   5000  FALL       1
Pin_1(0)/fb                                       iocell30                       7950  12950  FALL       1
Net_11152/clock_0                                 macrocell69                    5672  18622  FALL       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture_1:Sync:ctrl_reg\/control_1
Path End       : cydff_13/ar_0
Capture Clock  : cydff_13/clock_0
Path slack     : 9544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture_1:Sync:ctrl_reg\/busclk                    controlcell12       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture_1:Sync:ctrl_reg\/control_1  controlcell12   2050   2050   9544  RISE       1
cydff_13/ar_0                                macrocell68     2295   4345   9544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_13/clock_0                                            macrocell68         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 9610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   9610  RISE       1
Net_10457/ar_0                           macrocell70    2229   4279   9610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell3    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell4    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell5      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell5    520    520  10349  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell6      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell8    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell9      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell9     520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell10      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell10    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell11      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell11      0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : Net_11303/main_0
Capture Clock  : Net_11303/clock_0
Path slack     : 13671p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                    7641
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary8bit:CounterHW\/tc:R#2)   13889
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       18020

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  13671  RISE       1
Net_11303/main_0                          macrocell60    2298   4348  13671  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                        clockblockcell      0      0  RISE       1
\Boundary8bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary8bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary8bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary8bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
Net_11303/clock_0                                                macrocell60      6641   7641  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 14362p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          7825
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18204

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell57         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell57   1250   1250  14362  RISE       1
cydff_9/main_0  macrocell59   2592   3842  14362  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell59      7825   7825  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

