/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [23:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [19:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_62z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_0_62z = celloutsig_0_36z ? celloutsig_0_25z : celloutsig_0_30z;
  assign celloutsig_1_0z = in_data[172] ? in_data[171] : in_data[126];
  assign celloutsig_1_1z = ~(in_data[178] | in_data[135]);
  assign celloutsig_0_21z = ~(celloutsig_0_20z | celloutsig_0_1z[5]);
  assign celloutsig_0_22z = ~(celloutsig_0_10z | celloutsig_0_3z);
  assign celloutsig_0_17z = ~celloutsig_0_4z;
  assign celloutsig_0_26z = celloutsig_0_12z | celloutsig_0_10z;
  assign celloutsig_0_2z = celloutsig_0_1z[2] | celloutsig_0_0z;
  assign celloutsig_0_30z = celloutsig_0_27z ^ celloutsig_0_28z;
  assign celloutsig_0_49z = celloutsig_0_32z ^ celloutsig_0_23z[19];
  assign celloutsig_1_2z = in_data[116] ^ in_data[190];
  assign celloutsig_1_6z = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_0_9z = celloutsig_0_1z[3] ^ in_data[55];
  assign celloutsig_1_4z = { celloutsig_1_3z[6:5], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } + in_data[105:100];
  assign celloutsig_1_9z = { celloutsig_1_4z[5:2], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z } + { celloutsig_1_4z[1], celloutsig_1_4z, celloutsig_1_1z };
  reg [2:0] _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_36z, celloutsig_0_52z, celloutsig_0_43z };
  assign out_data[34:32] = _16_;
  assign celloutsig_0_6z = in_data[76:71] / { 1'h1, celloutsig_0_1z[10:7], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[12:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[51:38] };
  assign celloutsig_0_55z = { celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_42z } === { celloutsig_0_40z, celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_13z = { celloutsig_0_6z[4:3], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z } >= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_32z = { celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_9z } > { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_21z };
  assign celloutsig_0_35z = { celloutsig_0_23z[17:12], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_10z } > celloutsig_0_19z[21:9];
  assign celloutsig_0_3z = { in_data[49:41], celloutsig_0_0z, celloutsig_0_2z } > { in_data[79:70], celloutsig_0_2z };
  assign celloutsig_0_52z = { celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_43z, celloutsig_0_2z } > { celloutsig_0_50z[3:2], celloutsig_0_36z, celloutsig_0_49z };
  assign celloutsig_0_12z = { in_data[28:21], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z } > { celloutsig_0_1z[14:11], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_18z } > { celloutsig_0_11z[2:1], celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_48z = { celloutsig_0_11z[2:1], celloutsig_0_45z, celloutsig_0_45z, celloutsig_0_22z, celloutsig_0_43z, celloutsig_0_7z } && { celloutsig_0_41z[10:8], celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_11z = { celloutsig_1_3z[5:2], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z } && { celloutsig_1_9z[3:1], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_8z = ! { in_data[78], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_25z = ! { celloutsig_0_23z[14], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_36z = { celloutsig_0_15z[2:0], celloutsig_0_13z, celloutsig_0_30z } < { celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_26z };
  assign celloutsig_0_43z = { celloutsig_0_1z[13:7], celloutsig_0_34z, celloutsig_0_19z } < { celloutsig_0_1z[12:9], celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_40z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_18z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } < { in_data[122:120], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_4z[1:0], celloutsig_1_8z } < in_data[154:152];
  assign celloutsig_0_24z = { in_data[68:59], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_0z } < { in_data[35:22], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_21z };
  assign celloutsig_0_34z = { celloutsig_0_15z[3:2], celloutsig_0_26z } !== { celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_30z };
  assign celloutsig_0_18z = { in_data[57], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_16z } !== { celloutsig_0_15z[13:2], celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_26z } !== { celloutsig_0_23z[9:8], celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_41z = ~ { celloutsig_0_23z[15:8], celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_34z };
  assign celloutsig_0_15z = ~ { celloutsig_0_1z[12:1], celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_42z = | { celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_18z };
  assign celloutsig_1_5z = | { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = | { celloutsig_1_9z[5:2], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_17z = { in_data[115], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_1z } >> { celloutsig_1_4z[4:3], celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z } >> { celloutsig_0_15z[12:4], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_1_3z = { in_data[145:140], celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[129:124], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_50z = { celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_7z } >>> { in_data[77:66], celloutsig_0_48z, celloutsig_0_34z, celloutsig_0_28z };
  assign celloutsig_1_16z = { celloutsig_1_3z[5:3], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_10z } >>> { celloutsig_1_9z[6:4], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_23z = { celloutsig_0_1z[8:0], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_4z } >>> { in_data[55:37], celloutsig_0_10z };
  assign celloutsig_0_45z = ~((celloutsig_0_8z & celloutsig_0_2z) | celloutsig_0_21z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z & in_data[11]) | celloutsig_0_2z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z & celloutsig_1_5z) | celloutsig_1_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_0z & celloutsig_1_16z[4]) | celloutsig_1_4z[1]);
  assign celloutsig_0_27z = ~((celloutsig_0_16z & celloutsig_0_6z[1]) | celloutsig_0_14z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_86z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_86z = { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_62z, celloutsig_0_55z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_0z = ~((in_data[52] & in_data[40]) | (in_data[79] & in_data[42]));
  assign celloutsig_0_40z = ~((celloutsig_0_20z & celloutsig_0_16z) | (celloutsig_0_13z & in_data[75]));
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_0z) | (celloutsig_0_4z & in_data[88]));
  assign celloutsig_1_19z = ~((celloutsig_1_0z & celloutsig_1_17z[1]) | (celloutsig_1_3z[6] & celloutsig_1_18z));
  assign celloutsig_0_14z = ~((celloutsig_0_1z[9] & celloutsig_0_10z) | (celloutsig_0_2z & celloutsig_0_0z));
  assign celloutsig_0_16z = ~((celloutsig_0_0z & celloutsig_0_8z) | (celloutsig_0_15z[7] & celloutsig_0_1z[8]));
  assign celloutsig_0_29z = ~((celloutsig_0_22z & celloutsig_0_11z[0]) | (celloutsig_0_14z & celloutsig_0_15z[11]));
  assign { out_data[128], out_data[96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z };
endmodule
