Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 19 10:07:00 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.244      -85.051                     43                  136        0.265        0.000                      0                  136        4.500        0.000                       0                    65  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.244      -85.051                     43                  136        0.265        0.000                      0                  136        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           43  Failing Endpoints,  Worst Slack       -2.244ns,  Total Violation      -85.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.645ns  (logic 6.424ns (55.167%)  route 5.221ns (44.833%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.843    16.857    time1[0]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    clock_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  time1_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X12Y125        FDRE (Setup_fdre_C_R)       -0.524    14.613    time1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -16.857    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.645ns  (logic 6.424ns (55.167%)  route 5.221ns (44.833%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.843    16.857    time1[0]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  time1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    clock_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  time1_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X12Y125        FDRE (Setup_fdre_C_R)       -0.524    14.613    time1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -16.857    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.645ns  (logic 6.424ns (55.167%)  route 5.221ns (44.833%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.843    16.857    time1[0]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  time1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    clock_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  time1_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X12Y125        FDRE (Setup_fdre_C_R)       -0.524    14.613    time1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -16.857    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.645ns  (logic 6.424ns (55.167%)  route 5.221ns (44.833%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.843    16.857    time1[0]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  time1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    clock_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  time1_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X12Y125        FDRE (Setup_fdre_C_R)       -0.524    14.613    time1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -16.857    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.127ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.537ns  (logic 6.424ns (55.681%)  route 5.113ns (44.319%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.736    16.749    time1[0]_i_1_n_0
    SLICE_X12Y132        FDRE                                         r  time1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.500    14.922    clock_IBUF_BUFG
    SLICE_X12Y132        FDRE                                         r  time1_reg[28]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X12Y132        FDRE (Setup_fdre_C_R)       -0.524    14.622    time1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                 -2.127    

Slack (VIOLATED) :        -2.127ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.537ns  (logic 6.424ns (55.681%)  route 5.113ns (44.319%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.736    16.749    time1[0]_i_1_n_0
    SLICE_X12Y132        FDRE                                         r  time1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.500    14.922    clock_IBUF_BUFG
    SLICE_X12Y132        FDRE                                         r  time1_reg[29]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X12Y132        FDRE (Setup_fdre_C_R)       -0.524    14.622    time1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                 -2.127    

Slack (VIOLATED) :        -2.127ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.537ns  (logic 6.424ns (55.681%)  route 5.113ns (44.319%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.736    16.749    time1[0]_i_1_n_0
    SLICE_X12Y132        FDRE                                         r  time1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.500    14.922    clock_IBUF_BUFG
    SLICE_X12Y132        FDRE                                         r  time1_reg[30]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X12Y132        FDRE (Setup_fdre_C_R)       -0.524    14.622    time1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                 -2.127    

Slack (VIOLATED) :        -2.127ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.537ns  (logic 6.424ns (55.681%)  route 5.113ns (44.319%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.736    16.749    time1[0]_i_1_n_0
    SLICE_X12Y132        FDRE                                         r  time1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.500    14.922    clock_IBUF_BUFG
    SLICE_X12Y132        FDRE                                         r  time1_reg[31]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X12Y132        FDRE (Setup_fdre_C_R)       -0.524    14.622    time1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                 -2.127    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.501ns  (logic 6.424ns (55.858%)  route 5.077ns (44.142%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.699    16.713    time1[0]_i_1_n_0
    SLICE_X12Y127        FDRE                                         r  time1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.494    14.916    clock_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  time1_reg[10]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X12Y127        FDRE (Setup_fdre_C_R)       -0.524    14.616    time1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -16.713    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.501ns  (logic 6.424ns (55.858%)  route 5.077ns (44.142%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610     5.212    clock_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  number_reg[2]/Q
                         net (fo=33, routed)          1.012     6.680    number_reg_n_0_[2]
    SLICE_X15Y124        LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  time12_i_14/O
                         net (fo=1, routed)           0.582     7.386    time12_i_14_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  time12_i_8/O
                         net (fo=3, routed)           0.173     7.683    time12_i_8_n_0
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     7.807 r  time12_i_3/O
                         net (fo=1, routed)           0.569     8.376    A[1]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.032 r  time12/P[24]
                         net (fo=2, routed)           0.628    12.660    time12_n_81
    SLICE_X10Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.784 r  number[9]_i_42/O
                         net (fo=1, routed)           0.000    12.784    number[9]_i_42_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.297 r  number_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.297    number_reg[9]_i_27_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.620 r  number_reg[9]_i_26/O[1]
                         net (fo=2, routed)           0.599    14.219    time120_out[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.306    14.525 r  number[9]_i_15/O
                         net (fo=1, routed)           0.000    14.525    number[9]_i_15_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.075 r  number_reg[9]_i_5/CO[3]
                         net (fo=3, routed)           0.815    15.890    number_reg[9]_i_5_n_0
    SLICE_X10Y129        LUT3 (Prop_lut3_I2_O)        0.124    16.014 r  time1[0]_i_1/O
                         net (fo=32, routed)          0.699    16.713    time1[0]_i_1_n_0
    SLICE_X12Y127        FDRE                                         r  time1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.494    14.916    clock_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  time1_reg[11]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X12Y127        FDRE (Setup_fdre_C_R)       -0.524    14.616    time1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -16.713    
  -------------------------------------------------------------------
                         slack                                 -2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.503    clock_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.125     1.793    counter_reg[6]
    SLICE_X6Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    counter_reg[4]_i_1_n_5
    SLICE_X6Y125         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     2.017    clock_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.134     1.637    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.504    clock_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.126     1.794    counter_reg[10]
    SLICE_X6Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    counter_reg[8]_i_1_n_5
    SLICE_X6Y126         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.018    clock_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.134     1.638    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.506    clock_IBUF_BUFG
    SLICE_X6Y127         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.797    counter_reg[14]
    SLICE_X6Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    counter_reg[12]_i_1_n_5
    SLICE_X6Y127         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     2.020    clock_IBUF_BUFG
    SLICE_X6Y127         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.134     1.640    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.506    clock_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.797    counter_reg[18]
    SLICE_X6Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    counter_reg[16]_i_1_n_5
    SLICE_X6Y128         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     2.021    clock_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.134     1.640    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.503    clock_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.794    counter_reg[2]
    SLICE_X6Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.904    counter_reg[0]_i_2_n_5
    SLICE_X6Y124         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     2.017    clock_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.134     1.637    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.476    clock_IBUF_BUFG
    SLICE_X12Y126        FDRE                                         r  time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.767    time1_reg[6]
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  time1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    time1_reg[4]_i_1_n_5
    SLICE_X12Y126        FDRE                                         r  time1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.990    clock_IBUF_BUFG
    SLICE_X12Y126        FDRE                                         r  time1_reg[6]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.134     1.610    time1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 time1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.478    clock_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  time1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  time1_reg[10]/Q
                         net (fo=3, routed)           0.127     1.769    time1_reg[10]
    SLICE_X12Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  time1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    time1_reg[8]_i_1_n_5
    SLICE_X12Y127        FDRE                                         r  time1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.827     1.992    clock_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  time1_reg[10]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.134     1.612    time1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 time1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.560     1.479    clock_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  time1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  time1_reg[18]/Q
                         net (fo=3, routed)           0.127     1.770    time1_reg[18]
    SLICE_X12Y129        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  time1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    time1_reg[16]_i_1_n_5
    SLICE_X12Y129        FDRE                                         r  time1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.829     1.994    clock_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  time1_reg[18]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X12Y129        FDRE (Hold_fdre_C_D)         0.134     1.613    time1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 time1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.561     1.480    clock_IBUF_BUFG
    SLICE_X12Y130        FDRE                                         r  time1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  time1_reg[22]/Q
                         net (fo=3, routed)           0.127     1.771    time1_reg[22]
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  time1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    time1_reg[20]_i_1_n_5
    SLICE_X12Y130        FDRE                                         r  time1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.830     1.995    clock_IBUF_BUFG
    SLICE_X12Y130        FDRE                                         r  time1_reg[22]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X12Y130        FDRE (Hold_fdre_C_D)         0.134     1.614    time1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 time1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.478    clock_IBUF_BUFG
    SLICE_X12Y128        FDRE                                         r  time1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y128        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  time1_reg[14]/Q
                         net (fo=3, routed)           0.128     1.770    time1_reg[14]
    SLICE_X12Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  time1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    time1_reg[12]_i_1_n_5
    SLICE_X12Y128        FDRE                                         r  time1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.828     1.993    clock_IBUF_BUFG
    SLICE_X12Y128        FDRE                                         r  time1_reg[14]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.134     1.612    time1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y50    number_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y129    audioOut_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y124    counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y125   time1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y126    counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y126    counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y127    counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y127    counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y127    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y124    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y124    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y124    counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y124    counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y125    counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y125    counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y125    counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y125    counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y131   time1_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y131   time1_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y128    counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y127   time1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y127   time1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y128    counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y128    counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y128    counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y126   time1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y126   time1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y126   time1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y126   time1_reg[7]/C



