<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p600" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_600{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_600{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_600{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_600{left:219px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t5_600{left:314px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t6_600{left:73px;bottom:1048px;letter-spacing:-0.16px;}
#t7_600{left:204px;bottom:1048px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t8_600{left:257px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_600{left:419px;bottom:1048px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ta_600{left:73px;bottom:1025px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_600{left:170px;bottom:1032px;}
#tc_600{left:70px;bottom:729px;letter-spacing:-0.14px;}
#td_600{left:69px;bottom:710px;letter-spacing:-0.11px;}
#te_600{left:204px;bottom:1025px;letter-spacing:-0.14px;}
#tf_600{left:257px;bottom:1025px;letter-spacing:-0.17px;}
#tg_600{left:419px;bottom:1025px;letter-spacing:-0.12px;}
#th_600{left:73px;bottom:1002px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#ti_600{left:204px;bottom:1002px;letter-spacing:-0.15px;}
#tj_600{left:257px;bottom:1002px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_600{left:257px;bottom:985px;letter-spacing:-0.13px;}
#tl_600{left:419px;bottom:1002px;letter-spacing:-0.12px;}
#tm_600{left:419px;bottom:982px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_600{left:419px;bottom:962px;letter-spacing:-0.12px;}
#to_600{left:419px;bottom:943px;letter-spacing:-0.11px;}
#tp_600{left:419px;bottom:923px;letter-spacing:-0.11px;}
#tq_600{left:419px;bottom:903px;letter-spacing:-0.11px;}
#tr_600{left:419px;bottom:883px;letter-spacing:-0.12px;}
#ts_600{left:204px;bottom:860px;letter-spacing:-0.13px;}
#tt_600{left:257px;bottom:860px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_600{left:419px;bottom:860px;letter-spacing:-0.12px;}
#tv_600{left:419px;bottom:843px;letter-spacing:-0.11px;}
#tw_600{left:204px;bottom:820px;letter-spacing:-0.19px;}
#tx_600{left:257px;bottom:820px;letter-spacing:-0.14px;}
#ty_600{left:419px;bottom:820px;letter-spacing:-0.13px;}
#tz_600{left:204px;bottom:797px;letter-spacing:-0.14px;}
#t10_600{left:419px;bottom:797px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t11_600{left:73px;bottom:774px;letter-spacing:-0.11px;}
#t12_600{left:73px;bottom:758px;letter-spacing:-0.11px;}
#t13_600{left:177px;bottom:764px;}
#t14_600{left:204px;bottom:774px;letter-spacing:-0.14px;}
#t15_600{left:226px;bottom:648px;letter-spacing:0.12px;word-spacing:0.03px;}
#t16_600{left:322px;bottom:648px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t17_600{left:73px;bottom:629px;letter-spacing:-0.16px;}
#t18_600{left:204px;bottom:629px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t19_600{left:257px;bottom:629px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1a_600{left:419px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1b_600{left:73px;bottom:606px;letter-spacing:-0.12px;}
#t1c_600{left:156px;bottom:613px;}
#t1d_600{left:70px;bottom:190px;letter-spacing:-0.14px;}
#t1e_600{left:69px;bottom:171px;letter-spacing:-0.11px;}
#t1f_600{left:204px;bottom:606px;letter-spacing:-0.11px;}
#t1g_600{left:419px;bottom:606px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_600{left:73px;bottom:583px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1i_600{left:204px;bottom:583px;letter-spacing:-0.13px;}
#t1j_600{left:419px;bottom:583px;}
#t1k_600{left:435px;bottom:583px;letter-spacing:-0.12px;}
#t1l_600{left:435px;bottom:568px;letter-spacing:-0.11px;}
#t1m_600{left:419px;bottom:552px;}
#t1n_600{left:435px;bottom:552px;letter-spacing:-0.11px;}
#t1o_600{left:435px;bottom:537px;letter-spacing:-0.12px;}
#t1p_600{left:204px;bottom:514px;letter-spacing:-0.14px;}
#t1q_600{left:257px;bottom:514px;letter-spacing:-0.13px;}
#t1r_600{left:419px;bottom:514px;letter-spacing:-0.12px;}
#t1s_600{left:419px;bottom:497px;letter-spacing:-0.11px;}
#t1t_600{left:204px;bottom:474px;letter-spacing:-0.14px;}
#t1u_600{left:257px;bottom:474px;letter-spacing:-0.13px;}
#t1v_600{left:419px;bottom:474px;letter-spacing:-0.12px;}
#t1w_600{left:419px;bottom:458px;letter-spacing:-0.11px;}
#t1x_600{left:204px;bottom:435px;letter-spacing:-0.14px;}
#t1y_600{left:257px;bottom:435px;letter-spacing:-0.13px;}
#t1z_600{left:419px;bottom:435px;letter-spacing:-0.12px;}
#t20_600{left:419px;bottom:418px;letter-spacing:-0.1px;}
#t21_600{left:204px;bottom:395px;letter-spacing:-0.14px;}
#t22_600{left:257px;bottom:395px;letter-spacing:-0.13px;}
#t23_600{left:419px;bottom:395px;letter-spacing:-0.12px;}
#t24_600{left:419px;bottom:378px;letter-spacing:-0.1px;}
#t25_600{left:204px;bottom:355px;letter-spacing:-0.15px;}
#t26_600{left:257px;bottom:355px;letter-spacing:-0.13px;}
#t27_600{left:419px;bottom:355px;letter-spacing:-0.12px;}
#t28_600{left:204px;bottom:332px;letter-spacing:-0.15px;}
#t29_600{left:257px;bottom:332px;letter-spacing:-0.13px;}
#t2a_600{left:419px;bottom:332px;letter-spacing:-0.12px;}
#t2b_600{left:204px;bottom:309px;letter-spacing:-0.21px;}
#t2c_600{left:257px;bottom:309px;letter-spacing:-0.12px;}
#t2d_600{left:419px;bottom:309px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t2e_600{left:419px;bottom:293px;letter-spacing:-0.11px;}
#t2f_600{left:204px;bottom:270px;letter-spacing:-0.21px;}
#t2g_600{left:257px;bottom:270px;letter-spacing:-0.13px;}
#t2h_600{left:419px;bottom:270px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t2i_600{left:419px;bottom:253px;letter-spacing:-0.11px;}
#t2j_600{left:419px;bottom:236px;letter-spacing:-0.1px;word-spacing:-0.44px;}
#t2k_600{left:419px;bottom:219px;letter-spacing:-0.09px;}

.s1_600{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_600{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_600{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_600{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s5_600{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_600{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_600{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts600" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg600Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg600" style="-webkit-user-select: none;"><object width="935" height="1210" data="600/600.svg" type="image/svg+xml" id="pdf600" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_600" class="t s1_600">17-12 </span><span id="t2_600" class="t s1_600">Vol. 3B </span>
<span id="t3_600" class="t s2_600">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_600" class="t s3_600">Table 17-15. </span><span id="t5_600" class="t s3_600">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 8, 11) </span>
<span id="t6_600" class="t s4_600">Type </span><span id="t7_600" class="t s4_600">Bit No. </span><span id="t8_600" class="t s4_600">Bit Function </span><span id="t9_600" class="t s4_600">Bit Description </span>
<span id="ta_600" class="t s5_600">MCA Error Codes </span>
<span id="tb_600" class="t s6_600">1 </span>
<span id="tc_600" class="t s7_600">NOTES: </span>
<span id="td_600" class="t s5_600">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="te_600" class="t s5_600">15:0 </span><span id="tf_600" class="t s5_600">MCACOD </span><span id="tg_600" class="t s5_600">Bus error format: 1PPTRRRRIILL </span>
<span id="th_600" class="t s5_600">Model Specific Errors </span><span id="ti_600" class="t s5_600">31:16 </span><span id="tj_600" class="t s5_600">Reserved, except for the </span>
<span id="tk_600" class="t s5_600">following </span>
<span id="tl_600" class="t s5_600">001H: Address parity error. </span>
<span id="tm_600" class="t s5_600">002H: HA Wrt buffer Data parity error. </span>
<span id="tn_600" class="t s5_600">004H: HA Wrt byte enable parity error. </span>
<span id="to_600" class="t s5_600">008H: Corrected patrol scrub error. </span>
<span id="tp_600" class="t s5_600">010H: Uncorrected patrol scrub error. </span>
<span id="tq_600" class="t s5_600">020H: Corrected spare error. </span>
<span id="tr_600" class="t s5_600">040H: Uncorrected spare error. </span>
<span id="ts_600" class="t s5_600">36:32 </span><span id="tt_600" class="t s5_600">Other Info </span><span id="tu_600" class="t s5_600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first device </span>
<span id="tv_600" class="t s5_600">error when corrected error is detected during normal read. </span>
<span id="tw_600" class="t s5_600">37 </span><span id="tx_600" class="t s5_600">Reserved </span><span id="ty_600" class="t s5_600">Reserved </span>
<span id="tz_600" class="t s5_600">56:38 </span><span id="t10_600" class="t s5_600">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t11_600" class="t s5_600">Status Register </span>
<span id="t12_600" class="t s5_600">Validity Indicators </span>
<span id="t13_600" class="t s6_600">1 </span>
<span id="t14_600" class="t s5_600">63:57 </span>
<span id="t15_600" class="t s3_600">Table 17-16. </span><span id="t16_600" class="t s3_600">Intel IMC MC Error Codes for IA32_MCi_MISC (i= 8, 11) </span>
<span id="t17_600" class="t s4_600">Type </span><span id="t18_600" class="t s4_600">Bit No. </span><span id="t19_600" class="t s4_600">Bit Function </span><span id="t1a_600" class="t s4_600">Bit Description </span>
<span id="t1b_600" class="t s5_600">MCA Addr Info </span>
<span id="t1c_600" class="t s6_600">1 </span>
<span id="t1d_600" class="t s7_600">NOTES: </span>
<span id="t1e_600" class="t s5_600">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t1f_600" class="t s5_600">8:0 </span><span id="t1g_600" class="t s5_600">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1h_600" class="t s5_600">Model Specific Errors </span><span id="t1i_600" class="t s5_600">13:9 </span><span id="t1j_600" class="t s5_600">• </span><span id="t1k_600" class="t s5_600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second </span>
<span id="t1l_600" class="t s5_600">device error when corrected error is detected during normal read. </span>
<span id="t1m_600" class="t s5_600">• </span><span id="t1n_600" class="t s5_600">Otherwise, contains parity error if MCi_Status indicates HA_WB_Data </span>
<span id="t1o_600" class="t s5_600">or HA_W_BE parity error. </span>
<span id="t1p_600" class="t s5_600">29:14 </span><span id="t1q_600" class="t s5_600">ErrMask_1stErrDev </span><span id="t1r_600" class="t s5_600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first-device </span>
<span id="t1s_600" class="t s5_600">error bit mask. </span>
<span id="t1t_600" class="t s5_600">45:30 </span><span id="t1u_600" class="t s5_600">ErrMask_2ndErrDev </span><span id="t1v_600" class="t s5_600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second- </span>
<span id="t1w_600" class="t s5_600">device error bit mask. </span>
<span id="t1x_600" class="t s5_600">50:46 </span><span id="t1y_600" class="t s5_600">FailRank_1stErrDev </span><span id="t1z_600" class="t s5_600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first-device </span>
<span id="t20_600" class="t s5_600">error failing rank. </span>
<span id="t21_600" class="t s5_600">55:51 </span><span id="t22_600" class="t s5_600">FailRank_2ndErrDev </span><span id="t23_600" class="t s5_600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second- </span>
<span id="t24_600" class="t s5_600">device error failing rank. </span>
<span id="t25_600" class="t s5_600">58:56 </span><span id="t26_600" class="t s5_600">Reserved </span><span id="t27_600" class="t s5_600">Reserved </span>
<span id="t28_600" class="t s5_600">61:59 </span><span id="t29_600" class="t s5_600">Reserved </span><span id="t2a_600" class="t s5_600">Reserved </span>
<span id="t2b_600" class="t s5_600">62 </span><span id="t2c_600" class="t s5_600">Valid_1stErrDev </span><span id="t2d_600" class="t s5_600">When MSR_ERROR_CONTROL.[1] is set, indicates the iMC has logged valid </span>
<span id="t2e_600" class="t s5_600">data from the first correctable error in a memory device. </span>
<span id="t2f_600" class="t s5_600">63 </span><span id="t2g_600" class="t s5_600">Valid_2ndErrDev </span><span id="t2h_600" class="t s5_600">When MSR_ERROR_CONTROL.[1] is set, indicates the iMC has logged valid </span>
<span id="t2i_600" class="t s5_600">data due to a second correctable error in a memory device. Use this </span>
<span id="t2j_600" class="t s5_600">information only after there is valid first error information indicated by bit </span>
<span id="t2k_600" class="t s5_600">62. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
