
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-214-generic) on Sun May 04 07:46:04 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project max_pool 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top max_pool 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 40105
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'H_IN' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:36:16)
WARNING: [HLS 207-5292] unused parameter 'W_IN' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:36:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.07 seconds. CPU system time: 0.63 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ceil_div(int, int)' into 'max_pool(int, int, int, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224], int, int, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'max_pool(int, int, int, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224], int, int, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][224])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:41:0)
INFO: [HLS 214-241] Aggregating bram variable 'output' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'input' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.23 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.74 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:17) in function 'maxpool_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:74) in function 'max_pool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:88) in function 'max_pool' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_17_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:17) in function 'maxpool_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:19) in function 'maxpool_kernel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:19) in function 'maxpool_kernel' completely with a factor of 2.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.244 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:16:35) in function 'maxpool_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:15:28) in function 'maxpool_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:73:47) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:72:43) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:87:47) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:86:43) in function 'max_pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:60:39) in function 'max_pool' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:54:35) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:49:31) in function 'max_pool'.
INFO: [HLS 200-472] Inferring partial write operation for 'localOutput' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:29:38)
INFO: [HLS 200-472] Inferring partial write operation for 'localInput.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/max_pool/max_pool_fast.cpp:77:51)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localInput_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localInput'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_Pipeline_VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6' pipeline 'VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5_VITIS_LOOP_74_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxpool_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_kernel_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_Pipeline_VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pool_Pipeline_VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline 'VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_Pipeline_VITIS_LOOP_86_7_VITIS_LOOP_87_8_VITIS_LOOP_88_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/H_IN' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/W_IN' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/H_OUT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/W_OUT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'max_pool/H_IN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pool/W_IN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_60ns_89_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [RTMG 210-278] Implementing memory 'max_pool_localInput_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'max_pool_localOutput_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.299 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.22 seconds. CPU system time: 1.27 seconds. Elapsed time: 11.46 seconds; current allocated memory: 105.441 MB.
INFO: [HLS 200-112] Total CPU user time: 11.62 seconds. Total CPU system time: 1.79 seconds. Total elapsed time: 24.87 seconds; peak allocated memory: 1.299 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun May  4 07:46:28 2025...
