$date
	Thu Oct  8 23:05:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fifo $end
$var reg 8 ! inp_d [7:0] $end
$upscope $end
$scope module tb_fifo $end
$var reg 1 " inp_clk $end
$upscope $end
$scope module tb_fifo $end
$var wire 8 # out_d [7:0] $end
$upscope $end
$scope module tb_fifo $end
$var reg 1 $ out_clk $end
$upscope $end
$scope module tb_fifo $end
$var reg 1 % reset $end
$upscope $end
$scope module tb_fifo $end
$scope module dut $end
$var wire 1 " inp_clk $end
$var wire 8 & inp_d [7:0] $end
$var wire 1 " out_clk $end
$var wire 1 ' read_flg $end
$var wire 1 % reset $end
$var wire 1 ( write_flg $end
$var reg 8 ) inp_addr [7:0] $end
$var reg 8 * out_addr [7:0] $end
$var reg 8 + out_d [7:0] $end
$var integer 32 , j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
0(
0'
bx &
x%
0$
bx #
0"
bx !
$end
#10
0%
1"
#20
b0 *
b0 )
b1000 ,
1%
0"
#30
1(
1"
#40
b0 !
b0 &
0"
#50
b1 )
1"
#60
b1 !
b1 &
0"
#70
b10 )
1"
#80
b10 !
b10 &
0"
#90
b11 )
1"
#100
b11 !
b11 &
0"
#110
b100 )
1"
#120
0"
#130
b101 )
0(
1"
#140
1'
0"
#150
b1 *
b0 #
b0 +
1"
#160
0"
#170
b10 *
b1 #
b1 +
1"
#180
0"
#190
b11 *
b10 #
b10 +
1"
#200
0"
#210
b100 *
b11 #
b11 +
1"
#220
0"
#230
b101 *
1"
#240
0'
0"
#250
1"
#260
0"
