
*** Running vivado
    with args -log Decoder_7seg.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Decoder_7seg.tcl -notrace

awk: コマンドライン:1: 警告: コマンドライン引数 `/etc/upstream-release' はディレクトリです: スキップされました

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Decoder_7seg.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTN0'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN0'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1360.781 ; gain = 45.016 ; free physical = 1058 ; free virtual = 11423
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21f64558d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1814.211 ; gain = 0.000 ; free physical = 683 ; free virtual = 11048
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21f64558d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1814.211 ; gain = 0.000 ; free physical = 683 ; free virtual = 11048
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21f64558d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1814.211 ; gain = 0.000 ; free physical = 683 ; free virtual = 11048
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21f64558d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1814.211 ; gain = 0.000 ; free physical = 683 ; free virtual = 11048
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 21f64558d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1814.211 ; gain = 0.000 ; free physical = 683 ; free virtual = 11048
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.211 ; gain = 0.000 ; free physical = 683 ; free virtual = 11048
Ending Logic Optimization Task | Checksum: 21f64558d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1814.211 ; gain = 0.000 ; free physical = 683 ; free virtual = 11048

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21f64558d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1814.211 ; gain = 0.000 ; free physical = 683 ; free virtual = 11048
21 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1814.211 ; gain = 498.445 ; free physical = 683 ; free virtual = 11048
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1838.223 ; gain = 0.000 ; free physical = 682 ; free virtual = 11048
INFO: [Common 17-1381] The checkpoint '/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/Decoder_7seg_opt.dcp' has been generated.
Command: report_drc -file Decoder_7seg_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/Decoder_7seg_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.227 ; gain = 0.000 ; free physical = 670 ; free virtual = 11035
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 139877ef0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1846.227 ; gain = 0.000 ; free physical = 670 ; free virtual = 11035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.227 ; gain = 0.000 ; free physical = 670 ; free virtual = 11035

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e597cb48

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1846.227 ; gain = 0.000 ; free physical = 668 ; free virtual = 11033

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1314f3ca4

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1846.227 ; gain = 0.000 ; free physical = 668 ; free virtual = 11033

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1314f3ca4

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1846.227 ; gain = 0.000 ; free physical = 668 ; free virtual = 11033
Phase 1 Placer Initialization | Checksum: 1314f3ca4

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1846.227 ; gain = 0.000 ; free physical = 668 ; free virtual = 11033

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1cb605cb9

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 665 ; free virtual = 11030

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cb605cb9

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 665 ; free virtual = 11030

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ec2a480

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 665 ; free virtual = 11030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 170c1242d

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 665 ; free virtual = 11030

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 170c1242d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 665 ; free virtual = 11030

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24e108f23

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24e108f23

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24e108f23

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028
Phase 3 Detail Placement | Checksum: 24e108f23

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 24e108f23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24e108f23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24e108f23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 209b2391b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 209b2391b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 663 ; free virtual = 11028
Ending Placer Task | Checksum: 143fc7174

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1870.238 ; gain = 24.012 ; free physical = 669 ; free virtual = 11033
34 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1870.238 ; gain = 0.000 ; free physical = 669 ; free virtual = 11035
INFO: [Common 17-1381] The checkpoint '/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/Decoder_7seg_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1870.238 ; gain = 0.000 ; free physical = 664 ; free virtual = 11030
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1870.238 ; gain = 0.000 ; free physical = 666 ; free virtual = 11032
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1870.238 ; gain = 0.000 ; free physical = 666 ; free virtual = 11031
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e98a6bf8 ConstDB: 0 ShapeSum: 5a72057c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 123f1977e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1922.902 ; gain = 52.664 ; free physical = 582 ; free virtual = 10947

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 123f1977e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.902 ; gain = 67.664 ; free physical = 567 ; free virtual = 10932

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 123f1977e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1937.902 ; gain = 67.664 ; free physical = 567 ; free virtual = 10932
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1902fcc4e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.902 ; gain = 74.664 ; free physical = 560 ; free virtual = 10925

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ba8e83a1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.902 ; gain = 74.664 ; free physical = 561 ; free virtual = 10926

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: aeeae934

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.902 ; gain = 74.664 ; free physical = 560 ; free virtual = 10926
Phase 4 Rip-up And Reroute | Checksum: aeeae934

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.902 ; gain = 74.664 ; free physical = 560 ; free virtual = 10926

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: aeeae934

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.902 ; gain = 74.664 ; free physical = 560 ; free virtual = 10926

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: aeeae934

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.902 ; gain = 74.664 ; free physical = 560 ; free virtual = 10926
Phase 6 Post Hold Fix | Checksum: aeeae934

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.902 ; gain = 74.664 ; free physical = 560 ; free virtual = 10926

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0189747 %
  Global Horizontal Routing Utilization  = 0.053748 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 12.6126%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: aeeae934

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.902 ; gain = 74.664 ; free physical = 560 ; free virtual = 10925

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: aeeae934

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1947.902 ; gain = 77.664 ; free physical = 561 ; free virtual = 10926

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 4d5fa333

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1947.902 ; gain = 77.664 ; free physical = 561 ; free virtual = 10926
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1947.902 ; gain = 77.664 ; free physical = 577 ; free virtual = 10942

Routing Is Done.
42 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1975.926 ; gain = 105.688 ; free physical = 577 ; free virtual = 10942
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1975.926 ; gain = 0.000 ; free physical = 577 ; free virtual = 10943
INFO: [Common 17-1381] The checkpoint '/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/Decoder_7seg_routed.dcp' has been generated.
Command: report_drc -file Decoder_7seg_drc_routed.rpt -pb Decoder_7seg_drc_routed.pb -rpx Decoder_7seg_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/Decoder_7seg_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Decoder_7seg_methodology_drc_routed.rpt -rpx Decoder_7seg_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/Decoder_7seg_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file Decoder_7seg_power_routed.rpt -pb Decoder_7seg_power_summary_routed.pb -rpx Decoder_7seg_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
49 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: write_bitstream -force Decoder_7seg.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Decoder_7seg.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jul 15 21:46:40 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
60 Infos, 16 Warnings, 12 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2316.457 ; gain = 280.645 ; free physical = 538 ; free virtual = 10902
INFO: [Common 17-206] Exiting Vivado at Sat Jul 15 21:46:40 2017...

*** Running vivado
    with args -log Decoder_7seg.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Decoder_7seg.tcl -notrace

awk: コマンドライン:1: 警告: コマンドライン引数 `/etc/upstream-release' はディレクトリです: スキップされました

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Decoder_7seg.tcl -notrace
Command: open_checkpoint Decoder_7seg_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1075.852 ; gain = 0.000 ; free physical = 1263 ; free virtual = 11648
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/.Xil/Vivado-26236-deguchilocal-All-Series/dcp3/Decoder_7seg.xdc]
Finished Parsing XDC File [/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/.Xil/Vivado-26236-deguchilocal-All-Series/dcp3/Decoder_7seg.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1288.762 ; gain = 0.000 ; free physical = 1015 ; free virtual = 11401
Restored from archive | CPU: 0.010000 secs | Memory: 0.069954 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1288.762 ; gain = 0.000 ; free physical = 1015 ; free virtual = 11401
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
Command: write_bitstream -force Decoder_7seg.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Decoder_7seg.bit...
Writing bitstream ./Decoder_7seg.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/deguchilocal/workspace/iverilog/BASYS3/vivado/LED170715/LED170715.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jul 15 21:55:00 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.441 ; gain = 423.680 ; free physical = 1003 ; free virtual = 11370
INFO: [Common 17-206] Exiting Vivado at Sat Jul 15 21:55:00 2017...
