
ERU001_ERU002_Example2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000024dc  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  080024dc  0c0024dc  0000a4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       0000007c  080024ec  0c0024ec  0000a4ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         00000014  20000000  0c002570  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000000c  20000014  0c002584  00010014  2**2
                  ALLOC
  6 .debug_aranges 000003e8  00000000  00000000  00010018  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000047d8  00000000  00000000  00010400  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000127a  00000000  00000000  00014bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00007e1b  00000000  00000000  00015e52  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000820  00000000  00000000  0001dc70  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00096a5e  00000000  00000000  0001e490  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000d88  00000000  00000000  000b4eee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000288  00000000  00000000  000b5c78  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000457  00000000  00000000  000b5f00  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001986e  00000000  00000000  000b6357  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 cb 02 00 08 db 02 00 08     ................
 8000010:	eb 02 00 08 fb 02 00 08 0b 03 00 08 00 00 00 00     ................
	...
 800002c:	1b 03 00 08 2b 03 00 08 00 00 00 00 3b 03 00 08     ....+.......;...
 800003c:	4b 03 00 08 5b 03 00 08 6b 03 00 08 7b 03 00 08     K...[...k...{...
 800004c:	8b 03 00 08 9b 03 00 08 ab 03 00 08 bb 03 00 08     ................
 800005c:	cb 03 00 08 db 03 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 eb 03 00 08 00 00 00 00 fb 03 00 08     ................
 800007c:	0b 04 00 08 1b 04 00 08 2b 04 00 08 3b 04 00 08     ........+...;...
 800008c:	4b 04 00 08 5b 04 00 08 6b 04 00 08 7b 04 00 08     K...[...k...{...
 800009c:	8b 04 00 08 9b 04 00 08 ab 04 00 08 bb 04 00 08     ................
 80000ac:	cb 04 00 08 db 04 00 08 eb 04 00 08 fb 04 00 08     ................
 80000bc:	0b 05 00 08 1b 05 00 08 2b 05 00 08 3b 05 00 08     ........+...;...
 80000cc:	4b 05 00 08 5b 05 00 08 6b 05 00 08 7b 05 00 08     K...[...k...{...
 80000dc:	8b 05 00 08 9b 05 00 08 ab 05 00 08 bb 05 00 08     ................
 80000ec:	cb 05 00 08 db 05 00 08 eb 05 00 08 fb 05 00 08     ................
 80000fc:	0b 06 00 08 1b 06 00 08 29 06 00 08 37 06 00 08     ........)...7...
 800010c:	45 06 00 08 53 06 00 08 61 06 00 08 6f 06 00 08     E...S...a...o...
 800011c:	7d 06 00 08 8b 06 00 08 99 06 00 08 a7 06 00 08     }...............
 800012c:	b5 06 00 08 c3 06 00 08 d1 06 00 08 df 06 00 08     ................
 800013c:	ed 06 00 08 fb 06 00 08 09 07 00 08 17 07 00 08     ................
 800014c:	25 07 00 08 33 07 00 08 41 07 00 08 4f 07 00 08     %...3...A...O...
 800015c:	5d 07 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ]...............
 800016c:	00 00 00 00 6b 07 00 08 79 07 00 08 87 07 00 08     ....k...y.......
 800017c:	95 07 00 08 a3 07 00 08 b1 07 00 08 bf 07 00 08     ................
 800018c:	cd 07 00 08 db 07 00 08 e9 07 00 08 f7 07 00 08     ................
 800019c:	05 08 00 08 13 08 00 08 21 08 00 08 2f 08 00 08     ........!.../...
 80001ac:	3d 08 00 08 4b 08 00 08 59 08 00 08 67 08 00 08     =...K...Y...g...
 80001bc:	75 08 00 08 83 08 00 08 91 08 00 08 9f 08 00 08     u...............
 80001cc:	ad 08 00 08 bb 08 00 08 c9 08 00 08 d7 08 00 08     ................
 80001dc:	00 00 00 00 e5 08 00 08 f3 08 00 08 01 09 00 08     ................
 80001ec:	0f 09 00 08 1d 09 00 08 00 00 00 00 2b 09 00 08     ............+...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000af5 	.word	0x08000af5

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c002570 	.word	0x0c002570
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000014 	.word	0x00000014
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c002584 	.word	0x0c002584
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000014 	.word	0x20000014
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	0000000c 	.word	0x0000000c
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08002449 	.word	0x08002449
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080011a5 	.word	0x080011a5

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002c8:	e7fe      	b.n	80002c8 <NMI_Handler>

080002ca <NMI_Handler_Veneer>:
 80002ca:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 800093c <AllowPLLInitByStartup+0x6>
 80002ce:	b500      	push	{lr}
 80002d0:	b081      	sub	sp, #4
 80002d2:	4780      	blx	r0
 80002d4:	b001      	add	sp, #4
 80002d6:	bd00      	pop	{pc}

080002d8 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002d8:	e7fe      	b.n	80002d8 <HardFault_Handler>

080002da <HardFault_Handler_Veneer>:
 80002da:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000940 <AllowPLLInitByStartup+0xa>
 80002de:	b500      	push	{lr}
 80002e0:	b081      	sub	sp, #4
 80002e2:	4780      	blx	r0
 80002e4:	b001      	add	sp, #4
 80002e6:	bd00      	pop	{pc}

080002e8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002e8:	e7fe      	b.n	80002e8 <MemManage_Handler>

080002ea <MemManage_Handler_Veneer>:
 80002ea:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000944 <AllowPLLInitByStartup+0xe>
 80002ee:	b500      	push	{lr}
 80002f0:	b081      	sub	sp, #4
 80002f2:	4780      	blx	r0
 80002f4:	b001      	add	sp, #4
 80002f6:	bd00      	pop	{pc}

080002f8 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002f8:	e7fe      	b.n	80002f8 <BusFault_Handler>

080002fa <BusFault_Handler_Veneer>:
 80002fa:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000948 <AllowPLLInitByStartup+0x12>
 80002fe:	b500      	push	{lr}
 8000300:	b081      	sub	sp, #4
 8000302:	4780      	blx	r0
 8000304:	b001      	add	sp, #4
 8000306:	bd00      	pop	{pc}

08000308 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000308:	e7fe      	b.n	8000308 <UsageFault_Handler>

0800030a <UsageFault_Handler_Veneer>:
 800030a:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 800094c <AllowPLLInitByStartup+0x16>
 800030e:	b500      	push	{lr}
 8000310:	b081      	sub	sp, #4
 8000312:	4780      	blx	r0
 8000314:	b001      	add	sp, #4
 8000316:	bd00      	pop	{pc}

08000318 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000318:	e7fe      	b.n	8000318 <SVC_Handler>

0800031a <SVC_Handler_Veneer>:
 800031a:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000950 <AllowPLLInitByStartup+0x1a>
 800031e:	b500      	push	{lr}
 8000320:	b081      	sub	sp, #4
 8000322:	4780      	blx	r0
 8000324:	b001      	add	sp, #4
 8000326:	bd00      	pop	{pc}

08000328 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000328:	e7fe      	b.n	8000328 <DebugMon_Handler>

0800032a <DebugMon_Handler_Veneer>:
 800032a:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000954 <AllowPLLInitByStartup+0x1e>
 800032e:	b500      	push	{lr}
 8000330:	b081      	sub	sp, #4
 8000332:	4780      	blx	r0
 8000334:	b001      	add	sp, #4
 8000336:	bd00      	pop	{pc}

08000338 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000338:	e7fe      	b.n	8000338 <PendSV_Handler>

0800033a <PendSV_Handler_Veneer>:
 800033a:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000958 <AllowPLLInitByStartup+0x22>
 800033e:	b500      	push	{lr}
 8000340:	b081      	sub	sp, #4
 8000342:	4780      	blx	r0
 8000344:	b001      	add	sp, #4
 8000346:	bd00      	pop	{pc}

08000348 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000348:	e7fe      	b.n	8000348 <SysTick_Handler>

0800034a <SysTick_Handler_Veneer>:
 800034a:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 800095c <AllowPLLInitByStartup+0x26>
 800034e:	b500      	push	{lr}
 8000350:	b081      	sub	sp, #4
 8000352:	4780      	blx	r0
 8000354:	b001      	add	sp, #4
 8000356:	bd00      	pop	{pc}

08000358 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000358:	e7fe      	b.n	8000358 <SCU_0_IRQHandler>

0800035a <SCU_0_IRQHandler_Veneer>:
 800035a:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000960 <AllowPLLInitByStartup+0x2a>
 800035e:	b500      	push	{lr}
 8000360:	b081      	sub	sp, #4
 8000362:	4780      	blx	r0
 8000364:	b001      	add	sp, #4
 8000366:	bd00      	pop	{pc}

08000368 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000368:	e7fe      	b.n	8000368 <ERU0_0_IRQHandler>

0800036a <ERU0_0_IRQHandler_Veneer>:
 800036a:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000964 <AllowPLLInitByStartup+0x2e>
 800036e:	b500      	push	{lr}
 8000370:	b081      	sub	sp, #4
 8000372:	4780      	blx	r0
 8000374:	b001      	add	sp, #4
 8000376:	bd00      	pop	{pc}

08000378 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000378:	e7fe      	b.n	8000378 <ERU0_1_IRQHandler>

0800037a <ERU0_1_IRQHandler_Veneer>:
 800037a:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000968 <AllowPLLInitByStartup+0x32>
 800037e:	b500      	push	{lr}
 8000380:	b081      	sub	sp, #4
 8000382:	4780      	blx	r0
 8000384:	b001      	add	sp, #4
 8000386:	bd00      	pop	{pc}

08000388 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000388:	e7fe      	b.n	8000388 <ERU0_2_IRQHandler>

0800038a <ERU0_2_IRQHandler_Veneer>:
 800038a:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 800096c <AllowPLLInitByStartup+0x36>
 800038e:	b500      	push	{lr}
 8000390:	b081      	sub	sp, #4
 8000392:	4780      	blx	r0
 8000394:	b001      	add	sp, #4
 8000396:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000398:	e7fe      	b.n	8000398 <ERU0_2_IRQHandler_Veneer+0xe>

0800039a <ERU0_3_IRQHandler_Veneer>:
 800039a:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000970 <AllowPLLInitByStartup+0x3a>
 800039e:	b500      	push	{lr}
 80003a0:	b081      	sub	sp, #4
 80003a2:	4780      	blx	r0
 80003a4:	b001      	add	sp, #4
 80003a6:	bd00      	pop	{pc}

080003a8 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80003a8:	e7fe      	b.n	80003a8 <ERU1_0_IRQHandler>

080003aa <ERU1_0_IRQHandler_Veneer>:
 80003aa:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000974 <AllowPLLInitByStartup+0x3e>
 80003ae:	b500      	push	{lr}
 80003b0:	b081      	sub	sp, #4
 80003b2:	4780      	blx	r0
 80003b4:	b001      	add	sp, #4
 80003b6:	bd00      	pop	{pc}

080003b8 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80003b8:	e7fe      	b.n	80003b8 <ERU1_1_IRQHandler>

080003ba <ERU1_1_IRQHandler_Veneer>:
 80003ba:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000978 <AllowPLLInitByStartup+0x42>
 80003be:	b500      	push	{lr}
 80003c0:	b081      	sub	sp, #4
 80003c2:	4780      	blx	r0
 80003c4:	b001      	add	sp, #4
 80003c6:	bd00      	pop	{pc}

080003c8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80003c8:	e7fe      	b.n	80003c8 <ERU1_2_IRQHandler>

080003ca <ERU1_2_IRQHandler_Veneer>:
 80003ca:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 800097c <AllowPLLInitByStartup+0x46>
 80003ce:	b500      	push	{lr}
 80003d0:	b081      	sub	sp, #4
 80003d2:	4780      	blx	r0
 80003d4:	b001      	add	sp, #4
 80003d6:	bd00      	pop	{pc}

080003d8 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80003d8:	e7fe      	b.n	80003d8 <ERU1_3_IRQHandler>

080003da <ERU1_3_IRQHandler_Veneer>:
 80003da:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000980 <AllowPLLInitByStartup+0x4a>
 80003de:	b500      	push	{lr}
 80003e0:	b081      	sub	sp, #4
 80003e2:	4780      	blx	r0
 80003e4:	b001      	add	sp, #4
 80003e6:	bd00      	pop	{pc}

080003e8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80003e8:	e7fe      	b.n	80003e8 <PMU0_0_IRQHandler>

080003ea <PMU0_0_IRQHandler_Veneer>:
 80003ea:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000984 <AllowPLLInitByStartup+0x4e>
 80003ee:	b500      	push	{lr}
 80003f0:	b081      	sub	sp, #4
 80003f2:	4780      	blx	r0
 80003f4:	b001      	add	sp, #4
 80003f6:	bd00      	pop	{pc}

080003f8 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80003f8:	e7fe      	b.n	80003f8 <VADC0_C0_0_IRQHandler>

080003fa <VADC0_C0_0_IRQHandler_Veneer>:
 80003fa:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000988 <AllowPLLInitByStartup+0x52>
 80003fe:	b500      	push	{lr}
 8000400:	b081      	sub	sp, #4
 8000402:	4780      	blx	r0
 8000404:	b001      	add	sp, #4
 8000406:	bd00      	pop	{pc}

08000408 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000408:	e7fe      	b.n	8000408 <VADC0_C0_1_IRQHandler>

0800040a <VADC0_C0_1_IRQHandler_Veneer>:
 800040a:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 800098c <AllowPLLInitByStartup+0x56>
 800040e:	b500      	push	{lr}
 8000410:	b081      	sub	sp, #4
 8000412:	4780      	blx	r0
 8000414:	b001      	add	sp, #4
 8000416:	bd00      	pop	{pc}

08000418 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000418:	e7fe      	b.n	8000418 <VADC0_C0_2_IRQHandler>

0800041a <VADC0_C0_2_IRQHandler_Veneer>:
 800041a:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000990 <AllowPLLInitByStartup+0x5a>
 800041e:	b500      	push	{lr}
 8000420:	b081      	sub	sp, #4
 8000422:	4780      	blx	r0
 8000424:	b001      	add	sp, #4
 8000426:	bd00      	pop	{pc}

08000428 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000428:	e7fe      	b.n	8000428 <VADC0_C0_3_IRQHandler>

0800042a <VADC0_C0_3_IRQHandler_Veneer>:
 800042a:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000994 <AllowPLLInitByStartup+0x5e>
 800042e:	b500      	push	{lr}
 8000430:	b081      	sub	sp, #4
 8000432:	4780      	blx	r0
 8000434:	b001      	add	sp, #4
 8000436:	bd00      	pop	{pc}

08000438 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000438:	e7fe      	b.n	8000438 <VADC0_G0_0_IRQHandler>

0800043a <VADC0_G0_0_IRQHandler_Veneer>:
 800043a:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000998 <AllowPLLInitByStartup+0x62>
 800043e:	b500      	push	{lr}
 8000440:	b081      	sub	sp, #4
 8000442:	4780      	blx	r0
 8000444:	b001      	add	sp, #4
 8000446:	bd00      	pop	{pc}

08000448 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000448:	e7fe      	b.n	8000448 <VADC0_G0_1_IRQHandler>

0800044a <VADC0_G0_1_IRQHandler_Veneer>:
 800044a:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 800099c <AllowPLLInitByStartup+0x66>
 800044e:	b500      	push	{lr}
 8000450:	b081      	sub	sp, #4
 8000452:	4780      	blx	r0
 8000454:	b001      	add	sp, #4
 8000456:	bd00      	pop	{pc}

08000458 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000458:	e7fe      	b.n	8000458 <VADC0_G0_2_IRQHandler>

0800045a <VADC0_G0_2_IRQHandler_Veneer>:
 800045a:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 80009a0 <AllowPLLInitByStartup+0x6a>
 800045e:	b500      	push	{lr}
 8000460:	b081      	sub	sp, #4
 8000462:	4780      	blx	r0
 8000464:	b001      	add	sp, #4
 8000466:	bd00      	pop	{pc}

08000468 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000468:	e7fe      	b.n	8000468 <VADC0_G0_3_IRQHandler>

0800046a <VADC0_G0_3_IRQHandler_Veneer>:
 800046a:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 80009a4 <AllowPLLInitByStartup+0x6e>
 800046e:	b500      	push	{lr}
 8000470:	b081      	sub	sp, #4
 8000472:	4780      	blx	r0
 8000474:	b001      	add	sp, #4
 8000476:	bd00      	pop	{pc}

08000478 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000478:	e7fe      	b.n	8000478 <VADC0_G1_0_IRQHandler>

0800047a <VADC0_G1_0_IRQHandler_Veneer>:
 800047a:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 80009a8 <AllowPLLInitByStartup+0x72>
 800047e:	b500      	push	{lr}
 8000480:	b081      	sub	sp, #4
 8000482:	4780      	blx	r0
 8000484:	b001      	add	sp, #4
 8000486:	bd00      	pop	{pc}

08000488 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000488:	e7fe      	b.n	8000488 <VADC0_G1_1_IRQHandler>

0800048a <VADC0_G1_1_IRQHandler_Veneer>:
 800048a:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 80009ac <AllowPLLInitByStartup+0x76>
 800048e:	b500      	push	{lr}
 8000490:	b081      	sub	sp, #4
 8000492:	4780      	blx	r0
 8000494:	b001      	add	sp, #4
 8000496:	bd00      	pop	{pc}

08000498 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000498:	e7fe      	b.n	8000498 <VADC0_G1_2_IRQHandler>

0800049a <VADC0_G1_2_IRQHandler_Veneer>:
 800049a:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 80009b0 <AllowPLLInitByStartup+0x7a>
 800049e:	b500      	push	{lr}
 80004a0:	b081      	sub	sp, #4
 80004a2:	4780      	blx	r0
 80004a4:	b001      	add	sp, #4
 80004a6:	bd00      	pop	{pc}

080004a8 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80004a8:	e7fe      	b.n	80004a8 <VADC0_G1_3_IRQHandler>

080004aa <VADC0_G1_3_IRQHandler_Veneer>:
 80004aa:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 80009b4 <AllowPLLInitByStartup+0x7e>
 80004ae:	b500      	push	{lr}
 80004b0:	b081      	sub	sp, #4
 80004b2:	4780      	blx	r0
 80004b4:	b001      	add	sp, #4
 80004b6:	bd00      	pop	{pc}

080004b8 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80004b8:	e7fe      	b.n	80004b8 <VADC0_G2_0_IRQHandler>

080004ba <VADC0_G2_0_IRQHandler_Veneer>:
 80004ba:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 80009b8 <AllowPLLInitByStartup+0x82>
 80004be:	b500      	push	{lr}
 80004c0:	b081      	sub	sp, #4
 80004c2:	4780      	blx	r0
 80004c4:	b001      	add	sp, #4
 80004c6:	bd00      	pop	{pc}

080004c8 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80004c8:	e7fe      	b.n	80004c8 <VADC0_G2_1_IRQHandler>

080004ca <VADC0_G2_1_IRQHandler_Veneer>:
 80004ca:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 80009bc <AllowPLLInitByStartup+0x86>
 80004ce:	b500      	push	{lr}
 80004d0:	b081      	sub	sp, #4
 80004d2:	4780      	blx	r0
 80004d4:	b001      	add	sp, #4
 80004d6:	bd00      	pop	{pc}

080004d8 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80004d8:	e7fe      	b.n	80004d8 <VADC0_G2_2_IRQHandler>

080004da <VADC0_G2_2_IRQHandler_Veneer>:
 80004da:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 80009c0 <AllowPLLInitByStartup+0x8a>
 80004de:	b500      	push	{lr}
 80004e0:	b081      	sub	sp, #4
 80004e2:	4780      	blx	r0
 80004e4:	b001      	add	sp, #4
 80004e6:	bd00      	pop	{pc}

080004e8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80004e8:	e7fe      	b.n	80004e8 <VADC0_G2_3_IRQHandler>

080004ea <VADC0_G2_3_IRQHandler_Veneer>:
 80004ea:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 80009c4 <AllowPLLInitByStartup+0x8e>
 80004ee:	b500      	push	{lr}
 80004f0:	b081      	sub	sp, #4
 80004f2:	4780      	blx	r0
 80004f4:	b001      	add	sp, #4
 80004f6:	bd00      	pop	{pc}

080004f8 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80004f8:	e7fe      	b.n	80004f8 <VADC0_G3_0_IRQHandler>

080004fa <VADC0_G3_0_IRQHandler_Veneer>:
 80004fa:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 80009c8 <AllowPLLInitByStartup+0x92>
 80004fe:	b500      	push	{lr}
 8000500:	b081      	sub	sp, #4
 8000502:	4780      	blx	r0
 8000504:	b001      	add	sp, #4
 8000506:	bd00      	pop	{pc}

08000508 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000508:	e7fe      	b.n	8000508 <VADC0_G3_1_IRQHandler>

0800050a <VADC0_G3_1_IRQHandler_Veneer>:
 800050a:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 80009cc <AllowPLLInitByStartup+0x96>
 800050e:	b500      	push	{lr}
 8000510:	b081      	sub	sp, #4
 8000512:	4780      	blx	r0
 8000514:	b001      	add	sp, #4
 8000516:	bd00      	pop	{pc}

08000518 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000518:	e7fe      	b.n	8000518 <VADC0_G3_2_IRQHandler>

0800051a <VADC0_G3_2_IRQHandler_Veneer>:
 800051a:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 80009d0 <AllowPLLInitByStartup+0x9a>
 800051e:	b500      	push	{lr}
 8000520:	b081      	sub	sp, #4
 8000522:	4780      	blx	r0
 8000524:	b001      	add	sp, #4
 8000526:	bd00      	pop	{pc}

08000528 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000528:	e7fe      	b.n	8000528 <VADC0_G3_3_IRQHandler>

0800052a <VADC0_G3_3_IRQHandler_Veneer>:
 800052a:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 80009d4 <AllowPLLInitByStartup+0x9e>
 800052e:	b500      	push	{lr}
 8000530:	b081      	sub	sp, #4
 8000532:	4780      	blx	r0
 8000534:	b001      	add	sp, #4
 8000536:	bd00      	pop	{pc}

08000538 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000538:	e7fe      	b.n	8000538 <DSD0_0_IRQHandler>

0800053a <DSD0_0_IRQHandler_Veneer>:
 800053a:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 80009d8 <AllowPLLInitByStartup+0xa2>
 800053e:	b500      	push	{lr}
 8000540:	b081      	sub	sp, #4
 8000542:	4780      	blx	r0
 8000544:	b001      	add	sp, #4
 8000546:	bd00      	pop	{pc}

08000548 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000548:	e7fe      	b.n	8000548 <DSD0_1_IRQHandler>

0800054a <DSD0_1_IRQHandler_Veneer>:
 800054a:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 80009dc <AllowPLLInitByStartup+0xa6>
 800054e:	b500      	push	{lr}
 8000550:	b081      	sub	sp, #4
 8000552:	4780      	blx	r0
 8000554:	b001      	add	sp, #4
 8000556:	bd00      	pop	{pc}

08000558 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000558:	e7fe      	b.n	8000558 <DSD0_2_IRQHandler>

0800055a <DSD0_2_IRQHandler_Veneer>:
 800055a:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 80009e0 <AllowPLLInitByStartup+0xaa>
 800055e:	b500      	push	{lr}
 8000560:	b081      	sub	sp, #4
 8000562:	4780      	blx	r0
 8000564:	b001      	add	sp, #4
 8000566:	bd00      	pop	{pc}

08000568 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000568:	e7fe      	b.n	8000568 <DSD0_3_IRQHandler>

0800056a <DSD0_3_IRQHandler_Veneer>:
 800056a:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 80009e4 <AllowPLLInitByStartup+0xae>
 800056e:	b500      	push	{lr}
 8000570:	b081      	sub	sp, #4
 8000572:	4780      	blx	r0
 8000574:	b001      	add	sp, #4
 8000576:	bd00      	pop	{pc}

08000578 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000578:	e7fe      	b.n	8000578 <DSD0_4_IRQHandler>

0800057a <DSD0_4_IRQHandler_Veneer>:
 800057a:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 80009e8 <AllowPLLInitByStartup+0xb2>
 800057e:	b500      	push	{lr}
 8000580:	b081      	sub	sp, #4
 8000582:	4780      	blx	r0
 8000584:	b001      	add	sp, #4
 8000586:	bd00      	pop	{pc}

08000588 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000588:	e7fe      	b.n	8000588 <DSD0_5_IRQHandler>

0800058a <DSD0_5_IRQHandler_Veneer>:
 800058a:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 80009ec <AllowPLLInitByStartup+0xb6>
 800058e:	b500      	push	{lr}
 8000590:	b081      	sub	sp, #4
 8000592:	4780      	blx	r0
 8000594:	b001      	add	sp, #4
 8000596:	bd00      	pop	{pc}

08000598 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000598:	e7fe      	b.n	8000598 <DSD0_6_IRQHandler>

0800059a <DSD0_6_IRQHandler_Veneer>:
 800059a:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 80009f0 <AllowPLLInitByStartup+0xba>
 800059e:	b500      	push	{lr}
 80005a0:	b081      	sub	sp, #4
 80005a2:	4780      	blx	r0
 80005a4:	b001      	add	sp, #4
 80005a6:	bd00      	pop	{pc}

080005a8 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80005a8:	e7fe      	b.n	80005a8 <DSD0_7_IRQHandler>

080005aa <DSD0_7_IRQHandler_Veneer>:
 80005aa:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 80009f4 <AllowPLLInitByStartup+0xbe>
 80005ae:	b500      	push	{lr}
 80005b0:	b081      	sub	sp, #4
 80005b2:	4780      	blx	r0
 80005b4:	b001      	add	sp, #4
 80005b6:	bd00      	pop	{pc}

080005b8 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80005b8:	e7fe      	b.n	80005b8 <DAC0_0_IRQHandler>

080005ba <DAC0_0_IRQHandler_Veneer>:
 80005ba:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 80009f8 <AllowPLLInitByStartup+0xc2>
 80005be:	b500      	push	{lr}
 80005c0:	b081      	sub	sp, #4
 80005c2:	4780      	blx	r0
 80005c4:	b001      	add	sp, #4
 80005c6:	bd00      	pop	{pc}

080005c8 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80005c8:	e7fe      	b.n	80005c8 <DAC0_1_IRQHandler>

080005ca <DAC0_1_IRQHandler_Veneer>:
 80005ca:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 80009fc <AllowPLLInitByStartup+0xc6>
 80005ce:	b500      	push	{lr}
 80005d0:	b081      	sub	sp, #4
 80005d2:	4780      	blx	r0
 80005d4:	b001      	add	sp, #4
 80005d6:	bd00      	pop	{pc}

080005d8 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80005d8:	e7fe      	b.n	80005d8 <CCU40_0_IRQHandler>

080005da <CCU40_0_IRQHandler_Veneer>:
 80005da:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000a00 <AllowPLLInitByStartup+0xca>
 80005de:	b500      	push	{lr}
 80005e0:	b081      	sub	sp, #4
 80005e2:	4780      	blx	r0
 80005e4:	b001      	add	sp, #4
 80005e6:	bd00      	pop	{pc}

080005e8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80005e8:	e7fe      	b.n	80005e8 <CCU40_1_IRQHandler>

080005ea <CCU40_1_IRQHandler_Veneer>:
 80005ea:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000a04 <AllowPLLInitByStartup+0xce>
 80005ee:	b500      	push	{lr}
 80005f0:	b081      	sub	sp, #4
 80005f2:	4780      	blx	r0
 80005f4:	b001      	add	sp, #4
 80005f6:	bd00      	pop	{pc}

080005f8 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80005f8:	e7fe      	b.n	80005f8 <CCU40_2_IRQHandler>

080005fa <CCU40_2_IRQHandler_Veneer>:
 80005fa:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000a08 <AllowPLLInitByStartup+0xd2>
 80005fe:	b500      	push	{lr}
 8000600:	b081      	sub	sp, #4
 8000602:	4780      	blx	r0
 8000604:	b001      	add	sp, #4
 8000606:	bd00      	pop	{pc}

08000608 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000608:	e7fe      	b.n	8000608 <CCU40_3_IRQHandler>

0800060a <CCU40_3_IRQHandler_Veneer>:
 800060a:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000a0c <AllowPLLInitByStartup+0xd6>
 800060e:	b500      	push	{lr}
 8000610:	b081      	sub	sp, #4
 8000612:	4780      	blx	r0
 8000614:	b001      	add	sp, #4
 8000616:	bd00      	pop	{pc}

08000618 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000618:	e7fe      	b.n	8000618 <CCU41_0_IRQHandler>

0800061a <CCU41_0_IRQHandler_Veneer>:
 800061a:	48fd      	ldr	r0, [pc, #1012]	; (8000a10 <AllowPLLInitByStartup+0xda>)
 800061c:	b500      	push	{lr}
 800061e:	b081      	sub	sp, #4
 8000620:	4780      	blx	r0
 8000622:	b001      	add	sp, #4
 8000624:	bd00      	pop	{pc}

08000626 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000626:	e7fe      	b.n	8000626 <CCU41_1_IRQHandler>

08000628 <CCU41_1_IRQHandler_Veneer>:
 8000628:	48fa      	ldr	r0, [pc, #1000]	; (8000a14 <AllowPLLInitByStartup+0xde>)
 800062a:	b500      	push	{lr}
 800062c:	b081      	sub	sp, #4
 800062e:	4780      	blx	r0
 8000630:	b001      	add	sp, #4
 8000632:	bd00      	pop	{pc}

08000634 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000634:	e7fe      	b.n	8000634 <CCU41_2_IRQHandler>

08000636 <CCU41_2_IRQHandler_Veneer>:
 8000636:	48f8      	ldr	r0, [pc, #992]	; (8000a18 <AllowPLLInitByStartup+0xe2>)
 8000638:	b500      	push	{lr}
 800063a:	b081      	sub	sp, #4
 800063c:	4780      	blx	r0
 800063e:	b001      	add	sp, #4
 8000640:	bd00      	pop	{pc}

08000642 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000642:	e7fe      	b.n	8000642 <CCU41_3_IRQHandler>

08000644 <CCU41_3_IRQHandler_Veneer>:
 8000644:	48f5      	ldr	r0, [pc, #980]	; (8000a1c <AllowPLLInitByStartup+0xe6>)
 8000646:	b500      	push	{lr}
 8000648:	b081      	sub	sp, #4
 800064a:	4780      	blx	r0
 800064c:	b001      	add	sp, #4
 800064e:	bd00      	pop	{pc}

08000650 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000650:	e7fe      	b.n	8000650 <CCU42_0_IRQHandler>

08000652 <CCU42_0_IRQHandler_Veneer>:
 8000652:	48f3      	ldr	r0, [pc, #972]	; (8000a20 <AllowPLLInitByStartup+0xea>)
 8000654:	b500      	push	{lr}
 8000656:	b081      	sub	sp, #4
 8000658:	4780      	blx	r0
 800065a:	b001      	add	sp, #4
 800065c:	bd00      	pop	{pc}

0800065e <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800065e:	e7fe      	b.n	800065e <CCU42_1_IRQHandler>

08000660 <CCU42_1_IRQHandler_Veneer>:
 8000660:	48f0      	ldr	r0, [pc, #960]	; (8000a24 <AllowPLLInitByStartup+0xee>)
 8000662:	b500      	push	{lr}
 8000664:	b081      	sub	sp, #4
 8000666:	4780      	blx	r0
 8000668:	b001      	add	sp, #4
 800066a:	bd00      	pop	{pc}

0800066c <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800066c:	e7fe      	b.n	800066c <CCU42_2_IRQHandler>

0800066e <CCU42_2_IRQHandler_Veneer>:
 800066e:	48ee      	ldr	r0, [pc, #952]	; (8000a28 <AllowPLLInitByStartup+0xf2>)
 8000670:	b500      	push	{lr}
 8000672:	b081      	sub	sp, #4
 8000674:	4780      	blx	r0
 8000676:	b001      	add	sp, #4
 8000678:	bd00      	pop	{pc}

0800067a <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800067a:	e7fe      	b.n	800067a <CCU42_3_IRQHandler>

0800067c <CCU42_3_IRQHandler_Veneer>:
 800067c:	48eb      	ldr	r0, [pc, #940]	; (8000a2c <AllowPLLInitByStartup+0xf6>)
 800067e:	b500      	push	{lr}
 8000680:	b081      	sub	sp, #4
 8000682:	4780      	blx	r0
 8000684:	b001      	add	sp, #4
 8000686:	bd00      	pop	{pc}

08000688 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000688:	e7fe      	b.n	8000688 <CCU43_0_IRQHandler>

0800068a <CCU43_0_IRQHandler_Veneer>:
 800068a:	48e9      	ldr	r0, [pc, #932]	; (8000a30 <AllowPLLInitByStartup+0xfa>)
 800068c:	b500      	push	{lr}
 800068e:	b081      	sub	sp, #4
 8000690:	4780      	blx	r0
 8000692:	b001      	add	sp, #4
 8000694:	bd00      	pop	{pc}

08000696 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000696:	e7fe      	b.n	8000696 <CCU43_1_IRQHandler>

08000698 <CCU43_1_IRQHandler_Veneer>:
 8000698:	48e6      	ldr	r0, [pc, #920]	; (8000a34 <AllowPLLInitByStartup+0xfe>)
 800069a:	b500      	push	{lr}
 800069c:	b081      	sub	sp, #4
 800069e:	4780      	blx	r0
 80006a0:	b001      	add	sp, #4
 80006a2:	bd00      	pop	{pc}

080006a4 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80006a4:	e7fe      	b.n	80006a4 <CCU43_2_IRQHandler>

080006a6 <CCU43_2_IRQHandler_Veneer>:
 80006a6:	48e4      	ldr	r0, [pc, #912]	; (8000a38 <AllowPLLInitByStartup+0x102>)
 80006a8:	b500      	push	{lr}
 80006aa:	b081      	sub	sp, #4
 80006ac:	4780      	blx	r0
 80006ae:	b001      	add	sp, #4
 80006b0:	bd00      	pop	{pc}

080006b2 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80006b2:	e7fe      	b.n	80006b2 <CCU43_3_IRQHandler>

080006b4 <CCU43_3_IRQHandler_Veneer>:
 80006b4:	48e1      	ldr	r0, [pc, #900]	; (8000a3c <AllowPLLInitByStartup+0x106>)
 80006b6:	b500      	push	{lr}
 80006b8:	b081      	sub	sp, #4
 80006ba:	4780      	blx	r0
 80006bc:	b001      	add	sp, #4
 80006be:	bd00      	pop	{pc}

080006c0 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80006c0:	e7fe      	b.n	80006c0 <CCU80_0_IRQHandler>

080006c2 <CCU80_0_IRQHandler_Veneer>:
 80006c2:	48df      	ldr	r0, [pc, #892]	; (8000a40 <AllowPLLInitByStartup+0x10a>)
 80006c4:	b500      	push	{lr}
 80006c6:	b081      	sub	sp, #4
 80006c8:	4780      	blx	r0
 80006ca:	b001      	add	sp, #4
 80006cc:	bd00      	pop	{pc}

080006ce <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80006ce:	e7fe      	b.n	80006ce <CCU80_1_IRQHandler>

080006d0 <CCU80_1_IRQHandler_Veneer>:
 80006d0:	48dc      	ldr	r0, [pc, #880]	; (8000a44 <AllowPLLInitByStartup+0x10e>)
 80006d2:	b500      	push	{lr}
 80006d4:	b081      	sub	sp, #4
 80006d6:	4780      	blx	r0
 80006d8:	b001      	add	sp, #4
 80006da:	bd00      	pop	{pc}

080006dc <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80006dc:	e7fe      	b.n	80006dc <CCU80_2_IRQHandler>

080006de <CCU80_2_IRQHandler_Veneer>:
 80006de:	48da      	ldr	r0, [pc, #872]	; (8000a48 <AllowPLLInitByStartup+0x112>)
 80006e0:	b500      	push	{lr}
 80006e2:	b081      	sub	sp, #4
 80006e4:	4780      	blx	r0
 80006e6:	b001      	add	sp, #4
 80006e8:	bd00      	pop	{pc}

080006ea <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80006ea:	e7fe      	b.n	80006ea <CCU80_3_IRQHandler>

080006ec <CCU80_3_IRQHandler_Veneer>:
 80006ec:	48d7      	ldr	r0, [pc, #860]	; (8000a4c <AllowPLLInitByStartup+0x116>)
 80006ee:	b500      	push	{lr}
 80006f0:	b081      	sub	sp, #4
 80006f2:	4780      	blx	r0
 80006f4:	b001      	add	sp, #4
 80006f6:	bd00      	pop	{pc}

080006f8 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80006f8:	e7fe      	b.n	80006f8 <CCU81_0_IRQHandler>

080006fa <CCU81_0_IRQHandler_Veneer>:
 80006fa:	48d5      	ldr	r0, [pc, #852]	; (8000a50 <AllowPLLInitByStartup+0x11a>)
 80006fc:	b500      	push	{lr}
 80006fe:	b081      	sub	sp, #4
 8000700:	4780      	blx	r0
 8000702:	b001      	add	sp, #4
 8000704:	bd00      	pop	{pc}

08000706 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000706:	e7fe      	b.n	8000706 <CCU81_1_IRQHandler>

08000708 <CCU81_1_IRQHandler_Veneer>:
 8000708:	48d2      	ldr	r0, [pc, #840]	; (8000a54 <AllowPLLInitByStartup+0x11e>)
 800070a:	b500      	push	{lr}
 800070c:	b081      	sub	sp, #4
 800070e:	4780      	blx	r0
 8000710:	b001      	add	sp, #4
 8000712:	bd00      	pop	{pc}

08000714 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000714:	e7fe      	b.n	8000714 <CCU81_2_IRQHandler>

08000716 <CCU81_2_IRQHandler_Veneer>:
 8000716:	48d0      	ldr	r0, [pc, #832]	; (8000a58 <AllowPLLInitByStartup+0x122>)
 8000718:	b500      	push	{lr}
 800071a:	b081      	sub	sp, #4
 800071c:	4780      	blx	r0
 800071e:	b001      	add	sp, #4
 8000720:	bd00      	pop	{pc}

08000722 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000722:	e7fe      	b.n	8000722 <CCU81_3_IRQHandler>

08000724 <CCU81_3_IRQHandler_Veneer>:
 8000724:	48cd      	ldr	r0, [pc, #820]	; (8000a5c <AllowPLLInitByStartup+0x126>)
 8000726:	b500      	push	{lr}
 8000728:	b081      	sub	sp, #4
 800072a:	4780      	blx	r0
 800072c:	b001      	add	sp, #4
 800072e:	bd00      	pop	{pc}

08000730 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000730:	e7fe      	b.n	8000730 <POSIF0_0_IRQHandler>

08000732 <POSIF0_0_IRQHandler_Veneer>:
 8000732:	48cb      	ldr	r0, [pc, #812]	; (8000a60 <AllowPLLInitByStartup+0x12a>)
 8000734:	b500      	push	{lr}
 8000736:	b081      	sub	sp, #4
 8000738:	4780      	blx	r0
 800073a:	b001      	add	sp, #4
 800073c:	bd00      	pop	{pc}

0800073e <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800073e:	e7fe      	b.n	800073e <POSIF0_1_IRQHandler>

08000740 <POSIF0_1_IRQHandler_Veneer>:
 8000740:	48c8      	ldr	r0, [pc, #800]	; (8000a64 <AllowPLLInitByStartup+0x12e>)
 8000742:	b500      	push	{lr}
 8000744:	b081      	sub	sp, #4
 8000746:	4780      	blx	r0
 8000748:	b001      	add	sp, #4
 800074a:	bd00      	pop	{pc}

0800074c <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800074c:	e7fe      	b.n	800074c <POSIF1_0_IRQHandler>

0800074e <POSIF1_0_IRQHandler_Veneer>:
 800074e:	48c6      	ldr	r0, [pc, #792]	; (8000a68 <AllowPLLInitByStartup+0x132>)
 8000750:	b500      	push	{lr}
 8000752:	b081      	sub	sp, #4
 8000754:	4780      	blx	r0
 8000756:	b001      	add	sp, #4
 8000758:	bd00      	pop	{pc}

0800075a <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800075a:	e7fe      	b.n	800075a <POSIF1_1_IRQHandler>

0800075c <POSIF1_1_IRQHandler_Veneer>:
 800075c:	48c3      	ldr	r0, [pc, #780]	; (8000a6c <AllowPLLInitByStartup+0x136>)
 800075e:	b500      	push	{lr}
 8000760:	b081      	sub	sp, #4
 8000762:	4780      	blx	r0
 8000764:	b001      	add	sp, #4
 8000766:	bd00      	pop	{pc}

08000768 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000768:	e7fe      	b.n	8000768 <CAN0_0_IRQHandler>

0800076a <CAN0_0_IRQHandler_Veneer>:
 800076a:	48c1      	ldr	r0, [pc, #772]	; (8000a70 <AllowPLLInitByStartup+0x13a>)
 800076c:	b500      	push	{lr}
 800076e:	b081      	sub	sp, #4
 8000770:	4780      	blx	r0
 8000772:	b001      	add	sp, #4
 8000774:	bd00      	pop	{pc}

08000776 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000776:	e7fe      	b.n	8000776 <CAN0_1_IRQHandler>

08000778 <CAN0_1_IRQHandler_Veneer>:
 8000778:	48be      	ldr	r0, [pc, #760]	; (8000a74 <AllowPLLInitByStartup+0x13e>)
 800077a:	b500      	push	{lr}
 800077c:	b081      	sub	sp, #4
 800077e:	4780      	blx	r0
 8000780:	b001      	add	sp, #4
 8000782:	bd00      	pop	{pc}

08000784 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000784:	e7fe      	b.n	8000784 <CAN0_2_IRQHandler>

08000786 <CAN0_2_IRQHandler_Veneer>:
 8000786:	48bc      	ldr	r0, [pc, #752]	; (8000a78 <AllowPLLInitByStartup+0x142>)
 8000788:	b500      	push	{lr}
 800078a:	b081      	sub	sp, #4
 800078c:	4780      	blx	r0
 800078e:	b001      	add	sp, #4
 8000790:	bd00      	pop	{pc}

08000792 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000792:	e7fe      	b.n	8000792 <CAN0_3_IRQHandler>

08000794 <CAN0_3_IRQHandler_Veneer>:
 8000794:	48b9      	ldr	r0, [pc, #740]	; (8000a7c <AllowPLLInitByStartup+0x146>)
 8000796:	b500      	push	{lr}
 8000798:	b081      	sub	sp, #4
 800079a:	4780      	blx	r0
 800079c:	b001      	add	sp, #4
 800079e:	bd00      	pop	{pc}

080007a0 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80007a0:	e7fe      	b.n	80007a0 <CAN0_4_IRQHandler>

080007a2 <CAN0_4_IRQHandler_Veneer>:
 80007a2:	48b7      	ldr	r0, [pc, #732]	; (8000a80 <AllowPLLInitByStartup+0x14a>)
 80007a4:	b500      	push	{lr}
 80007a6:	b081      	sub	sp, #4
 80007a8:	4780      	blx	r0
 80007aa:	b001      	add	sp, #4
 80007ac:	bd00      	pop	{pc}

080007ae <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80007ae:	e7fe      	b.n	80007ae <CAN0_5_IRQHandler>

080007b0 <CAN0_5_IRQHandler_Veneer>:
 80007b0:	48b4      	ldr	r0, [pc, #720]	; (8000a84 <AllowPLLInitByStartup+0x14e>)
 80007b2:	b500      	push	{lr}
 80007b4:	b081      	sub	sp, #4
 80007b6:	4780      	blx	r0
 80007b8:	b001      	add	sp, #4
 80007ba:	bd00      	pop	{pc}

080007bc <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80007bc:	e7fe      	b.n	80007bc <CAN0_6_IRQHandler>

080007be <CAN0_6_IRQHandler_Veneer>:
 80007be:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <AllowPLLInitByStartup+0x152>)
 80007c0:	b500      	push	{lr}
 80007c2:	b081      	sub	sp, #4
 80007c4:	4780      	blx	r0
 80007c6:	b001      	add	sp, #4
 80007c8:	bd00      	pop	{pc}

080007ca <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80007ca:	e7fe      	b.n	80007ca <CAN0_7_IRQHandler>

080007cc <CAN0_7_IRQHandler_Veneer>:
 80007cc:	48af      	ldr	r0, [pc, #700]	; (8000a8c <AllowPLLInitByStartup+0x156>)
 80007ce:	b500      	push	{lr}
 80007d0:	b081      	sub	sp, #4
 80007d2:	4780      	blx	r0
 80007d4:	b001      	add	sp, #4
 80007d6:	bd00      	pop	{pc}

080007d8 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80007d8:	e7fe      	b.n	80007d8 <USIC0_0_IRQHandler>

080007da <USIC0_0_IRQHandler_Veneer>:
 80007da:	48ad      	ldr	r0, [pc, #692]	; (8000a90 <AllowPLLInitByStartup+0x15a>)
 80007dc:	b500      	push	{lr}
 80007de:	b081      	sub	sp, #4
 80007e0:	4780      	blx	r0
 80007e2:	b001      	add	sp, #4
 80007e4:	bd00      	pop	{pc}

080007e6 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80007e6:	e7fe      	b.n	80007e6 <USIC0_1_IRQHandler>

080007e8 <USIC0_1_IRQHandler_Veneer>:
 80007e8:	48aa      	ldr	r0, [pc, #680]	; (8000a94 <AllowPLLInitByStartup+0x15e>)
 80007ea:	b500      	push	{lr}
 80007ec:	b081      	sub	sp, #4
 80007ee:	4780      	blx	r0
 80007f0:	b001      	add	sp, #4
 80007f2:	bd00      	pop	{pc}

080007f4 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80007f4:	e7fe      	b.n	80007f4 <USIC0_2_IRQHandler>

080007f6 <USIC0_2_IRQHandler_Veneer>:
 80007f6:	48a8      	ldr	r0, [pc, #672]	; (8000a98 <AllowPLLInitByStartup+0x162>)
 80007f8:	b500      	push	{lr}
 80007fa:	b081      	sub	sp, #4
 80007fc:	4780      	blx	r0
 80007fe:	b001      	add	sp, #4
 8000800:	bd00      	pop	{pc}

08000802 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000802:	e7fe      	b.n	8000802 <USIC0_3_IRQHandler>

08000804 <USIC0_3_IRQHandler_Veneer>:
 8000804:	48a5      	ldr	r0, [pc, #660]	; (8000a9c <AllowPLLInitByStartup+0x166>)
 8000806:	b500      	push	{lr}
 8000808:	b081      	sub	sp, #4
 800080a:	4780      	blx	r0
 800080c:	b001      	add	sp, #4
 800080e:	bd00      	pop	{pc}

08000810 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000810:	e7fe      	b.n	8000810 <USIC0_4_IRQHandler>

08000812 <USIC0_4_IRQHandler_Veneer>:
 8000812:	48a3      	ldr	r0, [pc, #652]	; (8000aa0 <AllowPLLInitByStartup+0x16a>)
 8000814:	b500      	push	{lr}
 8000816:	b081      	sub	sp, #4
 8000818:	4780      	blx	r0
 800081a:	b001      	add	sp, #4
 800081c:	bd00      	pop	{pc}

0800081e <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800081e:	e7fe      	b.n	800081e <USIC0_5_IRQHandler>

08000820 <USIC0_5_IRQHandler_Veneer>:
 8000820:	48a0      	ldr	r0, [pc, #640]	; (8000aa4 <AllowPLLInitByStartup+0x16e>)
 8000822:	b500      	push	{lr}
 8000824:	b081      	sub	sp, #4
 8000826:	4780      	blx	r0
 8000828:	b001      	add	sp, #4
 800082a:	bd00      	pop	{pc}

0800082c <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800082c:	e7fe      	b.n	800082c <USIC1_0_IRQHandler>

0800082e <USIC1_0_IRQHandler_Veneer>:
 800082e:	489e      	ldr	r0, [pc, #632]	; (8000aa8 <AllowPLLInitByStartup+0x172>)
 8000830:	b500      	push	{lr}
 8000832:	b081      	sub	sp, #4
 8000834:	4780      	blx	r0
 8000836:	b001      	add	sp, #4
 8000838:	bd00      	pop	{pc}

0800083a <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800083a:	e7fe      	b.n	800083a <USIC1_1_IRQHandler>

0800083c <USIC1_1_IRQHandler_Veneer>:
 800083c:	489b      	ldr	r0, [pc, #620]	; (8000aac <AllowPLLInitByStartup+0x176>)
 800083e:	b500      	push	{lr}
 8000840:	b081      	sub	sp, #4
 8000842:	4780      	blx	r0
 8000844:	b001      	add	sp, #4
 8000846:	bd00      	pop	{pc}

08000848 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000848:	e7fe      	b.n	8000848 <USIC1_2_IRQHandler>

0800084a <USIC1_2_IRQHandler_Veneer>:
 800084a:	4899      	ldr	r0, [pc, #612]	; (8000ab0 <AllowPLLInitByStartup+0x17a>)
 800084c:	b500      	push	{lr}
 800084e:	b081      	sub	sp, #4
 8000850:	4780      	blx	r0
 8000852:	b001      	add	sp, #4
 8000854:	bd00      	pop	{pc}

08000856 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000856:	e7fe      	b.n	8000856 <USIC1_3_IRQHandler>

08000858 <USIC1_3_IRQHandler_Veneer>:
 8000858:	4896      	ldr	r0, [pc, #600]	; (8000ab4 <AllowPLLInitByStartup+0x17e>)
 800085a:	b500      	push	{lr}
 800085c:	b081      	sub	sp, #4
 800085e:	4780      	blx	r0
 8000860:	b001      	add	sp, #4
 8000862:	bd00      	pop	{pc}

08000864 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000864:	e7fe      	b.n	8000864 <USIC1_4_IRQHandler>

08000866 <USIC1_4_IRQHandler_Veneer>:
 8000866:	4894      	ldr	r0, [pc, #592]	; (8000ab8 <AllowPLLInitByStartup+0x182>)
 8000868:	b500      	push	{lr}
 800086a:	b081      	sub	sp, #4
 800086c:	4780      	blx	r0
 800086e:	b001      	add	sp, #4
 8000870:	bd00      	pop	{pc}

08000872 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000872:	e7fe      	b.n	8000872 <USIC1_5_IRQHandler>

08000874 <USIC1_5_IRQHandler_Veneer>:
 8000874:	4891      	ldr	r0, [pc, #580]	; (8000abc <AllowPLLInitByStartup+0x186>)
 8000876:	b500      	push	{lr}
 8000878:	b081      	sub	sp, #4
 800087a:	4780      	blx	r0
 800087c:	b001      	add	sp, #4
 800087e:	bd00      	pop	{pc}

08000880 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000880:	e7fe      	b.n	8000880 <USIC2_0_IRQHandler>

08000882 <USIC2_0_IRQHandler_Veneer>:
 8000882:	488f      	ldr	r0, [pc, #572]	; (8000ac0 <AllowPLLInitByStartup+0x18a>)
 8000884:	b500      	push	{lr}
 8000886:	b081      	sub	sp, #4
 8000888:	4780      	blx	r0
 800088a:	b001      	add	sp, #4
 800088c:	bd00      	pop	{pc}

0800088e <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800088e:	e7fe      	b.n	800088e <USIC2_1_IRQHandler>

08000890 <USIC2_1_IRQHandler_Veneer>:
 8000890:	488c      	ldr	r0, [pc, #560]	; (8000ac4 <AllowPLLInitByStartup+0x18e>)
 8000892:	b500      	push	{lr}
 8000894:	b081      	sub	sp, #4
 8000896:	4780      	blx	r0
 8000898:	b001      	add	sp, #4
 800089a:	bd00      	pop	{pc}

0800089c <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800089c:	e7fe      	b.n	800089c <USIC2_2_IRQHandler>

0800089e <USIC2_2_IRQHandler_Veneer>:
 800089e:	488a      	ldr	r0, [pc, #552]	; (8000ac8 <AllowPLLInitByStartup+0x192>)
 80008a0:	b500      	push	{lr}
 80008a2:	b081      	sub	sp, #4
 80008a4:	4780      	blx	r0
 80008a6:	b001      	add	sp, #4
 80008a8:	bd00      	pop	{pc}

080008aa <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80008aa:	e7fe      	b.n	80008aa <USIC2_3_IRQHandler>

080008ac <USIC2_3_IRQHandler_Veneer>:
 80008ac:	4887      	ldr	r0, [pc, #540]	; (8000acc <AllowPLLInitByStartup+0x196>)
 80008ae:	b500      	push	{lr}
 80008b0:	b081      	sub	sp, #4
 80008b2:	4780      	blx	r0
 80008b4:	b001      	add	sp, #4
 80008b6:	bd00      	pop	{pc}

080008b8 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80008b8:	e7fe      	b.n	80008b8 <USIC2_4_IRQHandler>

080008ba <USIC2_4_IRQHandler_Veneer>:
 80008ba:	4885      	ldr	r0, [pc, #532]	; (8000ad0 <AllowPLLInitByStartup+0x19a>)
 80008bc:	b500      	push	{lr}
 80008be:	b081      	sub	sp, #4
 80008c0:	4780      	blx	r0
 80008c2:	b001      	add	sp, #4
 80008c4:	bd00      	pop	{pc}

080008c6 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80008c6:	e7fe      	b.n	80008c6 <USIC2_5_IRQHandler>

080008c8 <USIC2_5_IRQHandler_Veneer>:
 80008c8:	4882      	ldr	r0, [pc, #520]	; (8000ad4 <AllowPLLInitByStartup+0x19e>)
 80008ca:	b500      	push	{lr}
 80008cc:	b081      	sub	sp, #4
 80008ce:	4780      	blx	r0
 80008d0:	b001      	add	sp, #4
 80008d2:	bd00      	pop	{pc}

080008d4 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80008d4:	e7fe      	b.n	80008d4 <LEDTS0_0_IRQHandler>

080008d6 <LEDTS0_0_IRQHandler_Veneer>:
 80008d6:	4880      	ldr	r0, [pc, #512]	; (8000ad8 <AllowPLLInitByStartup+0x1a2>)
 80008d8:	b500      	push	{lr}
 80008da:	b081      	sub	sp, #4
 80008dc:	4780      	blx	r0
 80008de:	b001      	add	sp, #4
 80008e0:	bd00      	pop	{pc}

080008e2 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80008e2:	e7fe      	b.n	80008e2 <FCE0_0_IRQHandler>

080008e4 <FCE0_0_IRQHandler_Veneer>:
 80008e4:	487d      	ldr	r0, [pc, #500]	; (8000adc <AllowPLLInitByStartup+0x1a6>)
 80008e6:	b500      	push	{lr}
 80008e8:	b081      	sub	sp, #4
 80008ea:	4780      	blx	r0
 80008ec:	b001      	add	sp, #4
 80008ee:	bd00      	pop	{pc}

080008f0 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80008f0:	e7fe      	b.n	80008f0 <GPDMA0_0_IRQHandler>

080008f2 <GPDMA0_0_IRQHandler_Veneer>:
 80008f2:	487b      	ldr	r0, [pc, #492]	; (8000ae0 <AllowPLLInitByStartup+0x1aa>)
 80008f4:	b500      	push	{lr}
 80008f6:	b081      	sub	sp, #4
 80008f8:	4780      	blx	r0
 80008fa:	b001      	add	sp, #4
 80008fc:	bd00      	pop	{pc}

080008fe <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80008fe:	e7fe      	b.n	80008fe <SDMMC0_0_IRQHandler>

08000900 <SDMMC0_0_IRQHandler_Veneer>:
 8000900:	4878      	ldr	r0, [pc, #480]	; (8000ae4 <AllowPLLInitByStartup+0x1ae>)
 8000902:	b500      	push	{lr}
 8000904:	b081      	sub	sp, #4
 8000906:	4780      	blx	r0
 8000908:	b001      	add	sp, #4
 800090a:	bd00      	pop	{pc}

0800090c <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800090c:	e7fe      	b.n	800090c <USB0_0_IRQHandler>

0800090e <USB0_0_IRQHandler_Veneer>:
 800090e:	4876      	ldr	r0, [pc, #472]	; (8000ae8 <AllowPLLInitByStartup+0x1b2>)
 8000910:	b500      	push	{lr}
 8000912:	b081      	sub	sp, #4
 8000914:	4780      	blx	r0
 8000916:	b001      	add	sp, #4
 8000918:	bd00      	pop	{pc}

0800091a <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 800091a:	e7fe      	b.n	800091a <ETH0_0_IRQHandler>

0800091c <ETH0_0_IRQHandler_Veneer>:
 800091c:	4873      	ldr	r0, [pc, #460]	; (8000aec <AllowPLLInitByStartup+0x1b6>)
 800091e:	b500      	push	{lr}
 8000920:	b081      	sub	sp, #4
 8000922:	4780      	blx	r0
 8000924:	b001      	add	sp, #4
 8000926:	bd00      	pop	{pc}

08000928 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000928:	e7fe      	b.n	8000928 <GPDMA1_0_IRQHandler>

0800092a <GPDMA1_0_IRQHandler_Veneer>:
 800092a:	4871      	ldr	r0, [pc, #452]	; (8000af0 <AllowPLLInitByStartup+0x1ba>)
 800092c:	b500      	push	{lr}
 800092e:	b081      	sub	sp, #4
 8000930:	4780      	blx	r0
 8000932:	b001      	add	sp, #4
 8000934:	bd00      	pop	{pc}

08000936 <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000936:	f04f 0001 	mov.w	r0, #1
    BX LR
 800093a:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800093c:	080002c9 	.word	0x080002c9
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000940:	080002d9 	.word	0x080002d9
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000944:	080002e9 	.word	0x080002e9
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000948:	080002f9 	.word	0x080002f9
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 800094c:	08000309 	.word	0x08000309
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000950:	08000319 	.word	0x08000319
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000954:	08000329 	.word	0x08000329
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000958:	08000339 	.word	0x08000339
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800095c:	08000349 	.word	0x08000349
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000960:	08000359 	.word	0x08000359
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000964:	08000369 	.word	0x08000369
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000968:	08000379 	.word	0x08000379
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800096c:	08000389 	.word	0x08000389
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000970:	08001255 	.word	0x08001255
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000974:	080003a9 	.word	0x080003a9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000978:	080003b9 	.word	0x080003b9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800097c:	080003c9 	.word	0x080003c9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000980:	080003d9 	.word	0x080003d9
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000984:	080003e9 	.word	0x080003e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000988:	080003f9 	.word	0x080003f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 800098c:	08000409 	.word	0x08000409
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000990:	08000419 	.word	0x08000419
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000994:	08000429 	.word	0x08000429
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000998:	08000439 	.word	0x08000439
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800099c:	08000449 	.word	0x08000449
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80009a0:	08000459 	.word	0x08000459
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80009a4:	08000469 	.word	0x08000469
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80009a8:	08000479 	.word	0x08000479
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 80009ac:	08000489 	.word	0x08000489
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 80009b0:	08000499 	.word	0x08000499
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80009b4:	080004a9 	.word	0x080004a9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80009b8:	080004b9 	.word	0x080004b9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80009bc:	080004c9 	.word	0x080004c9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80009c0:	080004d9 	.word	0x080004d9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80009c4:	080004e9 	.word	0x080004e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80009c8:	080004f9 	.word	0x080004f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80009cc:	08000509 	.word	0x08000509
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80009d0:	08000519 	.word	0x08000519
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80009d4:	08000529 	.word	0x08000529
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80009d8:	08000539 	.word	0x08000539
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80009dc:	08000549 	.word	0x08000549
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80009e0:	08000559 	.word	0x08000559
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80009e4:	08000569 	.word	0x08000569
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80009e8:	08000579 	.word	0x08000579
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80009ec:	08000589 	.word	0x08000589
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80009f0:	08000599 	.word	0x08000599
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80009f4:	080005a9 	.word	0x080005a9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80009f8:	080005b9 	.word	0x080005b9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80009fc:	080005c9 	.word	0x080005c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000a00:	080005d9 	.word	0x080005d9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000a04:	080005e9 	.word	0x080005e9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000a08:	080005f9 	.word	0x080005f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000a0c:	08000609 	.word	0x08000609
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000a10:	08000619 	.word	0x08000619
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000a14:	08000627 	.word	0x08000627
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000a18:	08000635 	.word	0x08000635
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000a1c:	08000643 	.word	0x08000643
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000a20:	08000651 	.word	0x08000651
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000a24:	0800065f 	.word	0x0800065f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000a28:	0800066d 	.word	0x0800066d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000a2c:	0800067b 	.word	0x0800067b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000a30:	08000689 	.word	0x08000689
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000a34:	08000697 	.word	0x08000697
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000a38:	080006a5 	.word	0x080006a5
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000a3c:	080006b3 	.word	0x080006b3
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000a40:	080006c1 	.word	0x080006c1
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000a44:	080006cf 	.word	0x080006cf
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000a48:	080006dd 	.word	0x080006dd
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000a4c:	080006eb 	.word	0x080006eb
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000a50:	080006f9 	.word	0x080006f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000a54:	08000707 	.word	0x08000707
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000a58:	08000715 	.word	0x08000715
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000a5c:	08000723 	.word	0x08000723
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000a60:	08000731 	.word	0x08000731
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000a64:	0800073f 	.word	0x0800073f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000a68:	0800074d 	.word	0x0800074d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000a6c:	0800075b 	.word	0x0800075b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000a70:	08000769 	.word	0x08000769
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000a74:	08000777 	.word	0x08000777
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000a78:	08000785 	.word	0x08000785
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000a7c:	08000793 	.word	0x08000793
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000a80:	080007a1 	.word	0x080007a1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000a84:	080007af 	.word	0x080007af
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000a88:	080007bd 	.word	0x080007bd
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000a8c:	080007cb 	.word	0x080007cb
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000a90:	080007d9 	.word	0x080007d9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000a94:	080007e7 	.word	0x080007e7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000a98:	080007f5 	.word	0x080007f5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000a9c:	08000803 	.word	0x08000803
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000aa0:	08000811 	.word	0x08000811
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000aa4:	0800081f 	.word	0x0800081f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000aa8:	0800082d 	.word	0x0800082d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000aac:	0800083b 	.word	0x0800083b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000ab0:	08000849 	.word	0x08000849
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000ab4:	08000857 	.word	0x08000857
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000ab8:	08000865 	.word	0x08000865
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000abc:	08000873 	.word	0x08000873
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000ac0:	08000881 	.word	0x08000881
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000ac4:	0800088f 	.word	0x0800088f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000ac8:	0800089d 	.word	0x0800089d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000acc:	080008ab 	.word	0x080008ab
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000ad0:	080008b9 	.word	0x080008b9
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000ad4:	080008c7 	.word	0x080008c7
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ad8:	080008d5 	.word	0x080008d5
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000adc:	080008e3 	.word	0x080008e3
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000ae0:	080008f1 	.word	0x080008f1
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ae4:	080008ff 	.word	0x080008ff
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ae8:	0800090d 	.word	0x0800090d
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000aec:	0800091b 	.word	0x0800091b
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000af0:	08000929 	.word	0x08000929

08000af4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000afa:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000afe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b02:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b06:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b0a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000b0e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000b12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000b16:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000b1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b1e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b22:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b26:	6952      	ldr	r2, [r2, #20]
 8000b28:	f022 0208 	bic.w	r2, r2, #8
 8000b2c:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b3a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000b3e:	6852      	ldr	r2, [r2, #4]
 8000b40:	f022 0201 	bic.w	r2, r2, #1
 8000b44:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000b46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b4a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b52:	f103 0314 	add.w	r3, r3, #20
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f023 030f 	bic.w	r3, r3, #15
 8000b60:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f043 0303 	orr.w	r3, r3, #3
 8000b68:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000b6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b6e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b78:	f103 0314 	add.w	r3, r3, #20
 8000b7c:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000b7e:	f000 f8ab 	bl	8000cd8 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000b82:	f000 f805 	bl	8000b90 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000b86:	f107 0708 	add.w	r7, r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop

08000b90 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000b96:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000b9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba4:	f040 8089 	bne.w	8000cba <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000ba8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f000 8088 	beq.w	8000ccc <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000bbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000bca:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000bce:	f103 0301 	add.w	r3, r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000bd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000be2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000be6:	f103 0301 	add.w	r3, r3, #1
 8000bea:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000bec:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bf0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000bfa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000bfe:	f103 0301 	add.w	r3, r3, #1
 8000c02:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000c04:	f244 7310 	movw	r3, #18192	; 0x4710
 8000c08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d028      	beq.n	8000c68 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000c16:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000c1a:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c24:	68ba      	ldr	r2, [r7, #8]
 8000c26:	fb02 f303 	mul.w	r3, r2, r3
 8000c2a:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c34:	f240 0300 	movw	r3, #0
 8000c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3c:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c3e:	f240 0300 	movw	r3, #0
 8000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c50:	68db      	ldr	r3, [r3, #12]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	f103 0301 	add.w	r3, r3, #1
 8000c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c5c:	f240 0300 	movw	r3, #0
 8000c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	e031      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000c68:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000c6c:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	fb02 f303 	mul.w	r3, r2, r3
 8000c7c:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c86:	f240 0300 	movw	r3, #0
 8000c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c8e:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c90:	f240 0300 	movw	r3, #0
 8000c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	f103 0301 	add.w	r3, r3, #1
 8000caa:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cae:	f240 0300 	movw	r3, #0
 8000cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	e008      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000cba:	f240 0300 	movw	r3, #0
 8000cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc2:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000cc6:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000cca:	601a      	str	r2, [r3, #0]
}


}
 8000ccc:	f107 0714 	add.w	r7, r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000cde:	f7ff fe2a 	bl	8000936 <AllowPLLInitByStartup>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f000 8255 	beq.w	8001194 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000cea:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cf2:	685a      	ldr	r2, [r3, #4]
 8000cf4:	f04f 0302 	mov.w	r3, #2
 8000cf8:	f2c0 0301 	movt	r3, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d00d      	beq.n	8000d1e <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000d02:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d0a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d12:	6852      	ldr	r2, [r2, #4]
 8000d14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d18:	f022 0202 	bic.w	r2, r2, #2
 8000d1c:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000d1e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d072      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000d30:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d38:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d3c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d40:	6852      	ldr	r2, [r2, #4]
 8000d42:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d46:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000d48:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d50:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d54:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d58:	6852      	ldr	r2, [r2, #4]
 8000d5a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000d5e:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000d60:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d68:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d70:	68d2      	ldr	r2, [r2, #12]
 8000d72:	f022 0201 	bic.w	r2, r2, #1
 8000d76:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000d78:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d80:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d88:	6852      	ldr	r2, [r2, #4]
 8000d8a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d8e:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000d90:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d98:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000d9c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000da0:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000da2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000da6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000daa:	f04f 0200 	mov.w	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000db4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000db8:	f04f 0205 	mov.w	r2, #5
 8000dbc:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000dbe:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000dcc:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dd0:	d008      	beq.n	8000de4 <SystemClockSetup+0x10c>
 8000dd2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dd6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dda:	689a      	ldr	r2, [r3, #8]
 8000ddc:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d8ec      	bhi.n	8000dbe <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000de4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000de8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dec:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000df0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000df4:	6812      	ldr	r2, [r2, #0]
 8000df6:	f022 0201 	bic.w	r2, r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000dfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000e0a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000e0e:	d002      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e1c0      	b.n	8001198 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000e16:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0304 	and.w	r3, r3, #4
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f040 81b5 	bne.w	8001194 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000e2a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00b      	beq.n	8000e54 <SystemClockSetup+0x17c>
 8000e3c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e44:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000e48:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e4c:	68d2      	ldr	r2, [r2, #12]
 8000e4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e52:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000e54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e58:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000e5c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000e64:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000e68:	fba3 1302 	umull	r1, r3, r3, r2
 8000e6c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000e70:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e74:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e76:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e7e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e86:	6852      	ldr	r2, [r2, #4]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e8e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e96:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e9a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e9e:	6852      	ldr	r2, [r2, #4]
 8000ea0:	f042 0210 	orr.w	r2, r2, #16
 8000ea4:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000ea6:	f244 7210 	movw	r2, #18192	; 0x4710
 8000eaa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000eb4:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000eb8:	f2c0 1300 	movt	r3, #256	; 0x100
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000ec0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ec8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ecc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ed0:	6852      	ldr	r2, [r2, #4]
 8000ed2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ed6:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000ed8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000edc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ee0:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ee4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ee8:	6852      	ldr	r2, [r2, #4]
 8000eea:	f022 0210 	bic.w	r2, r2, #16
 8000eee:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000ef0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ef4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ef8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000efc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f00:	6852      	ldr	r2, [r2, #4]
 8000f02:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f06:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000f08:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f0c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f10:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f14:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f18:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f1a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f22:	f04f 0200 	mov.w	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f28:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f30:	f04f 0205 	mov.w	r2, #5
 8000f34:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8000f36:	bf00      	nop
 8000f38:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d108      	bne.n	8000f5c <SystemClockSetup+0x284>
 8000f4a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d8ed      	bhi.n	8000f38 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f5c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f60:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f64:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000f68:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f6c:	6812      	ldr	r2, [r2, #0]
 8000f6e:	f022 0201 	bic.w	r2, r2, #1
 8000f72:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000f74:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d04e      	beq.n	8001024 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f86:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f8e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f92:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f96:	6852      	ldr	r2, [r2, #4]
 8000f98:	f022 0201 	bic.w	r2, r2, #1
 8000f9c:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000f9e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fa2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000fac:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000fba:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000fc8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd0:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000fd4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fd8:	68d2      	ldr	r2, [r2, #12]
 8000fda:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fde:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fe0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ff0:	6852      	ldr	r2, [r2, #4]
 8000ff2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ff6:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000ff8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ffc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001000:	f240 5245 	movw	r2, #1349	; 0x545
 8001004:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001006:	f24e 0310 	movw	r3, #57360	; 0xe010
 800100a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001014:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001018:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800101c:	f04f 0205 	mov.w	r2, #5
 8001020:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001022:	e002      	b.n	800102a <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001024:	f04f 0300 	mov.w	r3, #0
 8001028:	e0b6      	b.n	8001198 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800102a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800102e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	2b63      	cmp	r3, #99	; 0x63
 8001036:	d8f8      	bhi.n	800102a <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001038:	f24e 0310 	movw	r3, #57360	; 0xe010
 800103c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001040:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001044:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	f022 0201 	bic.w	r2, r2, #1
 800104e:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001050:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001054:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001058:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001060:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001064:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001068:	fba3 1302 	umull	r1, r3, r3, r2
 800106c:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001070:	f103 33ff 	add.w	r3, r3, #4294967295
 8001074:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001076:	f244 7210 	movw	r2, #18192	; 0x4710
 800107a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001084:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001088:	f2c0 1300 	movt	r3, #256	; 0x100
 800108c:	430b      	orrs	r3, r1
 800108e:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001090:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001094:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001098:	f640 421b 	movw	r2, #3099	; 0xc1b
 800109c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800109e:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010b4:	f04f 0205 	mov.w	r2, #5
 80010b8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010ba:	bf00      	nop
 80010bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	2b63      	cmp	r3, #99	; 0x63
 80010c8:	d8f8      	bhi.n	80010bc <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010ca:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010d2:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010d6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010da:	6812      	ldr	r2, [r2, #0]
 80010dc:	f022 0201 	bic.w	r2, r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80010e2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010e6:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80010ea:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80010f2:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80010f6:	f2c0 03be 	movt	r3, #190	; 0xbe
 80010fa:	fba3 1302 	umull	r1, r3, r3, r2
 80010fe:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001102:	f103 33ff 	add.w	r3, r3, #4294967295
 8001106:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001108:	f244 7210 	movw	r2, #18192	; 0x4710
 800110c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001116:	f644 7301 	movw	r3, #20225	; 0x4f01
 800111a:	f2c0 1300 	movt	r3, #256	; 0x100
 800111e:	430b      	orrs	r3, r1
 8001120:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001122:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001126:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800112a:	f241 3223 	movw	r2, #4899	; 0x1323
 800112e:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001130:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001134:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800113e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001142:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001146:	f04f 0205 	mov.w	r2, #5
 800114a:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800114c:	bf00      	nop
 800114e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001152:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2b63      	cmp	r3, #99	; 0x63
 800115a:	d8f8      	bhi.n	800114e <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800115c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001160:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001164:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001168:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	f022 0201 	bic.w	r2, r2, #1
 8001172:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001174:	f244 7310 	movw	r3, #18192	; 0x4710
 8001178:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800117c:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001180:	f2c0 1203 	movt	r2, #259	; 0x103
 8001184:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001186:	f244 1360 	movw	r3, #16736	; 0x4160
 800118a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800118e:	f04f 0205 	mov.w	r2, #5
 8001192:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001194:	f04f 0301 	mov.w	r3, #1

}
 8001198:	4618      	mov	r0, r3
 800119a:	f107 0708 	add.w	r7, r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop

080011a4 <main>:

void delayfunction();


int main(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	// ... Initializes Apps configurations ...
	DAVE_Init();
 80011a8:	f001 f8ec 	bl	8002384 <DAVE_Init>

	// ... infinite loop ...
	while(1)
	{
		//
	   IO004_ResetPin(IO004_Handle0);	// Clear P1.6
 80011ac:	f242 43f0 	movw	r3, #9456	; 0x24f0
 80011b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	f242 43f0 	movw	r3, #9456	; 0x24f0
 80011ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011be:	785b      	ldrb	r3, [r3, #1]
 80011c0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80011c4:	fa01 f303 	lsl.w	r3, r1, r3
 80011c8:	6053      	str	r3, [r2, #4]
	   delayfunction();
 80011ca:	f000 f823 	bl	8001214 <delayfunction>

	   IO004_SetPin(IO004_Handle1);		// Turns off LED (P3.9)
 80011ce:	f242 43f8 	movw	r3, #9464	; 0x24f8
 80011d2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011d6:	685a      	ldr	r2, [r3, #4]
 80011d8:	f242 43f8 	movw	r3, #9464	; 0x24f8
 80011dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011e0:	785b      	ldrb	r3, [r3, #1]
 80011e2:	f04f 0101 	mov.w	r1, #1
 80011e6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ea:	6053      	str	r3, [r2, #4]
	   delayfunction();
 80011ec:	f000 f812 	bl	8001214 <delayfunction>

	   IO004_SetPin(IO004_Handle0);		// Set P1.6 (external interrupt is triggered on rising edge)
 80011f0:	f242 43f0 	movw	r3, #9456	; 0x24f0
 80011f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011f8:	685a      	ldr	r2, [r3, #4]
 80011fa:	f242 43f0 	movw	r3, #9456	; 0x24f0
 80011fe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001202:	785b      	ldrb	r3, [r3, #1]
 8001204:	f04f 0101 	mov.w	r1, #1
 8001208:	fa01 f303 	lsl.w	r3, r1, r3
 800120c:	6053      	str	r3, [r2, #4]
	   delayfunction();
 800120e:	f000 f801 	bl	8001214 <delayfunction>
	}
 8001212:	e7cb      	b.n	80011ac <main+0x8>

08001214 <delayfunction>:
 * @brief This function is a delay function for 76ms
 * @param[in/out] None
 *
 */
void delayfunction(void)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
	uint32_t tmp1, tmp2;

	for(tmp1=0;tmp1<10000;tmp1++)
 800121a:	f04f 0300 	mov.w	r3, #0
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	e00e      	b.n	8001240 <delayfunction+0x2c>
	{
		for(tmp2=0;tmp2<100;tmp2++)
 8001222:	f04f 0300 	mov.w	r3, #0
 8001226:	603b      	str	r3, [r7, #0]
 8001228:	e003      	b.n	8001232 <delayfunction+0x1e>
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	f103 0301 	add.w	r3, r3, #1
 8001230:	603b      	str	r3, [r7, #0]
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	2b63      	cmp	r3, #99	; 0x63
 8001236:	d9f8      	bls.n	800122a <delayfunction+0x16>
 */
void delayfunction(void)
{
	uint32_t tmp1, tmp2;

	for(tmp1=0;tmp1<10000;tmp1++)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f103 0301 	add.w	r3, r3, #1
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	f242 730f 	movw	r3, #9999	; 0x270f
 8001246:	429a      	cmp	r2, r3
 8001248:	d9eb      	bls.n	8001222 <delayfunction+0xe>
		for(tmp2=0;tmp2<100;tmp2++)
		{

		}
	}
}
 800124a:	f107 070c 	add.w	r7, r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <ERU0_3_IRQHandler>:
 * @brief ERU Event Handler (Handler for external Interrupt): Turns on P3.9 on ERU event
 * @param[in/out] None
 *
 */
void ERU_Event_Handler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
	uint32_t status;

	//Reads Status Flag
	status = RD_REG(ERU001_Handle0.ERURegs->EXICON[ERU001_Handle0.InputChannel],ERU_EXICON_FL_Msk , ERU_EXICON_FL_Pos);
 800125a:	f242 535c 	movw	r3, #9564	; 0x255c
 800125e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	f242 535c 	movw	r3, #9564	; 0x255c
 8001268:	f6c0 0300 	movt	r3, #2048	; 0x800
 800126c:	791b      	ldrb	r3, [r3, #4]
 800126e:	f103 0304 	add.w	r3, r3, #4
 8001272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800127a:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 800127e:	607b      	str	r3, [r7, #4]

	if(status)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d016      	beq.n	80012b4 <ERU0_3_IRQHandler+0x60>
    {
    	IO004_ResetPin(IO004_Handle1);		// ERU event received, turn on LED
 8001286:	f242 43f8 	movw	r3, #9464	; 0x24f8
 800128a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	f242 43f8 	movw	r3, #9464	; 0x24f8
 8001294:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001298:	785b      	ldrb	r3, [r3, #1]
 800129a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800129e:	fa01 f303 	lsl.w	r3, r1, r3
 80012a2:	6053      	str	r3, [r2, #4]
    	ERU001_ClearFlag(ERU001_Handle0);	// Clears the Status Flag
 80012a4:	f242 535c 	movw	r3, #9564	; 0x255c
 80012a8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012ac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80012b0:	f001 f826 	bl	8002300 <ERU001_ClearFlag>
    }

}
 80012b4:	f107 0708 	add.w	r7, r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	f107 0714 	add.w	r7, r7, #20
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr

080012d8 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	f107 0714 	add.w	r7, r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr

080012f4 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8001300:	f04f 0300 	mov.w	r3, #0
}
 8001304:	4618      	mov	r0, r3
 8001306:	f107 0714 	add.w	r7, r7, #20
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr

08001310 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
 return -1;
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001320:	4618      	mov	r0, r3
 8001322:	f107 0714 	add.w	r7, r7, #20
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
 return -1;
 8001330:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001334:	4618      	mov	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr

0800133c <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d002      	beq.n	8001352 <_fstat+0x16>
  return -1;
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	e001      	b.n	8001356 <_fstat+0x1a>
 else
  return -2;
 8001352:	f06f 0301 	mvn.w	r3, #1
}
 8001356:	4618      	mov	r0, r3
 8001358:	f107 070c 	add.w	r7, r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop

08001364 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
 if (old == new)
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	429a      	cmp	r2, r3
 8001374:	d102      	bne.n	800137c <_link+0x18>
  return -1;
 8001376:	f04f 33ff 	mov.w	r3, #4294967295
 800137a:	e001      	b.n	8001380 <_link+0x1c>
 else
  return -2;
 800137c:	f06f 0301 	mvn.w	r3, #1
}
 8001380:	4618      	mov	r0, r3
 8001382:	f107 070c 	add.w	r7, r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr

0800138c <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 return -1;
 8001394:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001398:	4618      	mov	r0, r3
 800139a:	f107 070c 	add.w	r7, r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr

080013a4 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b087      	sub	sp, #28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80013ac:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80013b0:	f2c0 0300 	movt	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80013b6:	f240 0318 	movw	r3, #24
 80013ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d114      	bne.n	80013ee <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 80013c4:	f240 0318 	movw	r3, #24
 80013c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013cc:	f240 0220 	movw	r2, #32
 80013d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80013d4:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 80013d6:	f240 0318 	movw	r3, #24
 80013da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	18d2      	adds	r2, r2, r3
 80013e4:	f240 031c 	movw	r3, #28
 80013e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013ec:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 80013ee:	f240 0318 	movw	r3, #24
 80013f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80013fa:	f240 0318 	movw	r3, #24
 80013fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	461a      	mov	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	18d3      	adds	r3, r2, r3
 800140a:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 800140e:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8001412:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8001414:	f240 031c 	movw	r3, #28
 8001418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	429a      	cmp	r2, r3
 8001422:	d302      	bcc.n	800142a <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e006      	b.n	8001438 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 800142a:	f240 0318 	movw	r3, #24
 800142e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8001436:	693b      	ldr	r3, [r7, #16]
 }
}
 8001438:	4618      	mov	r0, r3
 800143a:	f107 071c 	add.w	r7, r7, #28
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 return -1;
 800144c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001450:	4618      	mov	r0, r3
 8001452:	f107 070c 	add.w	r7, r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr

0800145c <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 return -1;
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001468:	4618      	mov	r0, r3
 800146a:	f107 070c 	add.w	r7, r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr

08001474 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001482:	4618      	mov	r0, r3
 8001484:	f107 070c 	add.w	r7, r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
 return -1;
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001498:	4618      	mov	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr

080014a0 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
 return -1;
 80014a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr

080014b0 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 80014b8:	e7fe      	b.n	80014b8 <_exit+0x8>
 80014ba:	bf00      	nop

080014bc <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop

080014c8 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	f107 070c 	add.w	r7, r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr

080014e0 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 80014e0:	b480      	push	{r7}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 80014ee:	f04f 0300 	mov.w	r3, #0
 80014f2:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80014f4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80014f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80014fc:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8001504:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f103 0310 	add.w	r3, r3, #16
 800150c:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	4613      	mov	r3, r2
 8001512:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001516:	189b      	adds	r3, r3, r2
 8001518:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800151c:	18cb      	adds	r3, r1, r3
 800151e:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	601a      	str	r2, [r3, #0]
}
 800152a:	f107 071c 	add.w	r7, r7, #28
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr

08001534 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8001534:	b480      	push	{r7}
 8001536:	b087      	sub	sp, #28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 800153c:	f04f 0300 	mov.w	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8001542:	f04f 0300 	mov.w	r3, #0
 8001546:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8001548:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800154c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001550:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8001558:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f103 0314 	add.w	r3, r3, #20
 8001560:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8001562:	697a      	ldr	r2, [r7, #20]
 8001564:	4613      	mov	r3, r2
 8001566:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800156a:	189b      	adds	r3, r3, r2
 800156c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8001570:	18cb      	adds	r3, r1, r3
 8001572:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	601a      	str	r2, [r3, #0]
}
 800157e:	f107 071c 	add.w	r7, r7, #28
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr

08001588 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 800158e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8001592:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001596:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 80015a4:	78fb      	ldrb	r3, [r7, #3]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	f107 070c 	add.w	r7, r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop

080015b4 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b089      	sub	sp, #36	; 0x24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 80015bc:	f04f 030f 	mov.w	r3, #15
 80015c0:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 80015c2:	f04f 0300 	mov.w	r3, #0
 80015c6:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80015d4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80015d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80015dc:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80015e4:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	f103 030c 	add.w	r3, r3, #12
 80015ec:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4613      	mov	r3, r2
 80015f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015f6:	189b      	adds	r3, r3, r2
 80015f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80015fc:	18cb      	adds	r3, r1, r3
 80015fe:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4013      	ands	r3, r2
 8001608:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800160c:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d003      	beq.n	800161c <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8001614:	f04f 0301 	mov.w	r3, #1
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	e002      	b.n	8001622 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 800161c:	f04f 0300 	mov.w	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8001622:	69fb      	ldr	r3, [r7, #28]
}
 8001624:	4618      	mov	r0, r3
 8001626:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr

08001630 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8001636:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800163a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800163e:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f043 0201 	orr.w	r2, r3, #1
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	609a      	str	r2, [r3, #8]

}
 800164c:	f107 070c 	add.w	r7, r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop

08001658 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 800165c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001660:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800166a:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 800166e:	4618      	mov	r0, r3
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop

08001678 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001682:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8001686:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800168a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800168e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8001692:	79f9      	ldrb	r1, [r7, #7]
 8001694:	f001 011f 	and.w	r1, r1, #31
 8001698:	f04f 0001 	mov.w	r0, #1
 800169c:	fa00 f101 	lsl.w	r1, r0, r1
 80016a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80016a4:	f107 070c 	add.w	r7, r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop

080016b0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	6039      	str	r1, [r7, #0]
 80016ba:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80016bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	da10      	bge.n	80016e6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80016c4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80016c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80016cc:	79fa      	ldrb	r2, [r7, #7]
 80016ce:	f002 020f 	and.w	r2, r2, #15
 80016d2:	f1a2 0104 	sub.w	r1, r2, #4
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	185b      	adds	r3, r3, r1
 80016e2:	761a      	strb	r2, [r3, #24]
 80016e4:	e00d      	b.n	8001702 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80016e6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80016ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80016ee:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	185b      	adds	r3, r3, r1
 80016fe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001702:	f107 070c 	add.w	r7, r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr

0800170c <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800170c:	b480      	push	{r7}
 800170e:	b089      	sub	sp, #36	; 0x24
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f003 0307 	and.w	r3, r3, #7
 800171e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	f1c3 0307 	rsb	r3, r3, #7
 8001726:	2b06      	cmp	r3, #6
 8001728:	bf28      	it	cs
 800172a:	2306      	movcs	r3, #6
 800172c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	f103 0306 	add.w	r3, r3, #6
 8001734:	2b06      	cmp	r3, #6
 8001736:	d903      	bls.n	8001740 <NVIC_EncodePriority+0x34>
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	f103 33ff 	add.w	r3, r3, #4294967295
 800173e:	e001      	b.n	8001744 <NVIC_EncodePriority+0x38>
 8001740:	f04f 0300 	mov.w	r3, #0
 8001744:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	f04f 0201 	mov.w	r2, #1
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	f103 33ff 	add.w	r3, r3, #4294967295
 8001754:	461a      	mov	r2, r3
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	401a      	ands	r2, r3
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	f04f 0101 	mov.w	r1, #1
 8001766:	fa01 f303 	lsl.w	r3, r1, r3
 800176a:	f103 33ff 	add.w	r3, r3, #4294967295
 800176e:	4619      	mov	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8001774:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8001776:	4618      	mov	r0, r3
 8001778:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop

08001784 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ(Handle->NodeID);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b2db      	uxtb	r3, r3
 8001792:	b25b      	sxtb	r3, r3
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff ff6f 	bl	8001678 <NVIC_EnableIRQ>
}
 800179a:	f107 0708 	add.w	r7, r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop

080017a4 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 80017aa:	f04f 0300 	mov.w	r3, #0
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	e00d      	b.n	80017ce <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 80017b2:	f240 0304 	movw	r3, #4
 80017b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f000 f80b 	bl	80017dc <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f103 0301 	add.w	r3, r3, #1
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d0ee      	beq.n	80017b2 <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 80017d4:	f107 0708 	add.w	r7, r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	b2dc      	uxtb	r4, r3
 80017ea:	f7ff ff35 	bl	8001658 <NVIC_GetPriorityGrouping>
 80017ee:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80017f4:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80017fa:	4608      	mov	r0, r1
 80017fc:	4611      	mov	r1, r2
 80017fe:	461a      	mov	r2, r3
 8001800:	f7ff ff84 	bl	800170c <NVIC_EncodePriority>
 8001804:	4603      	mov	r3, r0
 8001806:	b262      	sxtb	r2, r4
 8001808:	4610      	mov	r0, r2
 800180a:	4619      	mov	r1, r3
 800180c:	f7ff ff50 	bl	80016b0 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	78db      	ldrb	r3, [r3, #3]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d102      	bne.n	800181e <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff ffb3 	bl	8001784 <NVIC002_EnableIRQ>
	}
   
}
 800181e:	f107 070c 	add.w	r7, r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	bd90      	pop	{r4, r7, pc}
 8001826:	bf00      	nop

08001828 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 6 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 1U<< 6;
 800182c:	f242 43f0 	movw	r3, #9456	; 0x24f0
 8001830:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f04f 0240 	mov.w	r2, #64	; 0x40
 800183a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD6_Msk));
 800183c:	f242 43f0 	movw	r3, #9456	; 0x24f0
 8001840:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	f242 43f0 	movw	r3, #9456	; 0x24f0
 800184a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001852:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001856:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD6_Pos) & \
 8001858:	f242 43f0 	movw	r3, #9456	; 0x24f0
 800185c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	f242 43f0 	movw	r3, #9456	; 0x24f0
 8001866:	f6c0 0300 	movt	r3, #2048	; 0x800
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001872:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD6_Msk);
  IO004_Handle0.PortRegs->IOCR4 |= (0U << 19);   
 8001874:	f242 43f0 	movw	r3, #9456	; 0x24f0
 8001878:	f6c0 0300 	movt	r3, #2048	; 0x800
 800187c:	685a      	ldr	r2, [r3, #4]
 800187e:	f242 43f0 	movw	r3, #9456	; 0x24f0
 8001882:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	6153      	str	r3, [r2, #20]

  /* Configuration of 3 Port 9 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 1U<< 9;
 800188c:	f242 43f8 	movw	r3, #9464	; 0x24f8
 8001890:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f44f 7200 	mov.w	r2, #512	; 0x200
 800189a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT3_PDR1_PD9_Msk));
 800189c:	f242 43f8 	movw	r3, #9464	; 0x24f8
 80018a0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018a4:	685a      	ldr	r2, [r3, #4]
 80018a6:	f242 43f8 	movw	r3, #9464	; 0x24f8
 80018aa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018b6:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT3_PDR1_PD9_Pos) & \
 80018b8:	f242 43f8 	movw	r3, #9464	; 0x24f8
 80018bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	f242 43f8 	movw	r3, #9464	; 0x24f8
 80018c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018d2:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT3_PDR1_PD9_Msk);
  IO004_Handle1.PortRegs->IOCR8 |= (0U << 11);
 80018d4:	f242 43f8 	movw	r3, #9464	; 0x24f8
 80018d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	f242 43f8 	movw	r3, #9464	; 0x24f8
 80018e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	6193      	str	r3, [r2, #24]
}
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop

080018f4 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	785b      	ldrb	r3, [r3, #1]
 8001904:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	2b03      	cmp	r3, #3
 800190a:	d823      	bhi.n	8001954 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	6852      	ldr	r2, [r2, #4]
 8001914:	6911      	ldr	r1, [r2, #16]
 8001916:	7bfa      	ldrb	r2, [r7, #15]
 8001918:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800191c:	f102 0203 	add.w	r2, r2, #3
 8001920:	f04f 001f 	mov.w	r0, #31
 8001924:	fa00 f202 	lsl.w	r2, r0, r2
 8001928:	ea6f 0202 	mvn.w	r2, r2
 800192c:	400a      	ands	r2, r1
 800192e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6852      	ldr	r2, [r2, #4]
 8001938:	6911      	ldr	r1, [r2, #16]
 800193a:	78fa      	ldrb	r2, [r7, #3]
 800193c:	f002 001f 	and.w	r0, r2, #31
 8001940:	7bfa      	ldrb	r2, [r7, #15]
 8001942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001946:	f102 0203 	add.w	r2, r2, #3
 800194a:	fa00 f202 	lsl.w	r2, r0, r2
 800194e:	430a      	orrs	r2, r1
 8001950:	611a      	str	r2, [r3, #16]
 8001952:	e088      	b.n	8001a66 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	2b03      	cmp	r3, #3
 8001958:	d92a      	bls.n	80019b0 <IO004_DisableOutputDriver+0xbc>
 800195a:	7bfb      	ldrb	r3, [r7, #15]
 800195c:	2b07      	cmp	r3, #7
 800195e:	d827      	bhi.n	80019b0 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8001960:	7bfb      	ldrb	r3, [r7, #15]
 8001962:	f1a3 0304 	sub.w	r3, r3, #4
 8001966:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	6852      	ldr	r2, [r2, #4]
 8001970:	6951      	ldr	r1, [r2, #20]
 8001972:	7bfa      	ldrb	r2, [r7, #15]
 8001974:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001978:	f102 0203 	add.w	r2, r2, #3
 800197c:	f04f 001f 	mov.w	r0, #31
 8001980:	fa00 f202 	lsl.w	r2, r0, r2
 8001984:	ea6f 0202 	mvn.w	r2, r2
 8001988:	400a      	ands	r2, r1
 800198a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	6852      	ldr	r2, [r2, #4]
 8001994:	6951      	ldr	r1, [r2, #20]
 8001996:	78fa      	ldrb	r2, [r7, #3]
 8001998:	f002 001f 	and.w	r0, r2, #31
 800199c:	7bfa      	ldrb	r2, [r7, #15]
 800199e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80019a2:	f102 0203 	add.w	r2, r2, #3
 80019a6:	fa00 f202 	lsl.w	r2, r0, r2
 80019aa:	430a      	orrs	r2, r1
 80019ac:	615a      	str	r2, [r3, #20]
 80019ae:	e05a      	b.n	8001a66 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80019b0:	7bfb      	ldrb	r3, [r7, #15]
 80019b2:	2b07      	cmp	r3, #7
 80019b4:	d92a      	bls.n	8001a0c <IO004_DisableOutputDriver+0x118>
 80019b6:	7bfb      	ldrb	r3, [r7, #15]
 80019b8:	2b0b      	cmp	r3, #11
 80019ba:	d827      	bhi.n	8001a0c <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
 80019be:	f1a3 0308 	sub.w	r3, r3, #8
 80019c2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6852      	ldr	r2, [r2, #4]
 80019cc:	6991      	ldr	r1, [r2, #24]
 80019ce:	7bfa      	ldrb	r2, [r7, #15]
 80019d0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80019d4:	f102 0203 	add.w	r2, r2, #3
 80019d8:	f04f 001f 	mov.w	r0, #31
 80019dc:	fa00 f202 	lsl.w	r2, r0, r2
 80019e0:	ea6f 0202 	mvn.w	r2, r2
 80019e4:	400a      	ands	r2, r1
 80019e6:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	6852      	ldr	r2, [r2, #4]
 80019f0:	6991      	ldr	r1, [r2, #24]
 80019f2:	78fa      	ldrb	r2, [r7, #3]
 80019f4:	f002 001f 	and.w	r0, r2, #31
 80019f8:	7bfa      	ldrb	r2, [r7, #15]
 80019fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80019fe:	f102 0203 	add.w	r2, r2, #3
 8001a02:	fa00 f202 	lsl.w	r2, r0, r2
 8001a06:	430a      	orrs	r2, r1
 8001a08:	619a      	str	r2, [r3, #24]
 8001a0a:	e02c      	b.n	8001a66 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	2b0b      	cmp	r3, #11
 8001a10:	d929      	bls.n	8001a66 <IO004_DisableOutputDriver+0x172>
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	2b0f      	cmp	r3, #15
 8001a16:	d826      	bhi.n	8001a66 <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8001a18:	7bfb      	ldrb	r3, [r7, #15]
 8001a1a:	f1a3 030c 	sub.w	r3, r3, #12
 8001a1e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	6852      	ldr	r2, [r2, #4]
 8001a28:	69d1      	ldr	r1, [r2, #28]
 8001a2a:	7bfa      	ldrb	r2, [r7, #15]
 8001a2c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001a30:	f102 0203 	add.w	r2, r2, #3
 8001a34:	f04f 001f 	mov.w	r0, #31
 8001a38:	fa00 f202 	lsl.w	r2, r0, r2
 8001a3c:	ea6f 0202 	mvn.w	r2, r2
 8001a40:	400a      	ands	r2, r1
 8001a42:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	6852      	ldr	r2, [r2, #4]
 8001a4c:	69d1      	ldr	r1, [r2, #28]
 8001a4e:	78fa      	ldrb	r2, [r7, #3]
 8001a50:	f002 001f 	and.w	r0, r2, #31
 8001a54:	7bfa      	ldrb	r2, [r7, #15]
 8001a56:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001a5a:	f102 0203 	add.w	r2, r2, #3
 8001a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a62:	430a      	orrs	r2, r1
 8001a64:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8001a66:	f107 0714 	add.w	r7, r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	785b      	ldrb	r3, [r3, #1]
 8001a80:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d823      	bhi.n	8001ad0 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	6852      	ldr	r2, [r2, #4]
 8001a90:	6911      	ldr	r1, [r2, #16]
 8001a92:	7bfa      	ldrb	r2, [r7, #15]
 8001a94:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001a98:	f102 0203 	add.w	r2, r2, #3
 8001a9c:	f04f 001f 	mov.w	r0, #31
 8001aa0:	fa00 f202 	lsl.w	r2, r0, r2
 8001aa4:	ea6f 0202 	mvn.w	r2, r2
 8001aa8:	400a      	ands	r2, r1
 8001aaa:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	6852      	ldr	r2, [r2, #4]
 8001ab4:	6911      	ldr	r1, [r2, #16]
 8001ab6:	78fa      	ldrb	r2, [r7, #3]
 8001ab8:	f002 001f 	and.w	r0, r2, #31
 8001abc:	7bfa      	ldrb	r2, [r7, #15]
 8001abe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001ac2:	f102 0203 	add.w	r2, r2, #3
 8001ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aca:	430a      	orrs	r2, r1
 8001acc:	611a      	str	r2, [r3, #16]
 8001ace:	e088      	b.n	8001be2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	2b03      	cmp	r3, #3
 8001ad4:	d92a      	bls.n	8001b2c <IO004_EnableOutputDriver+0xbc>
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	2b07      	cmp	r3, #7
 8001ada:	d827      	bhi.n	8001b2c <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
 8001ade:	f1a3 0304 	sub.w	r3, r3, #4
 8001ae2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6852      	ldr	r2, [r2, #4]
 8001aec:	6951      	ldr	r1, [r2, #20]
 8001aee:	7bfa      	ldrb	r2, [r7, #15]
 8001af0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001af4:	f102 0203 	add.w	r2, r2, #3
 8001af8:	f04f 001f 	mov.w	r0, #31
 8001afc:	fa00 f202 	lsl.w	r2, r0, r2
 8001b00:	ea6f 0202 	mvn.w	r2, r2
 8001b04:	400a      	ands	r2, r1
 8001b06:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	6852      	ldr	r2, [r2, #4]
 8001b10:	6951      	ldr	r1, [r2, #20]
 8001b12:	78fa      	ldrb	r2, [r7, #3]
 8001b14:	f002 001f 	and.w	r0, r2, #31
 8001b18:	7bfa      	ldrb	r2, [r7, #15]
 8001b1a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001b1e:	f102 0203 	add.w	r2, r2, #3
 8001b22:	fa00 f202 	lsl.w	r2, r0, r2
 8001b26:	430a      	orrs	r2, r1
 8001b28:	615a      	str	r2, [r3, #20]
 8001b2a:	e05a      	b.n	8001be2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8001b2c:	7bfb      	ldrb	r3, [r7, #15]
 8001b2e:	2b07      	cmp	r3, #7
 8001b30:	d92a      	bls.n	8001b88 <IO004_EnableOutputDriver+0x118>
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	2b0b      	cmp	r3, #11
 8001b36:	d827      	bhi.n	8001b88 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	f1a3 0308 	sub.w	r3, r3, #8
 8001b3e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	6852      	ldr	r2, [r2, #4]
 8001b48:	6991      	ldr	r1, [r2, #24]
 8001b4a:	7bfa      	ldrb	r2, [r7, #15]
 8001b4c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001b50:	f102 0203 	add.w	r2, r2, #3
 8001b54:	f04f 001f 	mov.w	r0, #31
 8001b58:	fa00 f202 	lsl.w	r2, r0, r2
 8001b5c:	ea6f 0202 	mvn.w	r2, r2
 8001b60:	400a      	ands	r2, r1
 8001b62:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6852      	ldr	r2, [r2, #4]
 8001b6c:	6991      	ldr	r1, [r2, #24]
 8001b6e:	78fa      	ldrb	r2, [r7, #3]
 8001b70:	f002 001f 	and.w	r0, r2, #31
 8001b74:	7bfa      	ldrb	r2, [r7, #15]
 8001b76:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001b7a:	f102 0203 	add.w	r2, r2, #3
 8001b7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b82:	430a      	orrs	r2, r1
 8001b84:	619a      	str	r2, [r3, #24]
 8001b86:	e02c      	b.n	8001be2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
 8001b8a:	2b0b      	cmp	r3, #11
 8001b8c:	d929      	bls.n	8001be2 <IO004_EnableOutputDriver+0x172>
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	2b0f      	cmp	r3, #15
 8001b92:	d826      	bhi.n	8001be2 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
 8001b96:	f1a3 030c 	sub.w	r3, r3, #12
 8001b9a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	6852      	ldr	r2, [r2, #4]
 8001ba4:	69d1      	ldr	r1, [r2, #28]
 8001ba6:	7bfa      	ldrb	r2, [r7, #15]
 8001ba8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001bac:	f102 0203 	add.w	r2, r2, #3
 8001bb0:	f04f 001f 	mov.w	r0, #31
 8001bb4:	fa00 f202 	lsl.w	r2, r0, r2
 8001bb8:	ea6f 0202 	mvn.w	r2, r2
 8001bbc:	400a      	ands	r2, r1
 8001bbe:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	6852      	ldr	r2, [r2, #4]
 8001bc8:	69d1      	ldr	r1, [r2, #28]
 8001bca:	78fa      	ldrb	r2, [r7, #3]
 8001bcc:	f002 001f 	and.w	r0, r2, #31
 8001bd0:	7bfa      	ldrb	r2, [r7, #15]
 8001bd2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001bd6:	f102 0203 	add.w	r2, r2, #3
 8001bda:	fa00 f202 	lsl.w	r2, r0, r2
 8001bde:	430a      	orrs	r2, r1
 8001be0:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8001be2:	f107 0714 	add.w	r7, r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <IO002_lInit>:
*******************************************************************************/
/*
*The function initialises the provided instance of IO002 app.
*/
static void IO002_lInit(const IO002_HandleType * handle)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
	/*Get the port pin assigned for the particular instance of IO002 handle*/
	uint32_t Pin = handle->PortPin;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	785b      	ldrb	r3, [r3, #1]
 8001bf8:	60fb      	str	r3, [r7, #12]
		
	/* Configuration of port pins based on User configuration */
	if(handle->IOCR_OE == 1U )
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d107      	bne.n	8001c12 <IO002_lInit+0x26>
	{
		handle->PortRegs->OMR = (handle->OMR_PS << Pin);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6851      	ldr	r1, [r2, #4]
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c10:	605a      	str	r2, [r3, #4]
	}
  
#if(UC_FAMILY == 4) 
	/*XMC 4 family specific initialisation*/
	IO002_XMC4_lInit(handle,Pin);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	68f9      	ldr	r1, [r7, #12]
 8001c16:	f000 f825 	bl	8001c64 <IO002_XMC4_lInit>
#endif

	/*Hardware control configuration*/
	if(handle->HW_SEL == 1U )
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d10b      	bne.n	8001c3a <IO002_lInit+0x4e>
	{
		handle->PortRegs->HWSEL  |= ((uint32_t)2U << Pin);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c2a:	6f51      	ldr	r1, [r2, #116]	; 0x74
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	f04f 0002 	mov.w	r0, #2
 8001c32:	fa00 f202 	lsl.w	r2, r0, r2
 8001c36:	430a      	orrs	r2, r1
 8001c38:	675a      	str	r2, [r3, #116]	; 0x74
	}

	/*Check input/output control output enable is true*/
	if(handle->IOCR_OE == 1U )
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d103      	bne.n	8001c4a <IO002_lInit+0x5e>
    {
	    IO002_IOCR_OE_Enabled_lInit(handle,Pin);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	68f9      	ldr	r1, [r7, #12]
 8001c46:	f000 f85d 	bl	8001d04 <IO002_IOCR_OE_Enabled_lInit>
    }

	/*If output enable is false*/
	if(handle->IOCR_OE == (uint32_t)0 )
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d103      	bne.n	8001c5a <IO002_lInit+0x6e>
	{
#if(UC_FAMILY == 1)
		IO002_XMC1_lInit(handle,Pin);
#endif

		IO002_IOCR_OE_Disabled_lInit(handle,Pin);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	68f9      	ldr	r1, [r7, #12]
 8001c56:	f000 f8c3 	bl	8001de0 <IO002_IOCR_OE_Disabled_lInit>
	}
}
 8001c5a:	f107 0710 	add.w	r7, r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop

08001c64 <IO002_XMC4_lInit>:
#if(UC_FAMILY == 4)
/*
*This function initialises the pad driver register for XMC4000 devices.
*/
static void IO002_XMC4_lInit(const IO002_HandleType * handle,uint32_t Pin)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
	if(handle->IOCR_OE == 1U )
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d141      	bne.n	8001cfa <IO002_XMC4_lInit+0x96>
	{
		if(Pin < 8U)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	2b07      	cmp	r3, #7
 8001c7a:	d81f      	bhi.n	8001cbc <IO002_XMC4_lInit+0x58>
		{
		  if(handle->pdr0_ptr != NULL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d03a      	beq.n	8001cfa <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c8c:	6811      	ldr	r1, [r2, #0]
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001c92:	ea6f 0202 	mvn.w	r2, r2
 8001c96:	400a      	ands	r2, r1
 8001c98:	601a      	str	r2, [r3, #0]
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ca2:	6811      	ldr	r1, [r2, #0]
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6890      	ldr	r0, [r2, #8]
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001cac:	fa00 f002 	lsl.w	r0, r0, r2
														  & handle->PDR0_MSK);
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	6a92      	ldr	r2, [r2, #40]	; 0x28
		if(Pin < 8U)
		{
		  if(handle->pdr0_ptr != NULL)
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 8001cb4:	4002      	ands	r2, r0
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	e01e      	b.n	8001cfa <IO002_XMC4_lInit+0x96>
														  & handle->PDR0_MSK);
		  }
		}
		else
		{
		  if(handle->pdr1_ptr != NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d01a      	beq.n	8001cfa <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ccc:	6811      	ldr	r1, [r2, #0]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001cd2:	ea6f 0202 	mvn.w	r2, r2
 8001cd6:	400a      	ands	r2, r1
 8001cd8:	601a      	str	r2, [r3, #0]
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ce2:	6811      	ldr	r1, [r2, #0]
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	6890      	ldr	r0, [r2, #8]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001cec:	fa00 f002 	lsl.w	r0, r0, r2
														   & handle->PDR1_MSK);
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6b12      	ldr	r2, [r2, #48]	; 0x30
		else
		{
		  if(handle->pdr1_ptr != NULL)
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 8001cf4:	4002      	ands	r2, r0
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	601a      	str	r2, [r3, #0]
														   & handle->PDR1_MSK);
		  }
		}
	}
}
 8001cfa:	f107 070c 	add.w	r7, r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <IO002_IOCR_OE_Enabled_lInit>:
#endif

/*This function initialises the input/output control registers.*/
static void IO002_IOCR_OE_Enabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d810      	bhi.n	8001d36 <IO002_IOCR_OE_Enabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR << (3U+(Pin*8U)));
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d1c:	6911      	ldr	r1, [r2, #16]
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001d28:	f102 0203 	add.w	r2, r2, #3
 8001d2c:	fa00 f202 	lsl.w	r2, r0, r2
 8001d30:	430a      	orrs	r2, r1
 8001d32:	611a      	str	r2, [r3, #16]
 8001d34:	e04f      	b.n	8001dd6 <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	2b03      	cmp	r3, #3
 8001d3a:	d917      	bls.n	8001d6c <IO002_IOCR_OE_Enabled_lInit+0x68>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	2b07      	cmp	r3, #7
 8001d40:	d814      	bhi.n	8001d6c <IO002_IOCR_OE_Enabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	f1a3 0304 	sub.w	r3, r3, #4
 8001d48:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR << (3U+(Pin*8U)));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d52:	6951      	ldr	r1, [r2, #20]
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001d5e:	f102 0203 	add.w	r2, r2, #3
 8001d62:	fa00 f202 	lsl.w	r2, r0, r2
 8001d66:	430a      	orrs	r2, r1
 8001d68:	615a      	str	r2, [r3, #20]
 8001d6a:	e034      	b.n	8001dd6 <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	2b07      	cmp	r3, #7
 8001d70:	d917      	bls.n	8001da2 <IO002_IOCR_OE_Enabled_lInit+0x9e>
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	2b0b      	cmp	r3, #11
 8001d76:	d814      	bhi.n	8001da2 <IO002_IOCR_OE_Enabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	f1a3 0308 	sub.w	r3, r3, #8
 8001d7e:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR << (3U+(Pin*8U)));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d88:	6991      	ldr	r1, [r2, #24]
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001d94:	f102 0203 	add.w	r2, r2, #3
 8001d98:	fa00 f202 	lsl.w	r2, r0, r2
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	619a      	str	r2, [r3, #24]
 8001da0:	e019      	b.n	8001dd6 <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	2b0b      	cmp	r3, #11
 8001da6:	d916      	bls.n	8001dd6 <IO002_IOCR_OE_Enabled_lInit+0xd2>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	2b0f      	cmp	r3, #15
 8001dac:	d813      	bhi.n	8001dd6 <IO002_IOCR_OE_Enabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	f1a3 030c 	sub.w	r3, r3, #12
 8001db4:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR << (3U+(Pin*8U)));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001dbe:	69d1      	ldr	r1, [r2, #28]
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001dca:	f102 0203 	add.w	r2, r2, #3
 8001dce:	fa00 f202 	lsl.w	r2, r0, r2
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}

}
 8001dd6:	f107 070c 	add.w	r7, r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr

08001de0 <IO002_IOCR_OE_Disabled_lInit>:

/*This function initialises the input/output control registers when output 
enable is false*/
static void IO002_IOCR_OE_Disabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	2b03      	cmp	r3, #3
 8001dee:	d810      	bhi.n	8001e12 <IO002_IOCR_OE_Disabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001df8:	6911      	ldr	r1, [r2, #16]
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6950      	ldr	r0, [r2, #20]
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001e04:	f102 0203 	add.w	r2, r2, #3
 8001e08:	fa00 f202 	lsl.w	r2, r0, r2
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	611a      	str	r2, [r3, #16]
 8001e10:	e04f      	b.n	8001eb2 <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	2b03      	cmp	r3, #3
 8001e16:	d917      	bls.n	8001e48 <IO002_IOCR_OE_Disabled_lInit+0x68>
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	2b07      	cmp	r3, #7
 8001e1c:	d814      	bhi.n	8001e48 <IO002_IOCR_OE_Disabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	f1a3 0304 	sub.w	r3, r3, #4
 8001e24:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e2e:	6951      	ldr	r1, [r2, #20]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	6950      	ldr	r0, [r2, #20]
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001e3a:	f102 0203 	add.w	r2, r2, #3
 8001e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e42:	430a      	orrs	r2, r1
 8001e44:	615a      	str	r2, [r3, #20]
 8001e46:	e034      	b.n	8001eb2 <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	2b07      	cmp	r3, #7
 8001e4c:	d917      	bls.n	8001e7e <IO002_IOCR_OE_Disabled_lInit+0x9e>
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	2b0b      	cmp	r3, #11
 8001e52:	d814      	bhi.n	8001e7e <IO002_IOCR_OE_Disabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	f1a3 0308 	sub.w	r3, r3, #8
 8001e5a:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e64:	6991      	ldr	r1, [r2, #24]
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6950      	ldr	r0, [r2, #20]
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001e70:	f102 0203 	add.w	r2, r2, #3
 8001e74:	fa00 f202 	lsl.w	r2, r0, r2
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	619a      	str	r2, [r3, #24]
 8001e7c:	e019      	b.n	8001eb2 <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	2b0b      	cmp	r3, #11
 8001e82:	d916      	bls.n	8001eb2 <IO002_IOCR_OE_Disabled_lInit+0xd2>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	2b0f      	cmp	r3, #15
 8001e88:	d813      	bhi.n	8001eb2 <IO002_IOCR_OE_Disabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	f1a3 030c 	sub.w	r3, r3, #12
 8001e90:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e9a:	69d1      	ldr	r1, [r2, #28]
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6950      	ldr	r0, [r2, #20]
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001ea6:	f102 0203 	add.w	r2, r2, #3
 8001eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}
}
 8001eb2:	f107 070c 	add.w	r7, r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <IO002_Init>:

/* Function to configure Port Pins based on user configuration & Higher App 
 * configurations.
 */
void IO002_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
	uint32_t i = (uint32_t)0;
 8001ec2:	f04f 0300 	mov.w	r3, #0
 8001ec6:	607b      	str	r3, [r7, #4]
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 8001ec8:	e00d      	b.n	8001ee6 <IO002_Init+0x2a>
	{
		IO002_lInit(IO002_HandleArr[i]);
 8001eca:	f240 0308 	movw	r3, #8
 8001ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fe87 	bl	8001bec <IO002_lInit>
 */
void IO002_Init(void)
{
	uint32_t i = (uint32_t)0;
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f103 0301 	add.w	r3, r3, #1
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d0ee      	beq.n	8001eca <IO002_Init+0xe>
	{
		IO002_lInit(IO002_HandleArr[i]);
	}  
}
 8001eec:	f107 0708 	add.w	r7, r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <IO002_ReadPin>:

/* 
*Function to read the Port Pin.
*/
inline uint32_t IO002_ReadPin(IO002_HandleType Handle)
{
 8001ef4:	b084      	sub	sp, #16
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	f107 0c04 	add.w	ip, r7, #4
 8001efe:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	return ((Handle.PortRegs->IN >> Handle.PortPin) & (uint32_t)1U);
 8001f02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f06:	797b      	ldrb	r3, [r7, #5]
 8001f08:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0c:	f003 0301 	and.w	r3, r3, #1
	
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	b004      	add	sp, #16
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop

08001f1c <IO002_SetPin>:

/*
* The function to set the chosen port pin to '1'
*/
inline void IO002_SetPin(IO002_HandleType Handle)
{
 8001f1c:	b084      	sub	sp, #16
 8001f1e:	b480      	push	{r7}
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	f107 0c04 	add.w	ip, r7, #4
 8001f26:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 8001f2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f2c:	797a      	ldrb	r2, [r7, #5]
 8001f2e:	f04f 0101 	mov.w	r1, #1
 8001f32:	fa01 f202 	lsl.w	r2, r1, r2
 8001f36:	605a      	str	r2, [r3, #4]
}
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	b004      	add	sp, #16
 8001f3e:	4770      	bx	lr

08001f40 <IO002_ResetPin>:

/*
*The function to set the chosen port pin to '0'
*/
inline void IO002_ResetPin(IO002_HandleType Handle)
{
 8001f40:	b084      	sub	sp, #16
 8001f42:	b480      	push	{r7}
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	f107 0c04 	add.w	ip, r7, #4
 8001f4a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10000UL << Handle.PortPin);
 8001f4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f50:	797a      	ldrb	r2, [r7, #5]
 8001f52:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001f56:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5a:	605a      	str	r2, [r3, #4]
}
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bc80      	pop	{r7}
 8001f60:	b004      	add	sp, #16
 8001f62:	4770      	bx	lr

08001f64 <IO002_SetOutputValue>:

/*
*This function sets the chosen port pin with the boolean 'value' provided
*/
inline void IO002_SetOutputValue(IO002_HandleType Handle,uint32_t Value)
{
 8001f64:	b084      	sub	sp, #16
 8001f66:	b480      	push	{r7}
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	f107 0c04 	add.w	ip, r7, #4
 8001f6e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(Value > (uint32_t)0)
 8001f72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d007      	beq.n	8001f88 <IO002_SetOutputValue+0x24>
	{
		Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 8001f78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f7a:	797a      	ldrb	r2, [r7, #5]
 8001f7c:	f04f 0101 	mov.w	r1, #1
 8001f80:	fa01 f202 	lsl.w	r2, r1, r2
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	e006      	b.n	8001f96 <IO002_SetOutputValue+0x32>
	}
	else
	{
		Handle.PortRegs->OMR = (0x10000UL << Handle.PortPin);
 8001f88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f8a:	797a      	ldrb	r2, [r7, #5]
 8001f8c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001f90:	fa01 f202 	lsl.w	r2, r1, r2
 8001f94:	605a      	str	r2, [r3, #4]
	}
}
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	b004      	add	sp, #16
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop

08001fa0 <IO002_TogglePin>:

/*
* The function to toggle the chosen port pin.
*/
inline void IO002_TogglePin(IO002_HandleType Handle)
{
 8001fa0:	b084      	sub	sp, #16
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	f107 0c04 	add.w	ip, r7, #4
 8001faa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10001UL << Handle.PortPin);
 8001fae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fb0:	797a      	ldrb	r2, [r7, #5]
 8001fb2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001fb6:	fa01 f202 	lsl.w	r2, r1, r2
 8001fba:	605a      	str	r2, [r3, #4]
}
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	b004      	add	sp, #16
 8001fc2:	4770      	bx	lr

08001fc4 <IO002_DisableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_DisableOutputDriver(const IO002_HandleType* Handle,
                                             IO002_InputModeType Mode)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	70fb      	strb	r3, [r7, #3]
	  /* Removed the definition of this API in v1.0.18 Release, 
	  as output port pin configuration shall be done by higher level App */
}
 8001fd0:	f107 070c 	add.w	r7, r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop

08001fdc <IO002_EnableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_EnableOutputDriver(const IO002_HandleType* Handle,IO002_OutputModeType Mode)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	70fb      	strb	r3, [r7, #3]
   /* Removed the definition of this API in v1.0.18 Release, as output port pin 
	  configuration shall be done by higher level App */
}
 8001fe8:	f107 070c 	add.w	r7, r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop

08001ff4 <ERU002_Init>:
/*
 * Function to initialize ERU channel
 */

void ERU002_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	607b      	str	r3, [r7, #4]
 8002000:	e00d      	b.n	800201e <ERU002_Init+0x2a>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
 8002002:	f240 030c 	movw	r3, #12
 8002006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002010:	4618      	mov	r0, r3
 8002012:	f000 f80b 	bl	800202c <ERU002_lInit>

void ERU002_Init(void)
{
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f103 0301 	add.w	r3, r3, #1
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d0ee      	beq.n	8002002 <ERU002_Init+0xe>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
  }
}
 8002024:	f107 0708 	add.w	r7, r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <ERU002_lInit>:

void ERU002_lInit(const ERU002_HandleType * Handle)
{
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
#if (UC_FAMILY == XMC4) 
  if (ERU1 == Handle->ERURegs)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800203c:	f2c4 0304 	movt	r3, #16388	; 0x4004
 8002040:	429a      	cmp	r2, r3
 8002042:	d10a      	bne.n	800205a <ERU002_lInit+0x2e>
  {
	  /* Reset the ERU Unit 1*/
	  if(RESET001_GetStatus(PER0_ERU1) == 1)
 8002044:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002048:	f7ff fab4 	bl	80015b4 <RESET001_GetStatus>
 800204c:	4603      	mov	r3, r0
 800204e:	2b01      	cmp	r3, #1
 8002050:	d103      	bne.n	800205a <ERU002_lInit+0x2e>
	  {
	    /* De-assert the module */
	    RESET001_DeassertReset(PER0_ERU1);
 8002052:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002056:	f7ff fa6d 	bl	8001534 <RESET001_DeassertReset>
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6852      	ldr	r2, [r2, #4]
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	6809      	ldr	r1, [r1, #0]
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	6840      	ldr	r0, [r0, #4]
 800206a:	f100 0008 	add.w	r0, r0, #8
 800206e:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	6889      	ldr	r1, [r1, #8]
 8002076:	ea4f 1101 	mov.w	r1, r1, lsl #4
 800207a:	f001 0430 	and.w	r4, r1, #48	; 0x30
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	68c9      	ldr	r1, [r1, #12]
 8002082:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002086:	f001 0104 	and.w	r1, r1, #4
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
 800208a:	4321      	orrs	r1, r4
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 800208c:	4301      	orrs	r1, r0
 800208e:	f102 0208 	add.w	r2, r2, #8
 8002092:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
			ERU_EXOCON_GEEN_Msk));	  					 
 
}
 8002096:	f107 070c 	add.w	r7, r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	bd90      	pop	{r4, r7, pc}
 800209e:	bf00      	nop

080020a0 <ERU002_SetPeripheralTrigInputSrc>:
 *  ERU_OGU_y = SIGNAL_ERU_OGU_y1 for signal 0
 */

uint32_t  ERU002_SetPeripheralTrigInputSrc(const ERU002_HandleType *Handle, 
                                           uint32_t ERU_OGU_y)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
	 
	uint32_t status = 0;
 80020aa:	f04f 0300 	mov.w	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
	
	ERU_GLOBAL_TypeDef *ERURegs = Handle->ERURegs;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60bb      	str	r3, [r7, #8]
	
	/* Check the OGU_y value */
	if( ( ERU_OGU_y <= ERU_OGU_Y_MAX ) && ( ERURegs != NULL) )
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	2b03      	cmp	r3, #3
 80020ba:	d81a      	bhi.n	80020f2 <ERU002_SetPeripheralTrigInputSrc+0x52>
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d017      	beq.n	80020f2 <ERU002_SetPeripheralTrigInputSrc+0x52>
	{
		/* ERUx_EXOCON[y]_ISS x =0 and 1, y = 0, 1, 2 and 3 */
		WR_REG(ERURegs->EXOCON[Handle->OutputChannel], ERU_EXOCON_ISS_Msk, 
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	f003 0103 	and.w	r1, r3, #3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6858      	ldr	r0, [r3, #4]
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	f100 0008 	add.w	r0, r0, #8
 80020d6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80020da:	f023 0303 	bic.w	r3, r3, #3
 80020de:	4319      	orrs	r1, r3
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	f102 0208 	add.w	r2, r2, #8
 80020e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		       ERU_EXOCON_ISS_Pos, ERU_OGU_y);
		
		status = ERU_INPUT_LEVEL_SET;
 80020ea:	f04f 0301 	mov.w	r3, #1
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	e002      	b.n	80020f8 <ERU002_SetPeripheralTrigInputSrc+0x58>
	}
	else
	{
		status = ERU_INVALID_INPUT;
 80020f2:	f04f 030f 	mov.w	r3, #15
 80020f6:	60fb      	str	r3, [r7, #12]
	}
	return status;
 80020f8:	68fb      	ldr	r3, [r7, #12]
	
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	f107 0714 	add.w	r7, r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop

08002108 <ERU002_GetPatternResult>:

/*
 * Function to get pattern result
 */
inline uint32_t ERU002_GetPatternResult(const ERU002_HandleType Handle)
{
 8002108:	b490      	push	{r4, r7}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	463c      	mov	r4, r7
 8002110:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t Status;
	
	Status = RD_REG(Handle.ERURegs->EXOCON[Handle.OutputChannel],
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	f102 0208 	add.w	r2, r2, #8
 800211c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002120:	f003 0308 	and.w	r3, r3, #8
 8002124:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002128:	617b      	str	r3, [r7, #20]
						  ERU_EXOCON_PDR_Msk,ERU_EXOCON_PDR_Pos);

	return Status;
 800212a:	697b      	ldr	r3, [r7, #20]

}
 800212c:	4618      	mov	r0, r3
 800212e:	f107 0718 	add.w	r7, r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bc90      	pop	{r4, r7}
 8002136:	4770      	bx	lr

08002138 <ERU002_EnablePatternDetection>:

/*
 * Function to enable pattern result
 */
void ERU002_EnablePatternDetection(const ERU002_HandleType *Handle)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d011      	beq.n	800216a <ERU002_EnablePatternDetection+0x32>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	6852      	ldr	r2, [r2, #4]
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	6809      	ldr	r1, [r1, #0]
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	6840      	ldr	r0, [r0, #4]
 8002156:	f100 0008 	add.w	r0, r0, #8
 800215a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800215e:	f041 0104 	orr.w	r1, r1, #4
 8002162:	f102 0208 	add.w	r2, r2, #8
 8002166:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 1);
	}
}
 800216a:	f107 070c 	add.w	r7, r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr

08002174 <ERU002_DisablePatternDetection>:

/*
 * Function to disable pattern result
 */
void ERU002_DisablePatternDetection(const ERU002_HandleType *Handle)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d011      	beq.n	80021a6 <ERU002_DisablePatternDetection+0x32>
	{	
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6852      	ldr	r2, [r2, #4]
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	6809      	ldr	r1, [r1, #0]
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	6840      	ldr	r0, [r0, #4]
 8002192:	f100 0008 	add.w	r0, r0, #8
 8002196:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800219a:	f021 0104 	bic.w	r1, r1, #4
 800219e:	f102 0208 	add.w	r2, r2, #8
 80021a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 0);
	}
}
 80021a6:	f107 070c 	add.w	r7, r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bc80      	pop	{r7}
 80021ae:	4770      	bx	lr

080021b0 <ERU002_SelectServiceRequestMode>:
/*
 * Function to select service request mode
 */
void ERU002_SelectServiceRequestMode(const ERU002_HandleType *Handle, 
		                             ERU002_ServiceRequestMode_t scheme)
{
 80021b0:	b490      	push	{r4, r7}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	70fb      	strb	r3, [r7, #3]
	if( Handle != NULL )
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d017      	beq.n	80021f2 <ERU002_SelectServiceRequestMode+0x42>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	6852      	ldr	r2, [r2, #4]
 80021ca:	78f9      	ldrb	r1, [r7, #3]
 80021cc:	ea4f 1101 	mov.w	r1, r1, lsl #4
 80021d0:	f001 0030 	and.w	r0, r1, #48	; 0x30
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	6809      	ldr	r1, [r1, #0]
 80021d8:	687c      	ldr	r4, [r7, #4]
 80021da:	6864      	ldr	r4, [r4, #4]
 80021dc:	f104 0408 	add.w	r4, r4, #8
 80021e0:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 80021e4:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 80021e8:	4301      	orrs	r1, r0
 80021ea:	f102 0208 	add.w	r2, r2, #8
 80021ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			   ERU_EXOCON_GP_Msk,ERU_EXOCON_GP_Pos,scheme);
	}
}
 80021f2:	f107 0708 	add.w	r7, r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc90      	pop	{r4, r7}
 80021fa:	4770      	bx	lr

080021fc <ERU001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_lInit(const ERU001_HandleType *Handle)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Used to store the value that needs to be loaded to 
     Event Input Control register */
  uint32_t uRegValue = 0U;
 8002204:	f04f 0300 	mov.w	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
  
#if (UC_FAMILY == XMC4)
  /* Check instantiated app resource is ERU1 kernel*/
  if (ERU1 == Handle->ERURegs)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002212:	f2c4 0304 	movt	r3, #16388	; 0x4004
 8002216:	429a      	cmp	r2, r3
 8002218:	d10a      	bne.n	8002230 <ERU001_lInit+0x34>
  {
    /* Get the reset status of the ERU1 peripheral */
    if (TRUE == RESET001_GetStatus(PER0_ERU1))
 800221a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800221e:	f7ff f9c9 	bl	80015b4 <RESET001_GetStatus>
 8002222:	4603      	mov	r3, r0
 8002224:	2b01      	cmp	r3, #1
 8002226:	d103      	bne.n	8002230 <ERU001_lInit+0x34>
	{ 
	  /* De-assert the ERU1 peripheral */
	  RESET001_DeassertReset(PER0_ERU1);
 8002228:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800222c:	f7ff f982 	bl	8001534 <RESET001_DeassertReset>
  }

#endif
  
  /* Rebuild Level Detection for Status Flag ETLx */
  uRegValue |= ( ( (uint32_t)Handle->LevelDetect   << ERU_EXICON_LD_Pos ) & \
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	795b      	ldrb	r3, [r3, #5]
 8002234:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	4313      	orrs	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_LD_Msk );
  /* Rising Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->RiseEdgeDetEn << ERU_EXICON_RE_Pos ) & \
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	799b      	ldrb	r3, [r3, #6]
 8002246:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	4313      	orrs	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_RE_Msk );
  /* Falling Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->FallEdgeDetEn << ERU_EXICON_FE_Pos ) & \
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	79db      	ldrb	r3, [r3, #7]
 8002258:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800225c:	f003 0308 	and.w	r3, r3, #8
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	4313      	orrs	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_FE_Msk );
  /* Input Source Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputSrcSel   << ERU_EXICON_SS_Pos ) & \
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	7a1b      	ldrb	r3, [r3, #8]
 800226a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800226e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	4313      	orrs	r3, r2
 8002276:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_SS_Msk );
  /* Input A Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputANegSel  << ERU_EXICON_NA_Pos ) & \
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	7a5b      	ldrb	r3, [r3, #9]
 800227c:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8002280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	4313      	orrs	r3, r2
 8002288:	60fb      	str	r3, [r7, #12]
          ERU_EXICON_NA_Msk );
  /* Input B Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputBNegSel  << ERU_EXICON_NB_Pos ) & \
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	7a9b      	ldrb	r3, [r3, #10]
 800228e:	ea4f 23c3 	mov.w	r3, r3, lsl #11
 8002292:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	4313      	orrs	r3, r2
 800229a:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_NB_Msk );
  /* Update of Event Input Control register*/
  Handle->ERURegs->EXICON[Handle->InputChannel] |= uRegValue;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	7912      	ldrb	r2, [r2, #4]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	6809      	ldr	r1, [r1, #0]
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	7900      	ldrb	r0, [r0, #4]
 80022ac:	f100 0004 	add.w	r0, r0, #4
 80022b0:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 80022b4:	68f9      	ldr	r1, [r7, #12]
 80022b6:	4301      	orrs	r1, r0
 80022b8:	f102 0204 	add.w	r2, r2, #4
 80022bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
} 
 80022c0:	f107 0710 	add.w	r7, r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <ERU001_Init>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_Init()
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	607b      	str	r3, [r7, #4]
 80022d4:	e00d      	b.n	80022f2 <ERU001_Init+0x2a>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
 80022d6:	f240 0310 	movw	r3, #16
 80022da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff ff89 	bl	80021fc <ERU001_lInit>
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f103 0301 	add.w	r3, r3, #1
 80022f0:	607b      	str	r3, [r7, #4]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0ee      	beq.n	80022d6 <ERU001_Init+0xe>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
  }	
}
 80022f8:	f107 0708 	add.w	r7, r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <ERU001_ClearFlag>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
inline void ERU001_ClearFlag(ERU001_HandleType Handle)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	f107 0304 	add.w	r3, r7, #4
 800230a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  Handle.ERURegs->EXICON[Handle.InputChannel] &= ~( (uint32_t)1U << ERU_EXICON_FL_Pos);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	7a3a      	ldrb	r2, [r7, #8]
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	7a38      	ldrb	r0, [r7, #8]
 8002316:	f100 0004 	add.w	r0, r0, #4
 800231a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800231e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8002322:	f102 0204 	add.w	r2, r2, #4
 8002326:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800232a:	f107 0714 	add.w	r7, r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002344:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8002348:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8002350:	68ba      	ldr	r2, [r7, #8]
 8002352:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002356:	4013      	ands	r3, r2
 8002358:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8002364:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002368:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800236c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800236e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8002372:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002376:	68ba      	ldr	r2, [r7, #8]
 8002378:	60da      	str	r2, [r3, #12]
}
 800237a:	f107 0714 	add.w	r7, r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr

08002384 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8002388:	f04f 0001 	mov.w	r0, #1
 800238c:	f7ff ffd2 	bl	8002334 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8002390:	f000 f854 	bl	800243c <DAVE_MUX_PreInit>
	//  Initialization of app 'ERU001'		     
	ERU001_Init();
 8002394:	f7ff ff98 	bl	80022c8 <ERU001_Init>
	 
	//  Initialization of app 'ERU002'		     
	ERU002_Init();
 8002398:	f7ff fe2c 	bl	8001ff4 <ERU002_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 800239c:	f7ff fa44 	bl	8001828 <IO004_Init>
	 
	//  Initialization of app 'IO002'		     
	IO002_Init();
 80023a0:	f7ff fd8c 	bl	8001ebc <IO002_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 80023a4:	f7ff f9fe 	bl	80017a4 <NVIC002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 80023a8:	f000 f802 	bl	80023b0 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop

080023b0 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
   	 
            	         
                                            
/*        ERU0 Macro definitions:         */  

  WR_REG(ERU0->EXISEL, ERU_EXISEL_EXS3A_Msk, ERU_EXISEL_EXS3A_Pos, SIGNAL_ERU_xA1);                /*    ERU0_EXISEL_EXS3A */
 80023b4:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80023b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80023bc:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 80023c0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80023c4:	6812      	ldr	r2, [r2, #0]
 80023c6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80023ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80023ce:	601a      	str	r2, [r3, #0]

  WR_REG(ERU0->EXICON[3], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU0_EXICON[3]_PE */
 80023d0:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80023d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80023d8:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 80023dc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80023e0:	69d2      	ldr	r2, [r2, #28]
 80023e2:	f042 0201 	orr.w	r2, r2, #1
 80023e6:	61da      	str	r2, [r3, #28]

  WR_REG(ERU0->EXICON[3], ERU_EXICON_OCS_Msk, ERU_EXICON_OCS_Pos, SIGNAL_TRx3);                        /*    ERU0_EXICON[3]_OCS */  
 80023e8:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80023ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80023f0:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 80023f4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80023f8:	69d2      	ldr	r2, [r2, #28]
 80023fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80023fe:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8002402:	61da      	str	r2, [r3, #28]
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR4, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P1.6 : PORT1_IOCR4_PC6_OE */					   
 8002404:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002408:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800240c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8002410:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002414:	6952      	ldr	r2, [r2, #20]
 8002416:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800241a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT3->IOCR8, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P3.9 : PORT3_IOCR8_PC9_OE */					   
 800241c:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8002420:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002424:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8002428:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800242c:	6992      	ldr	r2, [r2, #24]
 800242e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002432:	619a      	str	r2, [r3, #24]
					      
}
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop

0800243c <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop

08002448 <__libc_init_array>:
 8002448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800244a:	4f20      	ldr	r7, [pc, #128]	; (80024cc <__libc_init_array+0x84>)
 800244c:	4c20      	ldr	r4, [pc, #128]	; (80024d0 <__libc_init_array+0x88>)
 800244e:	1b38      	subs	r0, r7, r4
 8002450:	1087      	asrs	r7, r0, #2
 8002452:	d017      	beq.n	8002484 <__libc_init_array+0x3c>
 8002454:	1e7a      	subs	r2, r7, #1
 8002456:	6823      	ldr	r3, [r4, #0]
 8002458:	2501      	movs	r5, #1
 800245a:	f002 0601 	and.w	r6, r2, #1
 800245e:	4798      	blx	r3
 8002460:	42af      	cmp	r7, r5
 8002462:	d00f      	beq.n	8002484 <__libc_init_array+0x3c>
 8002464:	b12e      	cbz	r6, 8002472 <__libc_init_array+0x2a>
 8002466:	f854 1f04 	ldr.w	r1, [r4, #4]!
 800246a:	2502      	movs	r5, #2
 800246c:	4788      	blx	r1
 800246e:	42af      	cmp	r7, r5
 8002470:	d008      	beq.n	8002484 <__libc_init_array+0x3c>
 8002472:	6860      	ldr	r0, [r4, #4]
 8002474:	4780      	blx	r0
 8002476:	3502      	adds	r5, #2
 8002478:	68a2      	ldr	r2, [r4, #8]
 800247a:	1d26      	adds	r6, r4, #4
 800247c:	4790      	blx	r2
 800247e:	3408      	adds	r4, #8
 8002480:	42af      	cmp	r7, r5
 8002482:	d1f6      	bne.n	8002472 <__libc_init_array+0x2a>
 8002484:	4f13      	ldr	r7, [pc, #76]	; (80024d4 <__libc_init_array+0x8c>)
 8002486:	4c14      	ldr	r4, [pc, #80]	; (80024d8 <__libc_init_array+0x90>)
 8002488:	f7ff f818 	bl	80014bc <_init>
 800248c:	1b3b      	subs	r3, r7, r4
 800248e:	109f      	asrs	r7, r3, #2
 8002490:	d018      	beq.n	80024c4 <__libc_init_array+0x7c>
 8002492:	1e7d      	subs	r5, r7, #1
 8002494:	6821      	ldr	r1, [r4, #0]
 8002496:	f005 0601 	and.w	r6, r5, #1
 800249a:	2501      	movs	r5, #1
 800249c:	4788      	blx	r1
 800249e:	42af      	cmp	r7, r5
 80024a0:	d011      	beq.n	80024c6 <__libc_init_array+0x7e>
 80024a2:	b12e      	cbz	r6, 80024b0 <__libc_init_array+0x68>
 80024a4:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80024a8:	2502      	movs	r5, #2
 80024aa:	4780      	blx	r0
 80024ac:	42af      	cmp	r7, r5
 80024ae:	d00b      	beq.n	80024c8 <__libc_init_array+0x80>
 80024b0:	6862      	ldr	r2, [r4, #4]
 80024b2:	4790      	blx	r2
 80024b4:	3502      	adds	r5, #2
 80024b6:	68a3      	ldr	r3, [r4, #8]
 80024b8:	1d26      	adds	r6, r4, #4
 80024ba:	4798      	blx	r3
 80024bc:	3408      	adds	r4, #8
 80024be:	42af      	cmp	r7, r5
 80024c0:	d1f6      	bne.n	80024b0 <__libc_init_array+0x68>
 80024c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024ca:	bf00      	nop
 80024cc:	080024dc 	.word	0x080024dc
 80024d0:	080024dc 	.word	0x080024dc
 80024d4:	080024dc 	.word	0x080024dc
 80024d8:	080024dc 	.word	0x080024dc
