Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Jan 10 23:58:00 2026
| Host         : SaigesGamingPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exp_1q_control_sets_placed.rpt
| Design       : exp_1q
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           18 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  SEVEN_SEG/CLK_DIV/CLK         |                                          |                                          |                1 |              2 |         2.00 |
|  count_reg[3]                  |                                          |                                          |                1 |              2 |         2.00 |
|  CLOCK_DIVIDER/count_reg[25]_0 |                                          |                                          |                4 |              5 |         1.25 |
|  CLOCK_DIVIDER/count_reg[25]_0 | nolabel_line73/E[0]                      | nolabel_line73/AR[0]                     |                1 |              5 |         5.00 |
|  CLOCK_DIVIDER/count_reg[25]_0 | PRIME_CHECKER/E[0]                       | nolabel_line73/FSM_onehot_PS_reg[0]_0[0] |                2 |              5 |         2.50 |
|  count_reg[3]                  | nolabel_line73/FSM_onehot_PS_reg[1]_0[0] |                                          |                3 |              7 |         2.33 |
|  CLOCK_DIVIDER/count_reg[25]_0 | PRIME_RAM/E[0]                           |                                          |                4 |              7 |         1.75 |
|  CLOCK_DIVIDER/count_reg[25]_0 | PRIME_CHECKER/FSM_onehot_PS_reg[2]       |                                          |                2 |              7 |         3.50 |
|  count_reg[3]                  |                                          | PRIME_CHECKER/CLR                        |                3 |             10 |         3.33 |
|  count_reg[3]                  | PRIME_CHECKER/UP                         | nolabel_line73/FSM_onehot_PS_reg[1]_0[0] |                3 |             10 |         3.33 |
|  count_reg[3]                  | PRIME_CHECKER/LD3                        | PRIME_CHECKER/CLR                        |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                 |                                          |                                          |               12 |             44 |         3.67 |
+--------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+


