#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Nov 12 13:45:07 2024
# Process ID: 4808
# Current directory: C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1\vivado.jou
# Running On        :AxelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16874 MB
# Swap memory       :7547 MB
# Total Virtual     :24421 MB
# Available Virtual :4985 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 524.348 ; gain = 138.051
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 964.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'Correlator_TOF' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1699.133 ; gain = 582.953
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc]
WARNING: [Vivado 12-584] No ports matched 'clkOut'. [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clkOut'. [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk100M'. [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk100M'. [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.srcs/constrs_1/new/Const1.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1699.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.133 ; gain = 1159.086
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1699.133 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a785a673

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1699.133 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2a785a673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2039.527 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a785a673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2039.527 ; gain = 0.000
Phase 1 Initialization | Checksum: 2a785a673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2039.527 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2a785a673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.662 . Memory (MB): peak = 2040.715 ; gain = 1.188

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a785a673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.694 . Memory (MB): peak = 2040.715 ; gain = 1.188
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a785a673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.696 . Memory (MB): peak = 2040.715 ; gain = 1.188

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2a785a673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.917 . Memory (MB): peak = 2040.715 ; gain = 1.188
Retarget | Checksum: 2a785a673
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 27b5578fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2040.715 ; gain = 1.188
Constant propagation | Checksum: 27b5578fe
INFO: [Opt 31-389] Phase Constant propagation created 2384 cells and removed 3891 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 236093298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2040.715 ; gain = 1.188
Sweep | Checksum: 236093298
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 236093298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2040.715 ; gain = 1.188
BUFG optimization | Checksum: 236093298
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 236093298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2040.715 ; gain = 1.188
Shift Register Optimization | Checksum: 236093298
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 236093298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2040.715 ; gain = 1.188
Post Processing Netlist | Checksum: 236093298
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17f1c6ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.715 ; gain = 1.188

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2040.715 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17f1c6ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.715 ; gain = 1.188
Phase 9 Finalization | Checksum: 17f1c6ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.715 ; gain = 1.188
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |            2384  |            3891  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17f1c6ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.715 ; gain = 1.188

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17f1c6ca8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2040.715 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17f1c6ca8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2040.715 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2040.715 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17f1c6ca8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2040.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2040.715 ; gain = 341.582
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2056.605 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2058.152 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2058.152 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.152 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 2058.152 ; gain = 1.547
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2058.152 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2058.152 ; gain = 1.547
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2068.613 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c4f369d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2068.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2068.613 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 199a26b4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.633 . Memory (MB): peak = 2068.613 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 284dffd26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 284dffd26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.258 ; gain = 47.645
Phase 1 Placer Initialization | Checksum: 284dffd26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25811ad0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 279bc20da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 279bc20da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 262c57af6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1706 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 816 nets or LUTs. Breaked 0 LUT, combined 816 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2116.258 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            816  |                   816  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            816  |                   816  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 290b33b07

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2116.258 ; gain = 47.645
Phase 2.4 Global Placement Core | Checksum: 28cc943c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2116.258 ; gain = 47.645
Phase 2 Global Placement | Checksum: 28cc943c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a73f2bab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 196c493da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e7fffe0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 206b10ca0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 230bc8080

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23efa338f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21f4a9a64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2116.258 ; gain = 47.645
Phase 3 Detail Placement | Checksum: 21f4a9a64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 2116.258 ; gain = 47.645

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29638fb89

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.604 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17067a925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 2137.707 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/xcorr_temp[95][22]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/xcorr_temp[99]_292, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/xcorr_temp[191][22]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/xcorr_temp[191][22]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22d6b726a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2137.707 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 29638fb89

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2137.707 ; gain = 69.094

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.604. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f3cfc0ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2137.707 ; gain = 69.094

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2137.707 ; gain = 69.094
Phase 4.1 Post Commit Optimization | Checksum: 1f3cfc0ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2137.707 ; gain = 69.094

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f3cfc0ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2137.707 ; gain = 69.094

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f3cfc0ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2137.707 ; gain = 69.094
Phase 4.3 Placer Reporting | Checksum: 1f3cfc0ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2137.707 ; gain = 69.094

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2137.707 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2137.707 ; gain = 69.094
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2573eb908

Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2137.707 ; gain = 69.094
Ending Placer Task | Checksum: 21e0d347b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2137.707 ; gain = 69.094
74 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2137.707 ; gain = 77.660
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2137.707 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2137.707 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2149.559 ; gain = 0.906
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2151.645 ; gain = 2.953
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.645 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2151.645 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2151.645 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2151.645 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2151.645 ; gain = 2.953
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2151.645 ; gain = 13.938
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2203.840 ; gain = 52.195
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.604 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2226.188 ; gain = 3.680
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2230.758 ; gain = 8.242
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2230.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2230.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2230.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2230.758 ; gain = 8.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f81d2c18 ConstDB: 0 ShapeSum: 856eac0c RouteDB: a0815c57
Post Restoration Checksum: NetGraph: cb9d78d3 | NumContArr: d41645d8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 32505b3e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2353.285 ; gain = 96.301

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 32505b3e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2353.285 ; gain = 96.301

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 32505b3e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2353.285 ; gain = 96.301
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27f3e6b2a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2391.613 ; gain = 134.629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.607  | TNS=0.000  | WHS=-0.498 | THS=-39.743|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23671
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23671
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f0f8a55d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2433.297 ; gain = 176.312

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f0f8a55d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2433.297 ; gain = 176.312

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 27e40374a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2445.535 ; gain = 188.551
Phase 4 Initial Routing | Checksum: 27e40374a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2445.535 ; gain = 188.551
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===============================+===============================+==========================================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                                      |
+===============================+===============================+==========================================================+
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/D |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/D |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/D |
| clk_out1_design_1_clk_wiz_0_0 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]/D |
+-------------------------------+-------------------------------+----------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 864
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-7.809 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2951d1c23

Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2501.723 ; gain = 244.738

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.688 | TNS=-7.174 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 26ba61f22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.688 | TNS=-6.720 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1ec50e008

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2512.352 ; gain = 255.367
Phase 5 Rip-up And Reroute | Checksum: 1ec50e008

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 196925c08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.352 ; gain = 255.367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.688 | TNS=-6.720 | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 196925c08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 196925c08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.352 ; gain = 255.367
Phase 6 Delay and Skew Optimization | Checksum: 196925c08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.688 | TNS=-6.720 | WHS=0.052  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1dd268eb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2512.352 ; gain = 255.367
Phase 7 Post Hold Fix | Checksum: 1dd268eb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.17261 %
  Global Horizontal Routing Utilization  = 8.60242 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1dd268eb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1dd268eb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 249d54ba6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 249d54ba6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 2512.352 ; gain = 255.367

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.688 | TNS=-6.720 | WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 249d54ba6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 2512.352 ; gain = 255.367
Total Elapsed time in route_design: 37.989 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1fa606dee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 2512.352 ; gain = 255.367
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1fa606dee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 2512.352 ; gain = 255.367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 2512.352 ; gain = 281.594
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2512.352 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.957 ; gain = 4.605
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2531.535 ; gain = 3.387
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2532.988 ; gain = 4.840
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.988 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 2532.988 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2532.988 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2532.988 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2532.988 ; gain = 4.840
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/DelMaal1/DelMaal1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 13:47:38 2024...
