
#ifndef __PERIPHERAL_TIMER_H__
#define __PERIPHERAL_TIMER_H__

#ifdef __cplusplus
 extern "C" {
#endif

#include <math.h>
#include "ingsoc.h"

// we have 3 timers in total.
// For ING918xx: Timer 0 can be used as watchdog.
// For ING916xx: There is a dedicated watchdog timer.
#define TIMER_NUMBER                        3

#if (INGCHIPS_FAMILY == INGCHIPS_FAMILY_918)

#define TMR_CLK_FREQ                        OSC_CLK_FREQ

/**
 ****************************************************************************************
 * @brief Get counter of a timer
 *
 * @param[in] pTMR          timer address
 * @return                  counter
 ****************************************************************************************
 */
uint32_t TMR_GetCNT(TMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Reload a timer: set its counter to zero
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void TMR_Reload(TMR_TypeDef *pTMR);

//-----------
// TMR_CMP
//
void TMR_SetCMP(TMR_TypeDef *pTMR, uint32_t value);

/**
 ****************************************************************************************
 * @brief Set comparison value of a timer
 *
 * @param[in] pTMR          timer address
 * @param[in] value         comparison value
 ****************************************************************************************
 */
uint32_t TMR_GetCMP(TMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Enable a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void TMR_Enable(TMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Disable a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void TMR_Disable(TMR_TypeDef *pTMR);

// timer work mode
#define TMR_CTL_OP_MODE_WRAPPING            0            // 0 - continuous wrapping mode
#define TMR_CTL_OP_MODE_ONESHOT             1            // 1 - one-stop mode
#define TMR_CTL_OP_MODE_FREERUN             2            // 2 - continuous free-run mode

/**
 ****************************************************************************************
 * @brief Set work mode of a timer
 *
 * @param[in] pTMR          timer address
 * @param[in] mode          work mode
 ****************************************************************************************
 */
void TMR_SetOpMode(TMR_TypeDef *pTMR, uint8_t mode);

/**
 ****************************************************************************************
 * @brief Enable interrupt of a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void TMR_IntEnable(TMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Disable interrupt of a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void TMR_IntDisable(TMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Clear interrupt request of a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void TMR_IntClr(TMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Get interrupt status of a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
uint8_t TMR_IntHappened(TMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Enable watchdog.
 *        Watchdog timed out after its counter counts to `timeout` for 2 times,
 *        i.e., if `timeout` == TMR_CLK_FREQ (aka 1s), watchdog timed out after 2sec.
 *
 * @param[in] timeout    timeout counter.
 ****************************************************************************************
 */
void TMR_WatchDogEnable(uint32_t timeout);

/**
 ****************************************************************************************
 * @brief Disable watchdog.
 ****************************************************************************************
 */
void TMR_WatchDogDisable(void);

/**
 ****************************************************************************************
 * @brief Watchdog restart (aka feeding)
 ****************************************************************************************
 */
#define TMR_WatchDogRestart()      do { TMR0_UNLOCK(); TMR_Reload(APB_TMR0); TMR0_LOCK(); } while (0)

//-----------
// TMR_LOCK
//
void TMR0_LOCK(void);
void TMR0_UNLOCK(void);

#elif (INGCHIPS_FAMILY == INGCHIPS_FAMILY_916)

typedef enum
{
    WDT_INTTIME_INTERVAL_2MS          = 0,    //0.001953125s
    WDT_INTTIME_INTERVAL_8MS          = 1,    //0.0078125s
    WDT_INTTIME_INTERVAL_31MS         = 2,    //0.03125s
    WDT_INTTIME_INTERVAL_62MS         = 3,    //0.0625s
    WDT_INTTIME_INTERVAL_125MS        = 4,
    WDT_INTTIME_INTERVAL_250MS        = 5,
    WDT_INTTIME_INTERVAL_500MS        = 6,
    WDT_INTTIME_INTERVAL_1S           = 7,
    WDT_INTTIME_INTERVAL_4S           = 8,
    WDT_INTTIME_INTERVAL_16S          = 9,
    WDT_INTTIME_INTERVAL_1M_4S        = 10,   //64s
    WDT_INTTIME_INTERVAL_4M_16S       = 11,   //256s
    WDT_INTTIME_INTERVAL_17M_4S       = 12,   //1024s
    WDT_INTTIME_INTERVAL_1H_8M_16S    = 13,   //4096s
    WDT_INTTIME_INTERVAL_4H_33M_6S    = 14,   //16384s
    WDT_INTTIME_INTERVAL_18H_12M_16S  = 15    //65536s
}wdt_inttime_interval_t;

typedef enum
{
    WDT_RSTTIME_INTERVAL_4MS          = 0,    //3.90625ms
    WDT_RSTTIME_INTERVAL_8MS          = 1,    //7.8125ms
    WDT_RSTTIME_INTERVAL_15MS         = 2,    //15.625ms
    WDT_RSTTIME_INTERVAL_31MS         = 3,    //31.25ms
    WDT_RSTTIME_INTERVAL_62MS         = 4,    //62.5ms
    WDT_RSTTIME_INTERVAL_125MS        = 5,
    WDT_RSTTIME_INTERVAL_250MS        = 6,
    WDT_RSTTIME_INTERVAL_500MS        = 7
}wdt_rsttime_interval_t;


// timer work mode
#define TMR_CTL_OP_MODE_32BIT_TIMER_x1            1           // one 32bit timer
#define TMR_CTL_OP_MODE_16BIT_TIMER_x2            2           // dual 16bit timers
#define TMR_CTL_OP_MODE_8BIT_TIMER_x4             3           // four 8bit timers
#define TMR_CTL_OP_MODE_16BIT_PWM                 4           // PWM with two 16bit counters
#define TMR_CTL_OP_MODE_8BIT_PWM_16BIT_TIMER_x1   6           // MIXED: PWM with two 8bit counters + one 16bit timer
#define TMR_CTL_OP_MODE_8BIT_PWM_8BIT_TIMER_x2    7           // MIXED: PWM with two 8bit counters + dual 8bit timer

#define TMR_CLK_MODE_EXTERNAL                     0
#define TMR_CLK_MODE_APB                          1

/**
 ****************************************************************************************
 * @brief Set work mode of a timer channel
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] op_mode           work mode (see `TMR_CTL_OP_MODE_...`)
 * @param[in] clk_mode          clock mode (see `TMR_CLK_MODE_...`)
 * @param[in] pwm_park_value    PWM park value ({0, 1})
 ****************************************************************************************
 */
void TMR_SetOpMode(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t op_mode, uint8_t clk_mode, uint8_t pwm_park_value);

/**
 ****************************************************************************************
 * @brief Get counter clock frequency of a timer channel
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @return                      counter clock frequency in Hz
 ****************************************************************************************
 */
uint32_t TMR_GetClk(TMR_TypeDef *pTMR, uint8_t ch_id);

/**
 ****************************************************************************************
 * @brief Set reload value of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] value             reload value
 * Note on reload value:
 *   - For TMR_CTL_OP_MODE_32BIT_TIMER_x1: for 32-bit Timer 0
 *   - For TMR_CTL_OP_MODE_16BIT_TIMER_x2:
 *      * lower 16-bit [0..15] for Timer 0
 *      * upper 16-bit [16..31] for Timer 1
 *   - For TMR_CTL_OP_MODE_8BIT_TIMER_x4:
 *      * bits [0..7] for Timer 0
 *      * bits [8..15] for Timer 1
 *      * bits [16..23] for Timer 2
 *      * bits [24..31] for Timer 3
 *   - For TMR_CTL_OP_MODE_16BIT_PWM:
 *      * lower 16-bit [0..15] for PWM low period
 *      * upper 16-bit [16..31] for PWM high period
 *   - For TMR_CTL_OP_MODE_8BIT_PWM_16BIT_TIMER_x1:
 *      * bits [0..15] for Timer 0
 *      * bits [16..23] for PWM low period
 *      * bits [24..31] for PWM high period
 *   - For TMR_CTL_OP_MODE_8BIT_PWM_8BIT_TIMER_x2:
 *      * bits [0..7] for Timer 0
 *      * bits [8..15] for Timer 1
 *      * bits [16..23] for low period
 *      * bits [24..31] for high period
 ****************************************************************************************
 */
void TMR_SetReload(TMR_TypeDef *pTMR, uint8_t ch_id, uint32_t value);

/**
 ****************************************************************************************
 * @brief Reset reload value of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] mask              enable or disable a timer in a channel
 * @param[in] value             reload value
 * Note on reload value:
 *   - For TMR_CTL_OP_MODE_32BIT_TIMER_x1: for 32-bit Timer 0
 *   - For TMR_CTL_OP_MODE_16BIT_TIMER_x2:
 *      * lower 16-bit [0..15] for Timer 0
 *      * upper 16-bit [16..31] for Timer 1
 *   - For TMR_CTL_OP_MODE_8BIT_TIMER_x4:
 *      * bits [0..7] for Timer 0
 *      * bits [8..15] for Timer 1
 *      * bits [16..23] for Timer 2
 *      * bits [24..31] for Timer 3
 *   - For TMR_CTL_OP_MODE_16BIT_PWM:
 *      * lower 16-bit [0..15] for PWM low period
 *      * upper 16-bit [16..31] for PWM high period
 *   - For TMR_CTL_OP_MODE_8BIT_PWM_16BIT_TIMER_x1:
 *      * bits [0..15] for Timer 0
 *      * bits [16..23] for PWM low period
 *      * bits [24..31] for PWM high period
 *   - For TMR_CTL_OP_MODE_8BIT_PWM_8BIT_TIMER_x2:
 *      * bits [0..7] for Timer 0
 *      * bits [8..15] for Timer 1
 *      * bits [16..23] for low period
 *      * bits [24..31] for high period
 ****************************************************************************************
 */
void TMR_ResetReload(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t mask, uint32_t value);

/**
 ****************************************************************************************
 * @brief Enable a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] mask              enable or disable a timer in a channel
 * Note:
 *   - PWM is always identified as the 3rd timer (counting from 0).
 ****************************************************************************************
 */
void TMR_Enable(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t mask);

/**
 * @brief Get counter value of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @return    Current counter value
 */
uint32_t TMR_GetCNT(TMR_TypeDef *pTMR, uint8_t ch_id);

/**
 ****************************************************************************************
 * @brief Get comparison value (reload value) of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @return    Current comparison value
 ****************************************************************************************
 */
uint32_t TMR_GetCMP(TMR_TypeDef *pTMR, uint8_t ch_id);

/**
 ****************************************************************************************
 * @brief Enable interrupts of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] mask              interrupt mask (max. four interrupts per channel)
 * Note: When a bit in `mask` is zero, the corresponding interrupt is disabled.
 ****************************************************************************************
 */
void TMR_IntEnable(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t mask);

/**
 ****************************************************************************************
 * @brief Clear interrupt request of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] mask              mask of interrupts to be cleared
 ****************************************************************************************
 */
void TMR_IntClr(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t mask);

/**
 ****************************************************************************************
 * @brief Get interrupt status of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 ****************************************************************************************
 */
uint8_t TMR_IntHappened(TMR_TypeDef *pTMR, uint8_t ch_id);

/**
 * @brief Pause a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] enable            pause(1)/not pause(0)
 */
void TMR_PauseEnable(TMR_TypeDef *pTMR, uint8_t enable);

/**
 ****************************************************************************************
 * @brief Enable watchdog.
 *
 * The watchdog timer provides a two-stage mechanism to prevent a system from lock-up.
 *
 * In the first stage ("interrupt stage"), an interrupt will be asserted after `int_timeout`.
 * The second stage ("reset stage") begins right after the interrupt stage, and the reset signal
 * will be asserted after `rst_timeout`.
 *
 * Note: The internal counter runs at `RTC_CLOCK_FREQ`, and the actual timeouts are rough appropriations
 * of the specified timeout value.
 *
 * @param[in] int_timeout           timeout interval of "interrupt stage" in `wdt_inttime_interval_t`
 * @param[in] rst_timeout           timeout interval of "reset stage" in `wdt_rsttime_interval_t`
 * @param[in] enable_int            enable interrupt in "interrupt stage"
 ****************************************************************************************
 */
void TMR_WatchDogEnable3(wdt_inttime_interval_t int_timeout, wdt_rsttime_interval_t rst_timeout, uint8_t enable_int);

/**
 ****************************************************************************************
 * @brief Enable watchdog.
 *
 * This macro tries to provide similar interface as the one in ING918xx.
 *
 * Please use `TMR_WatchDogEnable3` instead for ING916xx.
 *
 * @param[in] timeout              see `TMR_WatchDogEnable` in ING918xx
 ****************************************************************************************
 */
#define TMR_WatchDogEnable(timeout) do { uint64_t TMR_CLK_FREQ = OSC_CLK_FREQ;uint32_t cnt = (uint64_t)(timeout) / OSC_CLK_FREQ;uint8_t mode = 7;\
                                            for (uint8_t i = 1; i < 10; i++,mode++) { if (cnt < (1UL << (i * 2))) {break;}} \
                                            TMR_WatchDogEnable3(mode, WDT_RSTTIME_INTERVAL_500MS, 1); } while (0)   \

/**
 ****************************************************************************************
 * @brief Watchdog restart (aka feeding)
 ****************************************************************************************
 */
void TMR_WatchDogRestart(void);

/**
 ****************************************************************************************
 * @brief Clear watchdog interrupt
 ****************************************************************************************
 */
void TMR_WatchDogClearInt(void);

/**
 ****************************************************************************************
 * @brief Disable watchdog.
 ****************************************************************************************
 */
void TMR_WatchDogDisable(void);

#elif (INGCHIPS_FAMILY == INGCHIPS_FAMILY_20)

typedef enum
{
    WDT_INTTIME_INTERVAL_2MS          = 0,    //0.001953125s
    WDT_INTTIME_INTERVAL_8MS          = 1,    //0.0078125s
    WDT_INTTIME_INTERVAL_31MS         = 2,    //0.03125s
    WDT_INTTIME_INTERVAL_62MS         = 3,    //0.0625s
    WDT_INTTIME_INTERVAL_125MS        = 4,
    WDT_INTTIME_INTERVAL_250MS        = 5,
    WDT_INTTIME_INTERVAL_500MS        = 6,
    WDT_INTTIME_INTERVAL_1S           = 7,
    WDT_INTTIME_INTERVAL_4S           = 8,
    WDT_INTTIME_INTERVAL_16S          = 9,
    WDT_INTTIME_INTERVAL_1M_4S        = 10,   //64s
    WDT_INTTIME_INTERVAL_4M_16S       = 11,   //256s
    WDT_INTTIME_INTERVAL_17M_4S       = 12,   //1024s
    WDT_INTTIME_INTERVAL_1H_8M_16S    = 13,   //4096s
    WDT_INTTIME_INTERVAL_4H_33M_6S    = 14,   //16384s
    WDT_INTTIME_INTERVAL_18H_12M_16S  = 15    //65536s
}wdt_inttime_interval_t;

typedef enum
{
    WDT_RSTTIME_INTERVAL_4MS          = 0,    //3.90625ms
    WDT_RSTTIME_INTERVAL_8MS          = 1,    //7.8125ms
    WDT_RSTTIME_INTERVAL_15MS         = 2,    //15.625ms
    WDT_RSTTIME_INTERVAL_31MS         = 3,    //31.25ms
    WDT_RSTTIME_INTERVAL_62MS         = 4,    //62.5ms
    WDT_RSTTIME_INTERVAL_125MS        = 5,
    WDT_RSTTIME_INTERVAL_250MS        = 6,
    WDT_RSTTIME_INTERVAL_500MS        = 7
}wdt_rsttime_interval_t;


// timer work mode
#define TMR_CTL_OP_MODE_32BIT_TIMER_x1            1           // one 32bit timer
#define TMR_CTL_OP_MODE_16BIT_TIMER_x2            2           // dual 16bit timers
#define TMR_CTL_OP_MODE_8BIT_TIMER_x4             3           // four 8bit timers
#define TMR_CTL_OP_MODE_16BIT_PWM                 4           // PWM with two 16bit counters
#define TMR_CTL_OP_MODE_8BIT_PWM_16BIT_TIMER_x1   6           // MIXED: PWM with two 8bit counters + one 16bit timer
#define TMR_CTL_OP_MODE_8BIT_PWM_8BIT_TIMER_x2    7           // MIXED: PWM with two 8bit counters + dual 8bit timer

#define TMR_CLK_MODE_EXTERNAL                     0
#define TMR_CLK_MODE_APB                          1

/**
 ****************************************************************************************
 * @brief Set work mode of a timer channel
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] op_mode           work mode (see `TMR_CTL_OP_MODE_...`)
 * @param[in] clk_mode          clock mode (see `TMR_CLK_MODE_...`)
 * @param[in] pwm_park_value    PWM park value ({0, 1})
 ****************************************************************************************
 */
void TMR_SetOpMode(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t op_mode, uint8_t clk_mode, uint8_t pwm_park_value);

/**
 ****************************************************************************************
 * @brief Get counter clock frequency of a timer channel
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @return                      counter clock frequency in Hz
 ****************************************************************************************
 */
uint32_t TMR_GetClk(TMR_TypeDef *pTMR, uint8_t ch_id);

/**
 ****************************************************************************************
 * @brief Set reload value of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] value             reload value
 * Note on reload value:
 *   - For TMR_CTL_OP_MODE_32BIT_TIMER_x1: for 32-bit Timer 0
 *   - For TMR_CTL_OP_MODE_16BIT_TIMER_x2:
 *      * lower 16-bit [0..15] for Timer 0
 *      * upper 16-bit [16..31] for Timer 1
 *   - For TMR_CTL_OP_MODE_8BIT_TIMER_x4:
 *      * bits [0..7] for Timer 0
 *      * bits [8..15] for Timer 1
 *      * bits [16..23] for Timer 2
 *      * bits [24..31] for Timer 3
 *   - For TMR_CTL_OP_MODE_16BIT_PWM:
 *      * lower 16-bit [0..15] for PWM low period
 *      * upper 16-bit [16..31] for PWM high period
 *   - For TMR_CTL_OP_MODE_8BIT_PWM_16BIT_TIMER_x1:
 *      * bits [0..15] for Timer 0
 *      * bits [16..23] for PWM low period
 *      * bits [24..31] for PWM high period
 *   - For TMR_CTL_OP_MODE_8BIT_PWM_8BIT_TIMER_x2:
 *      * bits [0..7] for Timer 0
 *      * bits [8..15] for Timer 1
 *      * bits [16..23] for low period
 *      * bits [24..31] for high period
 ****************************************************************************************
 */
void TMR_SetReload(TMR_TypeDef *pTMR, uint8_t ch_id, uint32_t value);

/**
 ****************************************************************************************
 * @brief Enable a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] mask              enable or disable a timer in a channel
 * Note:
 *   - PWM is always identified as the 3rd timer (counting from 0).
 ****************************************************************************************
 */
void TMR_Enable(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t mask);

/**
 * @brief Get counter value of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @return    Current counter value
 */
uint32_t TMR_GetCNT(TMR_TypeDef *pTMR, uint8_t ch_id);

/**
 ****************************************************************************************
 * @brief Get comparison value (reload value) of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @return    Current comparison value
 ****************************************************************************************
 */
uint32_t TMR_GetCMP(TMR_TypeDef *pTMR, uint8_t ch_id);

/**
 ****************************************************************************************
 * @brief Enable interrupts of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] mask              interrupt mask (max. four interrupts per channel)
 * Note: When a bit in `mask` is zero, the corresponding interrupt is disabled.
 ****************************************************************************************
 */
void TMR_IntEnable(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t mask);

/**
 ****************************************************************************************
 * @brief Clear interrupt request of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 * @param[in] mask              mask of interrupts to be cleared
 ****************************************************************************************
 */
void TMR_IntClr(TMR_TypeDef *pTMR, uint8_t ch_id, uint8_t mask);

/**
 ****************************************************************************************
 * @brief Get interrupt status of a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] ch_id             channel ID
 ****************************************************************************************
 */
uint8_t TMR_IntHappened(TMR_TypeDef *pTMR, uint8_t ch_id);

/**
 * @brief Pause a timer
 *
 * @param[in] pTMR              timer peripheral address
 * @param[in] enable            pause(1)/not pause(0)
 */
void TMR_PauseEnable(TMR_TypeDef *pTMR, uint8_t enable);

/**
 ****************************************************************************************
 * @brief Enable watchdog.
 *
 * The watchdog timer provides a two-stage mechanism to prevent a system from lock-up.
 *
 * In the first stage ("interrupt stage"), an interrupt will be asserted after `int_timeout`.
 * The second stage ("reset stage") begins right after the interrupt stage, and the reset signal
 * will be asserted after `rst_timeout`.
 *
 * Note: The internal counter runs at `RTC_CLOCK_FREQ`, and the actual timeouts are rough appropriations
 * of the specified timeout value.
 *
 * @param[in] int_timeout           timeout interval of "interrupt stage" in `wdt_inttime_interval_t`
 * @param[in] rst_timeout           timeout interval of "reset stage" in `wdt_rsttime_interval_t`
 * @param[in] enable_int            enable interrupt in "interrupt stage"
 ****************************************************************************************
 */
void TMR_WatchDogEnable3(wdt_inttime_interval_t int_timeout, wdt_rsttime_interval_t rst_timeout, uint8_t enable_int);

/**
 ****************************************************************************************
 * @brief Enable watchdog.
 *
 * This macro tries to provide similar interface as the one in ING918xx.
 *
 * Please use `TMR_WatchDogEnable3` instead for ING916xx.
 *
 * @param[in] timeout              see `TMR_WatchDogEnable` in ING918xx
 ****************************************************************************************
 */
#define TMR_WatchDogEnable(timeout) do { uint64_t TMR_CLK_FREQ = OSC_CLK_FREQ;uint32_t cnt = (uint64_t)(timeout) / OSC_CLK_FREQ;uint8_t mode = 7; \
                                            uint8_t i; \
                                            for (i = 1; i < 10; i++,mode++) { if (cnt < (1UL << (i * 2))) {break;}} \
                                            TMR_WatchDogEnable3(mode, WDT_RSTTIME_INTERVAL_500MS, 1); } while (0)   \

/**
 ****************************************************************************************
 * @brief Watchdog restart (aka feeding)
 ****************************************************************************************
 */
void TMR_WatchDogRestart(void);

/**
 ****************************************************************************************
 * @brief Clear watchdog interrupt
 ****************************************************************************************
 */
void TMR_WatchDogClearInt(void);

/**
 ****************************************************************************************
 * @brief Disable watchdog.
 ****************************************************************************************
 */
void TMR_WatchDogDisable(void);


/**
 ****************************************************************************************
 * @brief Get counter of a timer
 *
 * @param[in] pTMR          timer address
 * @return                  counter
 ****************************************************************************************
 */
uint32_t RTMR_GetCNT(RTMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Reload a timer: set its counter to zero
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void RTMR_Reload(RTMR_TypeDef *pTMR);

//-----------
// TMR_CMP
//
void RTMR_SetCMP(RTMR_TypeDef *pTMR, uint32_t value);

/**
 ****************************************************************************************
 * @brief Set comparison value of a timer
 *
 * @param[in] pTMR          timer address
 * @param[in] value         comparison value
 ****************************************************************************************
 */
uint32_t RTMR_GetCMP(RTMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Enable a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void RTMR_Enable(RTMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Disable a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void RTMR_Disable(RTMR_TypeDef *pTMR);

// timer work mode
#define TMR_CTL_OP_MODE_WRAPPING            0            // 0 - continuous wrapping mode
#define TMR_CTL_OP_MODE_ONESHOT             1            // 1 - one-stop mode
#define TMR_CTL_OP_MODE_FREERUN             2            // 2 - continuous free-run mode

/**
 ****************************************************************************************
 * @brief Set work mode of a timer
 *
 *
 * @param[in] pTMR          timer address
 * @param[in] mode          work mode
 ****************************************************************************************
 */
void RTMR_SetOpMode(RTMR_TypeDef *pTMR, uint8_t mode);

/**
 ****************************************************************************************
 * @brief Enable interrupt of a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void RTMR_IntEnable(RTMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Disable interrupt of a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void RTMR_IntDisable(RTMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Clear interrupt request of a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
void RTMR_IntClr(RTMR_TypeDef *pTMR);

/**
 ****************************************************************************************
 * @brief Get interrupt status of a timer
 *
 * @param[in] pTMR          timer address
 ****************************************************************************************
 */
uint8_t RTMR_IntHappened(RTMR_TypeDef *pTMR);

#endif

#ifdef __cplusplus
  }
#endif

#endif // __CM32GPM0_UART_H__
