 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Fri Dec 16 14:22:45 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[3] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[3] (in)                             0.000      0.000 r
  U541/Y (AND2X1)                      2212691.500
                                                  2212691.500 r
  U542/Y (INVX1)                       709772.000 2922463.500 f
  U477/Y (AND2X1)                      2034902.500
                                                  4957366.000 f
  U478/Y (INVX1)                       -1177490.000
                                                  3779876.000 r
  U515/Y (AND2X1)                      2201728.000
                                                  5981604.000 r
  U516/Y (INVX1)                       712321.500 6693925.500 f
  U401/Y (AND2X1)                      2034874.500
                                                  8728800.000 f
  U402/Y (INVX1)                       -1189741.000
                                                  7539059.000 r
  U598/Y (AND2X1)                      1979137.000
                                                  9518196.000 r
  U403/Y (AND2X1)                      2190822.000
                                                  11709018.000 r
  U404/Y (INVX1)                       710272.000 12419290.000 f
  U600/Y (AND2X1)                      2238238.000
                                                  14657528.000 f
  U449/Y (AND2X1)                      2433708.000
                                                  17091236.000 f
  U545/Y (INVX1)                       -1338016.000
                                                  15753220.000 r
  U469/Y (AND2X1)                      2198732.000
                                                  17951952.000 r
  U470/Y (INVX1)                       707920.000 18659872.000 f
  U601/Y (NAND2X1)                     1285772.000
                                                  19945644.000 r
  U499/Y (AND2X1)                      1842152.000
                                                  21787796.000 r
  U608/Y (NOR2X1)                      90598.000  21878394.000 f
  U546/Y (AND2X1)                      2449382.000
                                                  24327776.000 f
  U609/Y (NOR2X1)                      1220172.000
                                                  25547948.000 r
  U537/Y (AND2X1)                      1844168.000
                                                  27392116.000 r
  U538/Y (INVX1)                       712484.000 28104600.000 f
  U616/Y (NOR2X1)                      1157570.000
                                                  29262170.000 r
  U617/Y (NOR2X1)                      156906.000 29419076.000 f
  U618/Y (NAND2X1)                     886064.000 30305140.000 r
  U409/Y (AND2X1)                      1818732.000
                                                  32123872.000 r
  U410/Y (INVX1)                       715546.000 32839418.000 f
  U365/Y (AND2X1)                      2034874.000
                                                  34874292.000 f
  U366/Y (INVX1)                       -1175212.000
                                                  33699080.000 r
  U437/Y (AND2X1)                      1881336.000
                                                  35580416.000 r
  U438/Y (INVX1)                       707704.000 36288120.000 f
  U378/Y (NAND2X1)                     1285632.000
                                                  37573752.000 r
  U450/Y (AND2X1)                      1818776.000
                                                  39392528.000 r
  U451/Y (INVX1)                       708316.000 40100844.000 f
  U622/Y (NAND2X1)                     918852.000 41019696.000 r
  U511/Y (AND2X1)                      1842124.000
                                                  42861820.000 r
  U512/Y (INVX1)                       716944.000 43578764.000 f
  U627/Y (AND2X1)                      2241096.000
                                                  45819860.000 f
  U628/Y (NAND2X1)                     864352.000 46684212.000 r
  U425/Y (AND2X1)                      1818896.000
                                                  48503108.000 r
  U426/Y (INVX1)                       707584.000 49210692.000 f
  U363/Y (OR2X1)                       2316124.000
                                                  51526816.000 f
  U364/Y (INVX1)                       -983652.000
                                                  50543164.000 r
  U630/Y (NOR2X1)                      542828.000 51085992.000 f
  out[0] (out)                            0.000   51085992.000 f
  data arrival time                               51085992.000

  clock clk (rise edge)                250000000.000
                                                  250000000.000
  clock network delay (ideal)             0.000   250000000.000
  output external delay                   0.000   250000000.000
  data required time                              250000000.000
  -----------------------------------------------------------
  data required time                              250000000.000
  data arrival time                               -51085992.000
  -----------------------------------------------------------
  slack (MET)                                     198914016.000


1
