{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "50000004"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[4]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[5]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[4]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[3]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[2]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[1]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[30]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[28]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[27]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[26]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[25]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[24]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[23]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[22]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[21]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[20]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[19]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[18]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[16]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[15]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[14]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[13]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[12]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[11]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[10]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[9]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[8]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[7]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[6]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[5]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[4]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[3]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[2]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[1]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[5]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[4]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[3]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[2]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[1]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[31]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[30]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[29]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[28]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[27]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[26]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[25]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[24]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[23]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[22]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[21]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[20]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[19]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[18]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[17]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[16]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[15]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[14]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[13]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[12]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[11]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[10]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[9]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[8]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[7]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[6]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[5]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[4]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[3]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[2]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[1]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[31]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[30]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[29]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[28]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[27]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[26]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[25]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[24]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[23]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[22]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[21]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[20]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[19]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[18]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[17]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[16]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[15]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[14]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[13]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[12]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[11]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[10]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[9]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[8]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[7]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[6]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[5]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[4]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[3]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[2]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[1]"
                                            },
                                            {
                                                "name": "u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "u_fwrisc_fpga_top/dready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "u_ila_0_dvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "u_ila_0_dwrite",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "u_fwrisc_fpga_top/u_core/u_regfile/rd_wen",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}