#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002760ef0 .scope module, "FullAdder_Test" "FullAdder_Test" 2 32;
 .timescale 0 0;
v0000000002778a10_0 .var "a", 0 0;
v00000000027780b0_0 .var "b", 0 0;
v0000000002778510_0 .var "c", 0 0;
v00000000027d06c0_0 .net "carry", 0 0, L_00000000027d2640;  1 drivers
v00000000027cf360_0 .net "sum", 0 0, L_00000000027d2720;  1 drivers
S_00000000008be060 .scope module, "fa" "FullAdder" 2 56, 3 11 0, S_0000000002760ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carry"
L_00000000027d2640 .functor XOR 1, L_0000000002723430, L_00000000027d2410, C4<0>, C4<0>;
v0000000002778330_0 .net "a", 0 0, v0000000002778a10_0;  1 drivers
v0000000002777c50_0 .net "b", 0 0, v00000000027780b0_0;  1 drivers
v00000000027783d0_0 .net "c", 0 0, v0000000002778510_0;  1 drivers
v0000000002777cf0_0 .net "c0", 0 0, L_0000000002723430;  1 drivers
v0000000002777d90_0 .net "c1", 0 0, L_00000000027d2410;  1 drivers
v0000000002778970_0 .net "carry", 0 0, L_00000000027d2640;  alias, 1 drivers
v0000000002778470_0 .net "s0", 0 0, L_00000000008b7e20;  1 drivers
v0000000002777ed0_0 .net "sum", 0 0, L_00000000027d2720;  alias, 1 drivers
S_0000000002779e20 .scope module, "ha1" "HalfAdder" 3 17, 3 1 0, S_00000000008be060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_0000000002723430 .functor AND 1, v0000000002778a10_0, v00000000027780b0_0, C4<1>, C4<1>;
L_00000000008b7e20 .functor XOR 1, v0000000002778a10_0, v00000000027780b0_0, C4<0>, C4<0>;
v00000000027788d0_0 .net "A", 0 0, v0000000002778a10_0;  alias, 1 drivers
v00000000027781f0_0 .net "B", 0 0, v00000000027780b0_0;  alias, 1 drivers
v0000000002777f70_0 .net "C", 0 0, L_0000000002723430;  alias, 1 drivers
v0000000002777bb0_0 .net "S", 0 0, L_00000000008b7e20;  alias, 1 drivers
S_00000000008be1e0 .scope module, "ha2" "HalfAdder" 3 18, 3 1 0, S_00000000008be060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_00000000027d2410 .functor AND 1, v0000000002778510_0, L_00000000008b7e20, C4<1>, C4<1>;
L_00000000027d2720 .functor XOR 1, v0000000002778510_0, L_00000000008b7e20, C4<0>, C4<0>;
v0000000002778650_0 .net "A", 0 0, v0000000002778510_0;  alias, 1 drivers
v0000000002778790_0 .net "B", 0 0, L_00000000008b7e20;  alias, 1 drivers
v0000000002778290_0 .net "C", 0 0, L_00000000027d2410;  alias, 1 drivers
v0000000002778830_0 .net "S", 0 0, L_00000000027d2720;  alias, 1 drivers
S_000000000275f550 .scope module, "HalfAdder_Test" "HalfAdder_Test" 2 1;
 .timescale 0 0;
v00000000027cf860_0 .var "a", 0 0;
v00000000027cfb80_0 .var "b", 0 0;
v00000000027d0580_0 .net "carry", 0 0, L_00000000027d2480;  1 drivers
v00000000027d0a80_0 .net "sum", 0 0, L_00000000027d24f0;  1 drivers
S_00000000008b7b20 .scope module, "ha" "HalfAdder" 2 25, 3 1 0, S_000000000275f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_00000000027d2480 .functor AND 1, v00000000027cf860_0, v00000000027cfb80_0, C4<1>, C4<1>;
L_00000000027d24f0 .functor XOR 1, v00000000027cf860_0, v00000000027cfb80_0, C4<0>, C4<0>;
v00000000027cf5e0_0 .net "A", 0 0, v00000000027cf860_0;  1 drivers
v00000000027cfea0_0 .net "B", 0 0, v00000000027cfb80_0;  1 drivers
v00000000027cf7c0_0 .net "C", 0 0, L_00000000027d2480;  alias, 1 drivers
v00000000027d0e40_0 .net "S", 0 0, L_00000000027d24f0;  alias, 1 drivers
S_000000000275f6d0 .scope module, "Multiplier_Test" "Multiplier_Test" 4 1;
 .timescale 0 0;
v00000000027d0940_0 .net "a0", 0 0, L_00000000027cfcc0;  1 drivers
v00000000027cf9a0_0 .net "a1", 0 0, L_00000000027d0d00;  1 drivers
v00000000027d0300_0 .net "b0", 0 0, L_00000000027cf540;  1 drivers
v00000000027d08a0_0 .net "b1", 0 0, L_00000000027d0da0;  1 drivers
v00000000027d0440_0 .net "c0", 0 0, L_00000000027d2560;  1 drivers
v00000000027d0c60_0 .net "c1", 0 0, L_00000000027d2100;  1 drivers
v00000000027d0b20_0 .net "c2", 0 0, L_00000000027d21e0;  1 drivers
v00000000027d0bc0_0 .net "c3", 0 0, L_00000000027d2170;  1 drivers
v00000000027cfa40_0 .var/i "i", 31 0;
L_00000000027cfcc0 .part v00000000027cfa40_0, 0, 1;
L_00000000027d0d00 .part v00000000027cfa40_0, 1, 1;
L_00000000027cf540 .part v00000000027cfa40_0, 2, 1;
L_00000000027d0da0 .part v00000000027cfa40_0, 3, 1;
S_00000000008b7ca0 .scope module, "mult" "Multiplier" 4 17, 5 1 0, S_000000000275f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a0"
    .port_info 1 /INPUT 1 "a1"
    .port_info 2 /INPUT 1 "b0"
    .port_info 3 /INPUT 1 "b1"
    .port_info 4 /OUTPUT 1 "c0"
    .port_info 5 /OUTPUT 1 "c1"
    .port_info 6 /OUTPUT 1 "c2"
    .port_info 7 /OUTPUT 1 "c3"
L_00000000027d2560 .functor AND 1, L_00000000027cfcc0, L_00000000027cf540, C4<1>, C4<1>;
L_00000000027d25d0 .functor AND 1, L_00000000027cfcc0, L_00000000027d0da0, C4<1>, C4<1>;
L_00000000027d26b0 .functor AND 1, L_00000000027d0d00, L_00000000027cf540, C4<1>, C4<1>;
L_00000000027d2800 .functor AND 1, L_00000000027d0d00, L_00000000027d0da0, C4<1>, C4<1>;
v00000000027d01c0_0 .net "a0", 0 0, L_00000000027cfcc0;  alias, 1 drivers
v00000000027cf4a0_0 .net "a0b1", 0 0, L_00000000027d25d0;  1 drivers
v00000000027cf680_0 .net "a1", 0 0, L_00000000027d0d00;  alias, 1 drivers
v00000000027d0080_0 .net "a1b0", 0 0, L_00000000027d26b0;  1 drivers
v00000000027d0260_0 .net "a1b1", 0 0, L_00000000027d2800;  1 drivers
v00000000027cfae0_0 .net "b0", 0 0, L_00000000027cf540;  alias, 1 drivers
v00000000027d04e0_0 .net "b1", 0 0, L_00000000027d0da0;  alias, 1 drivers
v00000000027cf720_0 .net "c0", 0 0, L_00000000027d2560;  alias, 1 drivers
v00000000027cffe0_0 .net "c1", 0 0, L_00000000027d2100;  alias, 1 drivers
v00000000027d0620_0 .net "c2", 0 0, L_00000000027d21e0;  alias, 1 drivers
v00000000027d0800_0 .net "c3", 0 0, L_00000000027d2170;  alias, 1 drivers
v00000000027d09e0_0 .net "ha0c", 0 0, L_00000000027d2790;  1 drivers
S_0000000002722930 .scope module, "ha0" "HalfAdder" 5 10, 3 1 0, S_00000000008b7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_00000000027d2790 .functor AND 1, L_00000000027d26b0, L_00000000027d25d0, C4<1>, C4<1>;
L_00000000027d2100 .functor XOR 1, L_00000000027d26b0, L_00000000027d25d0, C4<0>, C4<0>;
v00000000027d03a0_0 .net "A", 0 0, L_00000000027d26b0;  alias, 1 drivers
v00000000027cf900_0 .net "B", 0 0, L_00000000027d25d0;  alias, 1 drivers
v00000000027d0120_0 .net "C", 0 0, L_00000000027d2790;  alias, 1 drivers
v00000000027cf400_0 .net "S", 0 0, L_00000000027d2100;  alias, 1 drivers
S_0000000002722ab0 .scope module, "ha1" "HalfAdder" 5 13, 3 1 0, S_00000000008b7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_00000000027d2170 .functor AND 1, L_00000000027d2790, L_00000000027d2800, C4<1>, C4<1>;
L_00000000027d21e0 .functor XOR 1, L_00000000027d2790, L_00000000027d2800, C4<0>, C4<0>;
v00000000027cff40_0 .net "A", 0 0, L_00000000027d2790;  alias, 1 drivers
v00000000027cfc20_0 .net "B", 0 0, L_00000000027d2800;  alias, 1 drivers
v00000000027cf2c0_0 .net "C", 0 0, L_00000000027d2170;  alias, 1 drivers
v00000000027d0760_0 .net "S", 0 0, L_00000000027d21e0;  alias, 1 drivers
    .scope S_0000000002760ef0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000002760ef0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000002760ef0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000002760ef0;
T_3 ;
    %vpi_call 2 40 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002760ef0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027780b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002778510_0, 0, 1;
    %delay 90, 0;
    %vpi_call 2 53 "$stop" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000002760ef0;
T_4 ;
    %vpi_call 2 59 "$monitor", "a: %h, b: %h, c: %h, sum: %h carry: %h", v0000000002778a10_0, v00000000027780b0_0, v0000000002778510_0, v00000000027cf360_0, v00000000027d06c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000275f550;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027cf860_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000000000275f550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027cfb80_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000000000275f550;
T_7 ;
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000275f550 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027cf860_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027cfb80_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027cf860_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027cfb80_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027cf860_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027cfb80_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027cf860_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027cfb80_0, 0, 1;
    %delay 90, 0;
    %vpi_call 2 22 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000000000275f550;
T_8 ;
    %vpi_call 2 28 "$monitor", "a: %h, b: %h, sum: %h carry: %h", v00000000027cf860_0, v00000000027cfb80_0, v00000000027d0a80_0, v00000000027d0580_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000000000275f6d0;
T_9 ;
    %vpi_call 4 7 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000275f6d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027cfa40_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000000027cfa40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 10, 0;
    %load/vec4 v00000000027cfa40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027cfa40_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 4 11 "$stop" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "AdderTest.v";
    "Adder.v";
    "MultiplierTest.v";
    "Multiplier.v";
