# Verilog
This is my HDL code page which I started to showcase my coding skills and documenting my work for future reference. 
I am pursuing my master's at Texas A&M University (2019-21).
I am looking forward to be a verification engineer.
If you have any doubts you are welcomed to email me @ arunraja08@gmail.com
<div class="LI-profile-badge"  data-version="v1" data-size="medium" data-locale="en_US" data-type="vertical" data-theme="dark" data-vanity="arunrjm"><a class="LI-simple-link" href='https://www.linkedin.com/in/arunrjm?trk=profile-badge'>Arun Raja Manjini</a></div>
