Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jan 12 14:43:50 2024
| Host         : smaz-brn running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file w_icons_top_timing_summary_routed.rpt -pb w_icons_top_timing_summary_routed.pb -rpx w_icons_top_timing_summary_routed.rpx -warn_on_violation
| Design       : w_icons_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-14  Critical Warning  LUT on the clock tree                           4           
TIMING-18  Warning           Missing input or output delay                   4           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.047        0.000                      0                 6056        0.054        0.000                      0                 6056        4.500        0.000                       0                  2429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_ref_pin  {0.000 5.000}        10.000          100.000         
  CLK_REC_O  {0.000 15.000}       30.000          33.333          
clk_spi_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ref_pin         5.854        0.000                      0                   16        0.160        0.000                      0                   16        4.500        0.000                       0                    18  
  CLK_REC_O         9.228        0.000                      0                 1361        0.054        0.000                      0                 1361       14.500        0.000                       0                  1145  
clk_spi_pin        44.080        0.000                      0                 2549        0.083        0.000                      0                 2549       49.500        0.000                       0                  1266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_REC_O     clk_ref_pin         3.285        0.000                      0                    1        0.192        0.000                      0                    1  
clk_ref_pin   CLK_REC_O           5.933        0.000                      0                    2        0.847        0.000                      0                    2  
clk_spi_pin   CLK_REC_O           0.047        0.000                      0                  107        0.104        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ref_pin        CLK_REC_O                1.887        0.000                      0                  952        0.211        0.000                      0                  952  
**async_default**  clk_ref_pin        clk_ref_pin              2.802        0.000                      0                   15        0.882        0.000                      0                   15  
**async_default**  clk_spi_pin        clk_spi_pin             92.974        0.000                      0                 1084        0.749        0.000                      0                 1084  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK_REC_O                   
(none)        clk_spi_pin                 
(none)                      CLK_REC_O     
(none)                      clk_ref_pin   
(none)                      clk_spi_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_pin
  To Clock:  clk_ref_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/set_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 2.129ns (54.096%)  route 1.807ns (45.904%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  i_common_clkdiv_by_n_top/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    i_common_clkdiv_by_n_top/next_count0_carry__0_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.631 f  i_common_clkdiv_by_n_top/next_count0_carry__1/O[2]
                         net (fo=3, routed)           0.865     8.495    i_common_clkdiv_by_n_top/next_count0_carry__1_n_5
    SLICE_X46Y97         LUT4 (Prop_lut4_I0_O)        0.302     8.797 r  i_common_clkdiv_by_n_top/set_clk0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.797    i_common_clkdiv_by_n_top/set_clk0_carry_i_1__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.173 r  i_common_clkdiv_by_n_top/set_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.173    i_common_clkdiv_by_n_top/set_clk0
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y97         FDCE (Setup_fdce_C_D)       -0.150    15.027    i_common_clkdiv_by_n_top/set_clk_reg
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/reset_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 2.152ns (54.889%)  route 1.769ns (45.111%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.500 f  i_common_clkdiv_by_n_top/next_count0_carry__0/O[0]
                         net (fo=3, routed)           0.827     8.326    i_common_clkdiv_by_n_top/next_count0_carry__0_n_7
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299     8.625 r  i_common_clkdiv_by_n_top/reset_clk0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.625    i_common_clkdiv_by_n_top/reset_clk0_carry_i_3__0_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.158 r  i_common_clkdiv_by_n_top/reset_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    i_common_clkdiv_by_n_top/reset_clk0
    SLICE_X46Y98         FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y98         FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)       -0.150    15.027    i_common_clkdiv_by_n_top/reset_clk_reg
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.761ns (47.570%)  route 1.941ns (52.430%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  i_common_clkdiv_by_n_top/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    i_common_clkdiv_by_n_top/next_count0_carry__0_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.614 r  i_common_clkdiv_by_n_top/next_count0_carry__1/O[0]
                         net (fo=3, routed)           0.999     8.613    i_common_clkdiv_by_n_top/next_count0_carry__1_n_7
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.327     8.940 r  i_common_clkdiv_by_n_top/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.940    i_common_clkdiv_by_n_top/next_count[9]
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.118    15.320    i_common_clkdiv_by_n_top/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 1.743ns (50.810%)  route 1.687ns (49.190%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.591 r  i_common_clkdiv_by_n_top/next_count0_carry__0/O[3]
                         net (fo=3, routed)           0.745     8.336    i_common_clkdiv_by_n_top/next_count0_carry__0_n_4
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.332     8.668 r  i_common_clkdiv_by_n_top/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.668    i_common_clkdiv_by_n_top/next_count[8]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.118    15.294    i_common_clkdiv_by_n_top/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.619ns (47.749%)  route 1.772ns (52.251%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.500 r  i_common_clkdiv_by_n_top/next_count0_carry__0/O[0]
                         net (fo=3, routed)           0.830     8.329    i_common_clkdiv_by_n_top/next_count0_carry__0_n_7
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.299     8.628 r  i_common_clkdiv_by_n_top/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.628    i_common_clkdiv_by_n_top/next_count[5]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.079    15.255    i_common_clkdiv_by_n_top/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.875ns (54.437%)  route 1.569ns (45.563%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  i_common_clkdiv_by_n_top/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    i_common_clkdiv_by_n_top/next_count0_carry__0_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.726 r  i_common_clkdiv_by_n_top/next_count0_carry__1/O[1]
                         net (fo=3, routed)           0.627     8.353    i_common_clkdiv_by_n_top/next_count0_carry__1_n_6
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.329     8.682 r  i_common_clkdiv_by_n_top/count[10]_i_1/O
                         net (fo=1, routed)           0.000     8.682    i_common_clkdiv_by_n_top/next_count[10]
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.118    15.320    i_common_clkdiv_by_n_top/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.668ns (51.800%)  route 1.552ns (48.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.517 r  i_common_clkdiv_by_n_top/next_count0_carry__0/O[2]
                         net (fo=3, routed)           0.610     8.127    i_common_clkdiv_by_n_top/next_count0_carry__0_n_5
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.331     8.458 r  i_common_clkdiv_by_n_top/count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.458    i_common_clkdiv_by_n_top/next_count[7]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.118    15.294    i_common_clkdiv_by_n_top/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.299ns (41.357%)  route 1.842ns (58.643%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.180 r  i_common_clkdiv_by_n_top/next_count0_carry/O[0]
                         net (fo=3, routed)           0.900     8.080    i_common_clkdiv_by_n_top/next_count0_carry_n_7
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.299     8.379 r  i_common_clkdiv_by_n_top/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.379    i_common_clkdiv_by_n_top/next_count[1]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[1]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.077    15.253    i_common_clkdiv_by_n_top/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.735ns (55.284%)  route 1.403ns (44.716%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.612 r  i_common_clkdiv_by_n_top/next_count0_carry__0/O[1]
                         net (fo=3, routed)           0.461     8.073    i_common_clkdiv_by_n_top/next_count0_carry__0_n_6
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.303     8.376 r  i_common_clkdiv_by_n_top/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.376    i_common_clkdiv_by_n_top/next_count[6]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.079    15.255    i_common_clkdiv_by_n_top/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.753ns (55.517%)  route 1.405ns (44.483%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.942     6.698    i_common_clkdiv_by_n_top/count[0]
    SLICE_X47Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.278 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  i_common_clkdiv_by_n_top/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    i_common_clkdiv_by_n_top/next_count0_carry__0_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.631 r  i_common_clkdiv_by_n_top/next_count0_carry__1/O[2]
                         net (fo=3, routed)           0.463     8.093    i_common_clkdiv_by_n_top/next_count0_carry__1_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.302     8.395 r  i_common_clkdiv_by_n_top/count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.395    i_common_clkdiv_by_n_top/next_count[11]
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.081    15.283    i_common_clkdiv_by_n_top/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/Q
                         net (fo=1, routed)           0.056     1.708    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.841     2.006    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                         clock pessimism             -0.517     1.488    
    SLICE_X38Y99         FDCE (Hold_fdce_C_D)         0.060     1.548    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.233     1.884    i_common_clkdiv_by_n_top/count[0]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  i_common_clkdiv_by_n_top/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    i_common_clkdiv_by_n_top/count[0]_i_1_n_0
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.121     1.607    i_common_clkdiv_by_n_top/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.212ns (43.758%)  route 0.272ns (56.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.272     1.923    i_common_clkdiv_by_n_top/set_clk
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.048     1.971 r  i_common_clkdiv_by_n_top/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.971    i_common_clkdiv_by_n_top/next_count[8]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y96         FDCE (Hold_fdce_C_D)         0.131     1.632    i_common_clkdiv_by_n_top/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.407%)  route 0.272ns (56.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.272     1.923    i_common_clkdiv_by_n_top/set_clk
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.968 r  i_common_clkdiv_by_n_top/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.968    i_common_clkdiv_by_n_top/next_count[6]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y96         FDCE (Hold_fdce_C_D)         0.121     1.622    i_common_clkdiv_by_n_top/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/reset_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/clkdiv_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.293%)  route 0.285ns (57.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y98         FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/reset_clk_reg/Q
                         net (fo=1, routed)           0.285     1.936    i_common_clkdiv_by_n_top/reset_clk
    SLICE_X46Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.981 r  i_common_clkdiv_by_n_top/clkdiv_n_i_1/O
                         net (fo=1, routed)           0.000     1.981    i_common_clkdiv_by_n_top/clkdiv_n_i_1_n_0
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/C
                         clock pessimism             -0.500     1.502    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.120     1.622    i_common_clkdiv_by_n_top/clkdiv_n_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.207ns (39.847%)  route 0.312ns (60.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.312     1.963    i_common_clkdiv_by_n_top/set_clk
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.043     2.006 r  i_common_clkdiv_by_n_top/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.006    i_common_clkdiv_by_n_top/next_count[7]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y96         FDCE (Hold_fdce_C_D)         0.131     1.632    i_common_clkdiv_by_n_top/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.078%)  route 0.312ns (59.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.312     1.963    i_common_clkdiv_by_n_top/set_clk
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.008 r  i_common_clkdiv_by_n_top/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.008    i_common_clkdiv_by_n_top/next_count[5]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y96         FDCE (Hold_fdce_C_D)         0.121     1.622    i_common_clkdiv_by_n_top/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.209ns (37.594%)  route 0.347ns (62.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.347     1.997    i_common_clkdiv_by_n_top/set_clk
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.042 r  i_common_clkdiv_by_n_top/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.042    i_common_clkdiv_by_n_top/next_count[9]
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.131     1.633    i_common_clkdiv_by_n_top/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.209ns (37.594%)  route 0.347ns (62.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.347     1.997    i_common_clkdiv_by_n_top/set_clk
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.042 r  i_common_clkdiv_by_n_top/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.042    i_common_clkdiv_by_n_top/next_count[11]
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.121     1.623    i_common_clkdiv_by_n_top/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.210ns (36.685%)  route 0.362ns (63.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.362     2.013    i_common_clkdiv_by_n_top/set_clk
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.046     2.059 r  i_common_clkdiv_by_n_top/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.059    i_common_clkdiv_by_n_top/next_count[3]
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[3]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y96         FDCE (Hold_fdce_C_D)         0.131     1.632    i_common_clkdiv_by_n_top/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_REF_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_REF_I_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    i_common_clkdiv_by_n_top/clkdiv_n_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/clkdiv_n_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/clkdiv_n_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/clkdiv_n_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/clkdiv_n_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    i_common_clkdiv_by_n_top/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    i_common_clkdiv_by_n_top/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_REC_O
  To Clock:  CLK_REC_O

Setup :            0  Failing Endpoints,  Worst Slack        9.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch61/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/CKL_reg/D
                            (negative level-sensitive latch clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_REC_O fall@15.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 0.966ns (17.216%)  route 4.645ns (82.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.660ns = ( 22.660 - 15.000 ) 
    Source Clock Delay      (SCD):    8.289ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     8.289    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch61/CLK_REC_O_OBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch61/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.419     8.708 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch61/data_sync1_reg/Q
                         net (fo=4, routed)           2.365    11.073    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch61/data_sync1
    SLICE_X41Y91         LUT4 (Prop_lut4_I0_O)        0.299    11.372 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch61/CKL_reg_i_8__0/O
                         net (fo=1, routed)           0.820    12.192    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch58/CKL_reg_i_1__0_2
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.316 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch58/CKL_reg_i_4__0/O
                         net (fo=1, routed)           0.790    13.106    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch42/CKL_reg_0
    SLICE_X45Y92         LUT4 (Prop_lut4_I2_O)        0.124    13.230 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch42/CKL_reg_i_1__0/O
                         net (fo=1, routed)           0.670    13.900    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/en_clk_adc2_sync_s
    SLICE_X52Y94         LDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/CKL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O fall edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    15.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    19.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    20.355 f  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    21.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.158 f  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.501    22.660    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/clk_adc2_gated_s_BUFG_inst_i_1_0
    SLICE_X52Y94         LDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/CKL_reg/G  (IS_INVERTED)
                         clock pessimism              0.503    23.163    
                         clock uncertainty           -0.035    23.127    
  -------------------------------------------------------------------
                         required time                         23.127    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             10.169ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch30/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CKL_reg/D
                            (negative level-sensitive latch clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_REC_O fall@15.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.966ns (20.685%)  route 3.704ns (79.315%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.660ns = ( 22.660 - 15.000 ) 
    Source Clock Delay      (SCD):    8.289ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     8.289    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch30/CLK_REC_O_OBUF_BUFG
    SLICE_X40Y90         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch30/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.419     8.708 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch30/data_sync1_reg/Q
                         net (fo=4, routed)           1.823    10.531    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch29/CKL_reg_i_5_1
    SLICE_X40Y91         LUT4 (Prop_lut4_I3_O)        0.299    10.830 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch29/CKL_reg_i_9/O
                         net (fo=1, routed)           0.669    11.499    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch26/CKL_reg_i_1_2
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.623 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch26/CKL_reg_i_5/O
                         net (fo=1, routed)           0.668    12.291    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch10/CKL_reg_0
    SLICE_X48Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.415 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch10/CKL_reg_i_1/O
                         net (fo=1, routed)           0.544    12.959    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/en_clk_adc1_sync_s
    SLICE_X52Y94         LDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CKL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O fall edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    15.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    19.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    20.355 f  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    21.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.158 f  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.501    22.660    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF_BUFG
    SLICE_X52Y94         LDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CKL_reg/G  (IS_INVERTED)
                         clock pessimism              0.503    23.163    
                         clock uncertainty           -0.035    23.127    
  -------------------------------------------------------------------
                         required time                         23.127    
                         arrival time                         -12.959    
  -------------------------------------------------------------------
                         slack                                 10.169    

Slack (MET) :             20.501ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_rec_stim64ch_macro/adc_res1_o_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_REC_O rise@30.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        10.046ns  (logic 1.459ns (14.523%)  route 8.587ns (85.477%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.703ns = ( 38.703 - 30.000 ) 
    Source Clock Delay      (SCD):    8.550ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.857     7.612    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF
    SLICE_X46Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.736 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/data_sync0_i_1/O
                         net (fo=17, routed)          0.814     8.550    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync0_reg_0
    SLICE_X48Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.419     8.969 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/Q
                         net (fo=3, routed)           1.827    10.797    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_8_0
    SLICE_X46Y74         LUT4 (Prop_lut4_I1_O)        0.296    11.093 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_13/O
                         net (fo=1, routed)           1.098    12.190    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_13_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.314 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_8/O
                         net (fo=4, routed)           1.482    13.796    i_w_icons_core/i_spi_wrap/i_w_icons_rf/adc_res1_o_i_8
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.920 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx[6]_i_7/O
                         net (fo=2, routed)           1.300    15.221    i_rec_stim64ch_macro/stim_en_vec_s[0]
    SLICE_X39Y95         LUT3 (Prop_lut3_I1_O)        0.124    15.345 r  i_rec_stim64ch_macro/adc_res1_o_i_16/O
                         net (fo=1, routed)           0.855    16.199    i_rec_stim64ch_macro/adc_res1_o_i_16_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.124    16.323 r  i_rec_stim64ch_macro/adc_res1_o_i_9/O
                         net (fo=1, routed)           0.804    17.127    i_rec_stim64ch_macro/adc_res1_o_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I2_O)        0.124    17.251 r  i_rec_stim64ch_macro/adc_res1_o_i_3/O
                         net (fo=1, routed)           1.221    18.472    i_rec_stim64ch_macro/adc_res1_o_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    18.596 r  i_rec_stim64ch_macro/adc_res1_o_i_1/O
                         net (fo=1, routed)           0.000    18.596    i_rec_stim64ch_macro/adc_res1
    SLICE_X39Y97         FDRE                                         r  i_rec_stim64ch_macro/adc_res1_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.130    36.485    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.585 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    37.095    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.186 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         1.516    38.703    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X39Y97         FDRE                                         r  i_rec_stim64ch_macro/adc_res1_o_reg/C
                         clock pessimism              0.401    39.104    
                         clock uncertainty           -0.035    39.068    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.029    39.097    i_rec_stim64ch_macro/adc_res1_o_reg
  -------------------------------------------------------------------
                         required time                         39.097    
                         arrival time                         -18.596    
  -------------------------------------------------------------------
                         slack                                 20.501    

Slack (MET) :             21.148ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_REC_O rise@30.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 1.335ns (15.946%)  route 7.037ns (84.054%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.674ns = ( 37.674 - 30.000 ) 
    Source Clock Delay      (SCD):    8.550ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.857     7.612    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF
    SLICE_X46Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.736 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/data_sync0_i_1/O
                         net (fo=17, routed)          0.814     8.550    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync0_reg_0
    SLICE_X48Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.419     8.969 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/Q
                         net (fo=3, routed)           1.827    10.797    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_8_0
    SLICE_X46Y74         LUT4 (Prop_lut4_I1_O)        0.296    11.093 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_13/O
                         net (fo=1, routed)           1.098    12.190    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_13_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.314 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_8/O
                         net (fo=4, routed)           1.482    13.796    i_w_icons_core/i_spi_wrap/i_w_icons_rf/adc_res1_o_i_8
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.920 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx[6]_i_7/O
                         net (fo=2, routed)           1.310    15.231    i_w_icons_core/i_spi_wrap/i_w_icons_rf/stim_en_vec_s[0]
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.355 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx[6]_i_3/O
                         net (fo=1, routed)           0.605    15.960    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.084 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_2/O
                         net (fo=1, routed)           0.714    16.798    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/imp_adc1_idx__0[0]
    SLICE_X41Y95         LUT2 (Prop_lut2_I1_O)        0.124    16.922 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/imp_adc1_idx[6]_i_1/O
                         net (fo=1, routed)           0.000    16.922    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]_1[0]
    SLICE_X41Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    37.674    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]/C
                         clock pessimism              0.401    38.075    
                         clock uncertainty           -0.035    38.039    
    SLICE_X41Y95         FDCE (Setup_fdce_C_D)        0.031    38.070    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]
  -------------------------------------------------------------------
                         required time                         38.070    
                         arrival time                         -16.922    
  -------------------------------------------------------------------
                         slack                                 21.148    

Slack (MET) :             21.781ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/adc_en_o_reg/CE
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_REC_O rise@30.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 1.401ns (17.644%)  route 6.539ns (82.356%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns = ( 37.675 - 30.000 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.634     8.288    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X42Y98         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.518     8.806 r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/Q
                         net (fo=39, routed)          3.283    12.088    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/adc_idx_o[1]
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.212 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_i_13/O
                         net (fo=1, routed)           0.000    12.212    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_i_13_n_0
    SLICE_X44Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    12.424 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_reg_i_6/O
                         net (fo=1, routed)           0.663    13.087    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/imp_adc1_idx_reg[0]_3
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.299    13.386 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/sample_out_adc1_1d_i_2/O
                         net (fo=3, routed)           1.170    14.556    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch59/imp_adc1_idx2__30
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.124    14.680 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch59/adc_en_o_i_3/O
                         net (fo=2, routed)           0.809    15.489    i_w_icons_core/i_rec_ctrl/adc_en_o1__1
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    15.613 r  i_w_icons_core/i_rec_ctrl/adc_en_o_i_1/O
                         net (fo=1, routed)           0.615    16.228    i_w_icons_core/i_rec_ctrl/adc_en_o0
    SLICE_X41Y97         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    37.675    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y97         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/C
                         clock pessimism              0.575    38.250    
                         clock uncertainty           -0.035    38.214    
    SLICE_X41Y97         FDCE (Setup_fdce_C_CE)      -0.205    38.009    i_w_icons_core/i_rec_ctrl/adc_en_o_reg
  -------------------------------------------------------------------
                         required time                         38.009    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                 21.781    

Slack (MET) :             22.452ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_REC_O rise@30.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.076ns (18.749%)  route 4.663ns (81.251%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.674ns = ( 37.674 - 30.000 ) 
    Source Clock Delay      (SCD):    9.801ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.467     7.222    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.722     8.069    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.165 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.636     9.801    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X41Y91         FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    10.257 r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[28]/Q
                         net (fo=1, routed)           0.811    11.068    i_w_icons_core/i_rec_ctrl/rec_change_g2[28]
    SLICE_X41Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.192 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_20/O
                         net (fo=1, routed)           0.800    11.992    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_20_n_0
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.116 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_16/O
                         net (fo=1, routed)           0.784    12.901    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_16_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.025 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_8/O
                         net (fo=1, routed)           0.787    13.811    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_8_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.935 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_4/O
                         net (fo=1, routed)           0.923    14.859    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_4_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.983 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1/O
                         net (fo=2, routed)           0.558    15.540    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1_n_0
    SLICE_X40Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    37.674    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]/C
                         clock pessimism              0.401    38.075    
                         clock uncertainty           -0.035    38.039    
    SLICE_X40Y95         FDCE (Setup_fdce_C_D)       -0.047    37.992    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         37.992    
                         arrival time                         -15.540    
  -------------------------------------------------------------------
                         slack                                 22.452    

Slack (MET) :             22.518ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_REC_O rise@30.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 1.076ns (18.976%)  route 4.594ns (81.024%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.671ns = ( 37.671 - 30.000 ) 
    Source Clock Delay      (SCD):    9.801ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.467     7.222    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.722     8.069    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.165 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.636     9.801    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X41Y91         FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.456    10.257 r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[28]/Q
                         net (fo=1, routed)           0.811    11.068    i_w_icons_core/i_rec_ctrl/rec_change_g2[28]
    SLICE_X41Y92         LUT4 (Prop_lut4_I1_O)        0.124    11.192 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_20/O
                         net (fo=1, routed)           0.800    11.992    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_20_n_0
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.116 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_16/O
                         net (fo=1, routed)           0.784    12.901    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_16_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.025 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_8/O
                         net (fo=1, routed)           0.787    13.811    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_8_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I4_O)        0.124    13.935 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_4/O
                         net (fo=1, routed)           0.923    14.859    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_4_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.983 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1/O
                         net (fo=2, routed)           0.489    15.471    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1_n_0
    SLICE_X43Y96         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.512    37.671    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X43Y96         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/C
                         clock pessimism              0.401    38.072    
                         clock uncertainty           -0.035    38.036    
    SLICE_X43Y96         FDCE (Setup_fdce_C_D)       -0.047    37.989    i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         37.989    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                 22.518    

Slack (MET) :             22.794ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/adc_en_o_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_REC_O rise@30.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.401ns (19.563%)  route 5.761ns (80.437%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns = ( 37.675 - 30.000 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.634     8.288    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X42Y98         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.518     8.806 r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/Q
                         net (fo=39, routed)          3.283    12.088    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/adc_idx_o[1]
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.212 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_i_13/O
                         net (fo=1, routed)           0.000    12.212    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_i_13_n_0
    SLICE_X44Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    12.424 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_reg_i_6/O
                         net (fo=1, routed)           0.663    13.087    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/imp_adc1_idx_reg[0]_3
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.299    13.386 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/sample_out_adc1_1d_i_2/O
                         net (fo=3, routed)           1.170    14.556    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch59/imp_adc1_idx2__30
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.124    14.680 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch59/adc_en_o_i_3/O
                         net (fo=2, routed)           0.645    15.325    i_w_icons_core/i_rec_ctrl/adc_en_o1__1
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    15.449 r  i_w_icons_core/i_rec_ctrl/adc_en_o_i_2/O
                         net (fo=1, routed)           0.000    15.449    i_w_icons_core/i_rec_ctrl/adc_en_o2_out
    SLICE_X41Y97         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    37.675    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y97         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/C
                         clock pessimism              0.575    38.250    
                         clock uncertainty           -0.035    38.214    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)        0.029    38.243    i_w_icons_core/i_rec_ctrl/adc_en_o_reg
  -------------------------------------------------------------------
                         required time                         38.243    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                 22.794    

Slack (MET) :             22.900ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_REC_O rise@30.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.277ns (18.722%)  route 5.544ns (81.278%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.674ns = ( 37.674 - 30.000 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.634     8.288    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X42Y98         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.518     8.806 r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/Q
                         net (fo=39, routed)          3.283    12.088    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/adc_idx_o[1]
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.212 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_i_13/O
                         net (fo=1, routed)           0.000    12.212    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_i_13_n_0
    SLICE_X44Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    12.424 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_reg_i_6/O
                         net (fo=1, routed)           0.663    13.087    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/imp_adc1_idx_reg[0]_3
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.299    13.386 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/sample_out_adc1_1d_i_2/O
                         net (fo=3, routed)           0.796    14.182    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/imp_adc1_idx2__30
    SLICE_X41Y95         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/imp_adc1_idx[7]_i_1/O
                         net (fo=8, routed)           0.802    15.108    i_w_icons_core/i_rec_ctrl/E[0]
    SLICE_X41Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    37.674    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[1]/C
                         clock pessimism              0.575    38.249    
                         clock uncertainty           -0.035    38.213    
    SLICE_X41Y95         FDCE (Setup_fdce_C_CE)      -0.205    38.008    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.008    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                 22.900    

Slack (MET) :             22.900ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_REC_O rise@30.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.277ns (18.722%)  route 5.544ns (81.278%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.674ns = ( 37.674 - 30.000 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.634     8.288    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X42Y98         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.518     8.806 r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[1]/Q
                         net (fo=39, routed)          3.283    12.088    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/adc_idx_o[1]
    SLICE_X44Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.212 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_i_13/O
                         net (fo=1, routed)           0.000    12.212    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_i_13_n_0
    SLICE_X44Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    12.424 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch3/sample_out_adc1_1d_reg_i_6/O
                         net (fo=1, routed)           0.663    13.087    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/imp_adc1_idx_reg[0]_3
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.299    13.386 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/sample_out_adc1_1d_i_2/O
                         net (fo=3, routed)           0.796    14.182    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/imp_adc1_idx2__30
    SLICE_X41Y95         LUT3 (Prop_lut3_I0_O)        0.124    14.306 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/imp_adc1_idx[7]_i_1/O
                         net (fo=8, routed)           0.802    15.108    i_w_icons_core/i_rec_ctrl/E[0]
    SLICE_X41Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    37.674    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[2]/C
                         clock pessimism              0.575    38.249    
                         clock uncertainty           -0.035    38.213    
    SLICE_X41Y95         FDCE (Setup_fdce_C_CE)      -0.205    38.008    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         38.008    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                 22.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim3/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.678ns (31.538%)  route 1.472ns (68.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.777ns
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514     4.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418     5.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.459     6.813    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF
    SLICE_X46Y71         LUT4 (Prop_lut4_I0_O)        0.100     6.913 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/data_sync0_i_1/O
                         net (fo=17, routed)          0.700     7.613    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim3/data_sync0_reg_0
    SLICE_X49Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim3/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDCE (Prop_fdce_C_Q)         0.337     7.950 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim3/data_sync1_reg/Q
                         net (fo=2, routed)           0.683     8.633    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/FSM_onehot_stim_discharge_reg[1]
    SLICE_X46Y74         LUT4 (Prop_lut4_I1_O)        0.241     8.874 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/FSM_onehot_stim_discharge[2]_i_3/O
                         net (fo=2, routed)           0.788     9.663    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim1/FSM_onehot_stim_discharge_reg[1]_2
    SLICE_X46Y74         LUT6 (Prop_lut6_I4_O)        0.100     9.763 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim1/FSM_onehot_stim_discharge[2]_i_1/O
                         net (fo=1, routed)           0.000     9.763    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[2]_0
    SLICE_X46Y74         FDCE                                         r  i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.467     7.222    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.722     8.069    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.165 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.612     9.777    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X46Y74         FDCE                                         r  i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[2]/C
                         clock pessimism             -0.401     9.376    
    SLICE_X46Y74         FDCE (Hold_fdce_C_D)         0.333     9.709    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.709    
                         arrival time                           9.763    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.576ns (26.770%)  route 1.576ns (73.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.777ns
    Source Clock Delay      (SCD):    7.613ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514     4.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418     5.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.459     6.813    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF
    SLICE_X46Y71         LUT4 (Prop_lut4_I0_O)        0.100     6.913 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/data_sync0_i_1/O
                         net (fo=17, routed)          0.700     7.613    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync0_reg_0
    SLICE_X48Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.337     7.950 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/Q
                         net (fo=3, routed)           1.576     9.526    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim1/FSM_onehot_stim_discharge_reg[1]
    SLICE_X46Y74         LUT5 (Prop_lut5_I1_O)        0.239     9.765 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim1/FSM_onehot_stim_discharge[1]_i_1/O
                         net (fo=1, routed)           0.000     9.765    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X46Y74         FDCE                                         r  i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.467     7.222    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.124     7.346 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.722     8.069    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.165 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.612     9.777    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X46Y74         FDCE                                         r  i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]/C
                         clock pessimism             -0.401     9.376    
    SLICE_X46Y74         FDCE (Hold_fdce_C_D)         0.330     9.706    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.706    
                         arrival time                           9.765    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.247ns (21.396%)  route 0.907ns (78.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     2.561    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/CLK_REC_O_OBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.148     2.709 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/data_sync1_reg/Q
                         net (fo=4, routed)           0.907     3.616    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/en_g2_1d_reg[14]
    SLICE_X46Y91         LUT2 (Prop_lut2_I1_O)        0.099     3.715 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/en_g2_1d[14]_i_1/O
                         net (fo=1, routed)           0.000     3.715    i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[31]_1[14]
    SLICE_X46Y91         FDCE                                         r  i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.834     4.086    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X46Y91         FDCE                                         r  i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[14]/C
                         clock pessimism             -0.556     3.530    
    SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.120     3.650    i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.247ns (21.361%)  route 0.909ns (78.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     2.561    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/CLK_REC_O_OBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.148     2.709 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/data_sync1_reg/Q
                         net (fo=4, routed)           0.909     3.618    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/data_sync1
    SLICE_X46Y90         LUT2 (Prop_lut2_I0_O)        0.099     3.717 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch46/rec_change_g2[14]_i_1/O
                         net (fo=1, routed)           0.000     3.717    i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[31]_0[14]
    SLICE_X46Y90         FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.834     4.086    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X46Y90         FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[14]/C
                         clock pessimism             -0.556     3.530    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.121     3.651    i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.227ns (20.179%)  route 0.898ns (79.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.565     2.564    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/CLK_REC_O_OBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.128     2.692 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/data_sync1_reg/Q
                         net (fo=4, routed)           0.898     3.589    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/en_g2_1d_reg[5]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.099     3.688 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/en_g2_1d[5]_i_1/O
                         net (fo=1, routed)           0.000     3.688    i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[31]_1[5]
    SLICE_X53Y93         FDCE                                         r  i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.832     4.084    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X53Y93         FDCE                                         r  i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[5]/C
                         clock pessimism             -0.556     3.528    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.092     3.620    i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.227ns (20.179%)  route 0.898ns (79.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.565     2.564    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/CLK_REC_O_OBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.128     2.692 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/data_sync1_reg/Q
                         net (fo=4, routed)           0.898     3.589    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/data_sync1
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.099     3.688 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch37/rec_change_g2[5]_i_1/O
                         net (fo=1, routed)           0.000     3.688    i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[31]_0[5]
    SLICE_X52Y93         FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.832     4.084    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X52Y93         FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[5]/C
                         clock pessimism             -0.556     3.528    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.092     3.620    i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch19/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/rec_change_g1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.227ns (20.118%)  route 0.901ns (79.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.564     2.563    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch19/CLK_REC_O_OBUF_BUFG
    SLICE_X44Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch19/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDCE (Prop_fdce_C_Q)         0.128     2.691 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch19/data_sync1_reg/Q
                         net (fo=4, routed)           0.901     3.592    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch19/data_sync1
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.099     3.691 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch19/rec_change_g1[19]_i_1/O
                         net (fo=1, routed)           0.000     3.691    i_w_icons_core/i_rec_ctrl/rec_change_g1_reg[31]_0[19]
    SLICE_X48Y91         FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.834     4.086    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X48Y91         FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g1_reg[19]/C
                         clock pessimism             -0.556     3.530    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.092     3.622    i_w_icons_core/i_rec_ctrl/rec_change_g1_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.622    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_rec_stim64ch_macro/test_adc1_out_reg[28][7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_out_reg[6][7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.230ns (51.186%)  route 0.219ns (48.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.520     2.170    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.215 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.429    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.455 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.568     3.023    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X31Y100        FDCE                                         r  i_rec_stim64ch_macro/test_adc1_out_reg[28][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDCE (Prop_fdce_C_Q)         0.128     3.151 r  i_rec_stim64ch_macro/test_adc1_out_reg[28][7]/Q
                         net (fo=2, routed)           0.219     3.370    i_w_icons_core/i_rec_ctrl/test_adc1_out_reg[6][7]
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.102     3.472 r  i_w_icons_core/i_rec_ctrl/test_adc1_out[6][7]_i_1/O
                         net (fo=1, routed)           0.000     3.472    i_rec_stim64ch_macro/test_adc1_out_reg[6][17]_0[0]
    SLICE_X32Y97         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_out_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.841     3.981    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X32Y97         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_out_reg[6][7]/C
                         clock pessimism             -0.685     3.296    
    SLICE_X32Y97         FDCE (Hold_fdce_C_D)         0.107     3.403    i_rec_stim64ch_macro/test_adc1_out_reg[6][7]
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_rec_stim64ch_macro/test_adc1_out_reg[10][6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_out_reg[29][6]/D
                            (rising edge-triggered cell FDSE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.637%)  route 0.240ns (59.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.979ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.520     2.170    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.215 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.429    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.455 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.570     3.025    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X30Y99         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_out_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.164     3.189 r  i_rec_stim64ch_macro/test_adc1_out_reg[10][6]/Q
                         net (fo=2, routed)           0.240     3.428    i_rec_stim64ch_macro/test_adc1_out_reg[10][6]_0
    SLICE_X30Y100        FDSE                                         r  i_rec_stim64ch_macro/test_adc1_out_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.979    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X30Y100        FDSE                                         r  i_rec_stim64ch_macro/test_adc1_out_reg[29][6]/C
                         clock pessimism             -0.685     3.294    
    SLICE_X30Y100        FDSE (Hold_fdse_C_D)         0.064     3.358    i_rec_stim64ch_macro/test_adc1_out_reg[29][6]
  -------------------------------------------------------------------
                         required time                         -3.358    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_rec_stim64ch_macro/test_adc2_out_reg[24][15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc2_out_reg[24][16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.805%)  route 0.210ns (48.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.510     2.160    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.205 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/clk_adc2_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     2.419    clk_adc2_gated_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.445 r  clk_adc2_gated_s_BUFG_inst/O
                         net (fo=356, routed)         0.565     3.010    i_rec_stim64ch_macro/clk_adc2_gated_s_BUFG
    SLICE_X43Y100        FDCE                                         r  i_rec_stim64ch_macro/test_adc2_out_reg[24][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.128     3.138 r  i_rec_stim64ch_macro/test_adc2_out_reg[24][15]/Q
                         net (fo=1, routed)           0.210     3.348    i_w_icons_core/i_rec_ctrl/test_adc2_out_reg[24][17][1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.098     3.446 r  i_w_icons_core/i_rec_ctrl/test_adc2_out[24][16]_i_1/O
                         net (fo=1, routed)           0.000     3.446    i_rec_stim64ch_macro/test_adc2_out_reg[24][17]_0[2]
    SLICE_X44Y99         FDCE                                         r  i_rec_stim64ch_macro/test_adc2_out_reg[24][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.601     2.808    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.864 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/clk_adc2_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.102    clk_adc2_gated_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.131 r  clk_adc2_gated_s_BUFG_inst/O
                         net (fo=356, routed)         0.837     3.968    i_rec_stim64ch_macro/clk_adc2_gated_s_BUFG
    SLICE_X44Y99         FDCE                                         r  i_rec_stim64ch_macro/test_adc2_out_reg[24][16]/C
                         clock pessimism             -0.685     3.282    
    SLICE_X44Y99         FDCE (Hold_fdce_C_D)         0.092     3.374    i_rec_stim64ch_macro/test_adc2_out_reg[24][16]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REC_O
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { i_common_clkdiv_by_n_top/clkdiv_n_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         30.000      27.845     BUFGCTRL_X0Y0  CLK_REC_O_OBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         30.000      27.845     BUFGCTRL_X0Y4  FSM_onehot_stim_discharge_reg[2]_i_2/I
Min Period        n/a     BUFG/I   n/a            2.155         30.000      27.845     BUFGCTRL_X0Y2  clk_adc1_gated_s_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         30.000      27.845     BUFGCTRL_X0Y3  clk_adc2_gated_s_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X39Y97   i_rec_stim64ch_macro/adc_res1_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X41Y99   i_rec_stim64ch_macro/adc_res2_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X36Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X36Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X39Y97   i_rec_stim64ch_macro/adc_res1_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X39Y97   i_rec_stim64ch_macro/adc_res1_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X41Y99   i_rec_stim64ch_macro/adc_res2_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X41Y99   i_rec_stim64ch_macro/adc_res2_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X36Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X36Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X39Y97   i_rec_stim64ch_macro/adc_res1_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X39Y97   i_rec_stim64ch_macro/adc_res1_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X41Y99   i_rec_stim64ch_macro/adc_res2_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X41Y99   i_rec_stim64ch_macro/adc_res2_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X35Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X36Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X36Y96   i_rec_stim64ch_macro/test_adc1_imp_out_reg[0][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi_pin
  To Clock:  clk_spi_pin

Setup :            0  Failing Endpoints,  Worst Slack       44.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.080ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        5.684ns  (logic 0.648ns (11.400%)  route 5.036ns (88.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 106.148 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          3.214    62.549    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.511   106.148    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[20]/C
                         clock pessimism              0.686   106.834    
                         clock uncertainty           -0.035   106.798    
    SLICE_X30Y84         FDRE (Setup_fdre_C_CE)      -0.169   106.629    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[20]
  -------------------------------------------------------------------
                         required time                        106.629    
                         arrival time                         -62.549    
  -------------------------------------------------------------------
                         slack                                 44.080    

Slack (MET) :             44.080ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        5.684ns  (logic 0.648ns (11.400%)  route 5.036ns (88.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 106.148 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          3.214    62.549    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.511   106.148    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[29]/C
                         clock pessimism              0.686   106.834    
                         clock uncertainty           -0.035   106.798    
    SLICE_X30Y84         FDRE (Setup_fdre_C_CE)      -0.169   106.629    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[29]
  -------------------------------------------------------------------
                         required time                        106.629    
                         arrival time                         -62.549    
  -------------------------------------------------------------------
                         slack                                 44.080    

Slack (MET) :             44.080ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        5.684ns  (logic 0.648ns (11.400%)  route 5.036ns (88.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 106.148 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          3.214    62.549    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.511   106.148    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[31]/C
                         clock pessimism              0.686   106.834    
                         clock uncertainty           -0.035   106.798    
    SLICE_X30Y84         FDRE (Setup_fdre_C_CE)      -0.169   106.629    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[31]
  -------------------------------------------------------------------
                         required time                        106.629    
                         arrival time                         -62.549    
  -------------------------------------------------------------------
                         slack                                 44.080    

Slack (MET) :             44.760ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.940ns  (logic 0.648ns (13.118%)  route 4.292ns (86.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 106.136 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          2.469    61.804    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.499   106.136    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[23]/C
                         clock pessimism              0.669   106.805    
                         clock uncertainty           -0.035   106.769    
    SLICE_X35Y75         FDRE (Setup_fdre_C_CE)      -0.205   106.564    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[23]
  -------------------------------------------------------------------
                         required time                        106.564    
                         arrival time                         -61.804    
  -------------------------------------------------------------------
                         slack                                 44.760    

Slack (MET) :             44.954ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.753ns  (logic 0.648ns (13.633%)  route 4.105ns (86.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 106.144 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          2.283    61.618    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X40Y82         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.507   106.144    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[27]/C
                         clock pessimism              0.669   106.813    
                         clock uncertainty           -0.035   106.777    
    SLICE_X40Y82         FDRE (Setup_fdre_C_CE)      -0.205   106.572    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[27]
  -------------------------------------------------------------------
                         required time                        106.572    
                         arrival time                         -61.618    
  -------------------------------------------------------------------
                         slack                                 44.954    

Slack (MET) :             44.954ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.753ns  (logic 0.648ns (13.633%)  route 4.105ns (86.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 106.144 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          2.283    61.618    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X40Y82         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.507   106.144    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[28]/C
                         clock pessimism              0.669   106.813    
                         clock uncertainty           -0.035   106.777    
    SLICE_X40Y82         FDRE (Setup_fdre_C_CE)      -0.205   106.572    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[28]
  -------------------------------------------------------------------
                         required time                        106.572    
                         arrival time                         -61.618    
  -------------------------------------------------------------------
                         slack                                 44.954    

Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.418ns  (logic 0.648ns (14.666%)  route 3.770ns (85.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 106.139 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          1.948    61.283    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.139    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[18]/C
                         clock pessimism              0.669   106.808    
                         clock uncertainty           -0.035   106.772    
    SLICE_X36Y77         FDRE (Setup_fdre_C_CE)      -0.205   106.567    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[18]
  -------------------------------------------------------------------
                         required time                        106.567    
                         arrival time                         -61.283    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.418ns  (logic 0.648ns (14.666%)  route 3.770ns (85.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 106.139 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          1.948    61.283    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X36Y77         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.139    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[21]/C
                         clock pessimism              0.669   106.808    
                         clock uncertainty           -0.035   106.772    
    SLICE_X36Y77         FDRE (Setup_fdre_C_CE)      -0.205   106.567    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[21]
  -------------------------------------------------------------------
                         required time                        106.567    
                         arrival time                         -61.283    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.289ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.416ns  (logic 0.648ns (14.674%)  route 3.768ns (85.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 106.141 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          1.946    61.280    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.504   106.141    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[22]/C
                         clock pessimism              0.669   106.810    
                         clock uncertainty           -0.035   106.774    
    SLICE_X37Y71         FDRE (Setup_fdre_C_CE)      -0.205   106.569    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[22]
  -------------------------------------------------------------------
                         required time                        106.569    
                         arrival time                         -61.280    
  -------------------------------------------------------------------
                         slack                                 45.289    

Slack (MET) :             45.291ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.405ns  (logic 0.648ns (14.711%)  route 3.757ns (85.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 106.132 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns = ( 56.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639    56.864    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.524    57.388 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.822    59.211    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.335 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1/O
                         net (fo=32, routed)          1.934    61.269    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[24]_i_1_n_0
    SLICE_X45Y75         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.495   106.132    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[1]/C
                         clock pessimism              0.669   106.801    
                         clock uncertainty           -0.035   106.765    
    SLICE_X45Y75         FDRE (Setup_fdre_C_CE)      -0.205   106.560    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[1]
  -------------------------------------------------------------------
                         required time                        106.560    
                         arrival time                         -61.269    
  -------------------------------------------------------------------
                         slack                                 45.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_interval_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.245%)  route 0.254ns (60.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.552     2.400    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     2.564 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[4]/Q
                         net (fo=36, routed)          0.254     2.817    i_w_icons_core/i_spi_wrap/i_w_icons_rf/apb_wdata_s[4]
    SLICE_X52Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_interval_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822     3.098    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_interval_reg[4]/C
                         clock pessimism             -0.434     2.665    
    SLICE_X52Y80         FDCE (Hold_fdce_C_D)         0.070     2.735    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_interval_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     2.558 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_reg/Q
                         net (fo=1, routed)           0.056     2.613    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840     3.116    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                         clock pessimism             -0.700     2.417    
    SLICE_X37Y97         FDCE (Hold_fdce_C_D)         0.075     2.492    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.556     2.404    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X43Y77         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDCE (Prop_fdce_C_Q)         0.141     2.545 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[15]/Q
                         net (fo=2, routed)           0.099     2.644    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]_0[15]
    SLICE_X42Y77         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.823     3.099    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[10]/C
                         clock pessimism             -0.683     2.417    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.085     2.502    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin fall@50.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 53.116 - 50.000 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 52.417 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243    50.243 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579    51.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.848 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569    52.417    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.146    52.563 f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110    52.673    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]
    SLICE_X30Y93         LUT6 (Prop_lut6_I3_O)        0.045    52.718 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_i_1/O
                         net (fo=1, routed)           0.000    52.718    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840    53.116    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
                         clock pessimism             -0.687    52.430    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.124    52.554    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg
  -------------------------------------------------------------------
                         required time                        -52.554    
                         arrival time                          52.718    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.566     2.414    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     2.555 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[28]/Q
                         net (fo=2, routed)           0.124     2.679    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]_0[28]
    SLICE_X29Y86         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.835     3.111    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y86         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[23]/C
                         clock pessimism             -0.683     2.429    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.070     2.499    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.566     2.414    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     2.555 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[30]/Q
                         net (fo=2, routed)           0.124     2.679    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]_0[30]
    SLICE_X29Y86         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.835     3.111    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y86         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[25]/C
                         clock pessimism             -0.683     2.429    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.070     2.499    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.566     2.414    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDCE (Prop_fdce_C_Q)         0.141     2.555 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[29]/Q
                         net (fo=2, routed)           0.124     2.679    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]_0[29]
    SLICE_X29Y86         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.835     3.111    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y86         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[24]/C
                         clock pessimism             -0.683     2.429    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.066     2.495    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.717%)  route 0.126ns (47.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.556     2.404    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     2.545 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[8]/Q
                         net (fo=36, routed)          0.126     2.671    i_w_icons_core/i_spi_wrap/i_w_icons_rf/apb_wdata_s[8]
    SLICE_X43Y76         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.821     3.097    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X43Y76         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[8]/C
                         clock pessimism             -0.683     2.415    
    SLICE_X43Y76         FDCE (Hold_fdce_C_D)         0.072     2.487    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.209%)  route 0.377ns (72.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.555     2.403    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X48Y79         FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     2.544 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]/Q
                         net (fo=36, routed)          0.377     2.921    i_w_icons_core/i_spi_wrap/i_w_icons_rf/apb_wdata_s[3]
    SLICE_X52Y79         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.821     3.097    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X52Y79         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[3]/C
                         clock pessimism             -0.434     2.664    
    SLICE_X52Y79         FDCE (Hold_fdce_C_D)         0.070     2.734    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p1_stim0_pulse_wc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin fall@50.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        0.361ns  (logic 0.194ns (53.685%)  route 0.167ns (46.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 53.115 - 50.000 ) 
    Source Clock Delay      (SCD):    2.418ns = ( 52.418 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243    50.243 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579    51.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.848 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.570    52.418    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.146    52.564 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/Q
                         net (fo=8, routed)           0.167    52.731    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]
    SLICE_X30Y92         LUT4 (Prop_lut4_I2_O)        0.048    52.779 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_i_1/O
                         net (fo=1, routed)           0.000    52.779    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_i_1_n_0
    SLICE_X30Y92         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.839    53.115    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y92         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_reg/C  (IS_INVERTED)
                         clock pessimism             -0.663    52.453    
    SLICE_X30Y92         FDCE (Hold_fdce_C_D)         0.137    52.590    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_reg
  -------------------------------------------------------------------
                         required time                        -52.590    
                         arrival time                          52.779    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_spi_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SPI_CLK_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  SPI_CLK_I_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X47Y75   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y78   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X48Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y75   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y79   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X42Y77   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X47Y75   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X47Y75   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y78   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y78   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X47Y75   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X47Y75   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y78   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y78   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X50Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y76   i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_REC_O
  To Clock:  clk_ref_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                            (clock source 'CLK_REC_O'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_common_clkdiv_by_n_top/clkdiv_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_pin rise@20.000ns - CLK_REC_O fall@15.000ns)
  Data Path Delay:        1.118ns  (logic 0.124ns (11.096%)  route 0.994ns (88.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 20.756 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    15.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    18.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635    20.238    i_common_clkdiv_by_n_top/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518    20.756 f  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.994    21.749    i_common_clkdiv_by_n_top/CLK_REC_O_OBUF
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.124    21.873 f  i_common_clkdiv_by_n_top/clkdiv_n_i_1/O
                         net (fo=1, routed)           0.000    21.873    i_common_clkdiv_by_n_top/clkdiv_n_i_1_n_0
    SLICE_X46Y99         FDCE                                         f  i_common_clkdiv_by_n_top/clkdiv_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    24.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/C
                         clock pessimism              0.180    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.077    25.158    i_common_clkdiv_by_n_top/clkdiv_n_reg
  -------------------------------------------------------------------
                         required time                         25.158    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                  3.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                            (clock source 'CLK_REC_O'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_common_clkdiv_by_n_top/clkdiv_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - CLK_REC_O rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.045ns (10.753%)  route 0.374ns (89.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.374     2.024    i_common_clkdiv_by_n_top/CLK_REC_O_OBUF
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.069 r  i_common_clkdiv_by_n_top/clkdiv_n_i_1/O
                         net (fo=1, routed)           0.000     2.069    i_common_clkdiv_by_n_top/clkdiv_n_i_1_n_0
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.120     1.877    i_common_clkdiv_by_n_top/clkdiv_n_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_pin
  To Clock:  CLK_REC_O

Setup :            0  Failing Endpoints,  Worst Slack        5.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/adc_res1_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        7.296ns  (logic 0.478ns (6.552%)  route 6.818ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.703ns = ( 38.703 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           6.818    32.539    i_rec_stim64ch_macro/resetn_top_sync_o
    SLICE_X39Y97         FDRE                                         r  i_rec_stim64ch_macro/adc_res1_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.130    36.485    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.585 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    37.095    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.186 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         1.516    38.703    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X39Y97         FDRE                                         r  i_rec_stim64ch_macro/adc_res1_o_reg/C
                         clock pessimism              0.180    38.883    
                         clock uncertainty           -0.035    38.847    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.376    38.471    i_rec_stim64ch_macro/adc_res1_o_reg
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -32.539    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/adc_res2_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        7.171ns  (logic 0.478ns (6.665%)  route 6.693ns (93.335%))
  Logic Levels:           0  
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.694ns = ( 38.694 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           6.693    32.414    i_rec_stim64ch_macro/resetn_top_sync_o
    SLICE_X41Y99         FDRE                                         r  i_rec_stim64ch_macro/adc_res2_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.122    36.476    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.576 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/clk_adc2_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    37.087    clk_adc2_gated_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.178 r  clk_adc2_gated_s_BUFG_inst/O
                         net (fo=356, routed)         1.516    38.694    i_rec_stim64ch_macro/clk_adc2_gated_s_BUFG
    SLICE_X41Y99         FDRE                                         r  i_rec_stim64ch_macro/adc_res2_o_reg/C
                         clock pessimism              0.180    38.874    
                         clock uncertainty           -0.035    38.839    
    SLICE_X41Y99         FDRE (Setup_fdre_C_CE)      -0.376    38.463    i_rec_stim64ch_macro/adc_res2_o_reg
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -32.414    
  -------------------------------------------------------------------
                         slack                                  6.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/adc_res2_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.148ns (4.949%)  route 2.842ns (95.051%))
  Logic Levels:           0  
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           2.842     4.479    i_rec_stim64ch_macro/resetn_top_sync_o
    SLICE_X41Y99         FDRE                                         r  i_rec_stim64ch_macro/adc_res2_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.601     2.808    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.864 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/clk_adc2_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.102    clk_adc2_gated_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.131 r  clk_adc2_gated_s_BUFG_inst/O
                         net (fo=356, routed)         0.839     3.970    i_rec_stim64ch_macro/clk_adc2_gated_s_BUFG
    SLICE_X41Y99         FDRE                                         r  i_rec_stim64ch_macro/adc_res2_o_reg/C
                         clock pessimism             -0.245     3.724    
    SLICE_X41Y99         FDRE (Hold_fdre_C_CE)       -0.092     3.632    i_rec_stim64ch_macro/adc_res2_o_reg
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           4.479    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/adc_res1_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.148ns (4.884%)  route 2.882ns (95.116%))
  Logic Levels:           0  
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.979ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           2.882     4.518    i_rec_stim64ch_macro/resetn_top_sync_o
    SLICE_X39Y97         FDRE                                         r  i_rec_stim64ch_macro/adc_res1_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.839     3.979    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X39Y97         FDRE                                         r  i_rec_stim64ch_macro/adc_res1_o_reg/C
                         clock pessimism             -0.245     3.734    
    SLICE_X39Y97         FDRE (Hold_fdre_C_CE)       -0.092     3.642    i_rec_stim64ch_macro/adc_res1_o_reg
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.877    





---------------------------------------------------------------------------------------------------
From Clock:  clk_spi_pin
  To Clock:  CLK_REC_O

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p1_stim_mask2_g1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_stim_ctrls_wrap/err_stim_o_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        11.013ns  (logic 2.414ns (21.920%)  route 8.599ns (78.080%))
  Logic Levels:           10  (LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.917ns = ( 217.917 - 210.000 ) 
    Source Clock Delay      (SCD):    6.850ns = ( 206.850 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.625   206.850    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X34Y79         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p1_stim_mask2_g1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.518   207.368 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p1_stim_mask2_g1_reg[11]/Q
                         net (fo=4, routed)           1.377   208.745    i_w_icons_core/i_spi_wrap/i_w_icons_rf/stim_mask2_g1_s[11]
    SLICE_X35Y79         LUT3 (Prop_lut3_I0_O)        0.152   208.897 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_838/O
                         net (fo=3, routed)           0.752   209.649    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_838_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.326   209.975 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_671/O
                         net (fo=2, routed)           0.675   210.650    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_671_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I4_O)        0.124   210.774 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_317/O
                         net (fo=3, routed)           0.818   211.592    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_317_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I2_O)        0.152   211.744 f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_327/O
                         net (fo=6, routed)           0.653   212.397    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_327_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I1_O)        0.320   212.717 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_112/O
                         net (fo=4, routed)           1.029   213.746    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_112_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I3_O)        0.326   214.072 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_120/O
                         net (fo=2, routed)           0.784   214.856    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_120_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I2_O)        0.124   214.980 f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_28/O
                         net (fo=3, routed)           1.182   216.162    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I4_O)        0.124   216.286 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_18/O
                         net (fo=1, routed)           0.724   217.010    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_18_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.124   217.134 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_3/O
                         net (fo=1, routed)           0.606   217.739    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_3_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.124   217.863 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_1/O
                         net (fo=1, routed)           0.000   217.863    i_w_icons_core/i_stim_ctrls_wrap/err_stim_o0
    SLICE_X35Y81         FDCE                                         r  i_w_icons_core/i_stim_ctrls_wrap/err_stim_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.459   216.813    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF
    SLICE_X46Y71         LUT4 (Prop_lut4_I0_O)        0.100   216.913 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/data_sync0_i_1/O
                         net (fo=17, routed)          1.004   217.917    i_w_icons_core/i_stim_ctrls_wrap/clk_stim_s
    SLICE_X35Y81         FDCE                                         r  i_w_icons_core/i_stim_ctrls_wrap/err_stim_o_reg/C
                         clock pessimism              0.000   217.917    
                         clock uncertainty           -0.035   217.881    
    SLICE_X35Y81         FDCE (Setup_fdce_C_D)        0.029   217.910    i_w_icons_core/i_stim_ctrls_wrap/err_stim_o_reg
  -------------------------------------------------------------------
                         required time                        217.910    
                         arrival time                        -217.863    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        6.993ns  (logic 1.690ns (24.168%)  route 5.303ns (75.832%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.674ns = ( 217.674 - 210.000 ) 
    Source Clock Delay      (SCD):    6.839ns = ( 206.839 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.614   206.839    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X49Y76         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.419   207.258 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[12]/Q
                         net (fo=6, routed)           2.811   210.069    i_w_icons_core/i_rec_ctrl/pw_discharge_o[12]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.299   210.368 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000   210.368    i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0_i_3_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   210.906 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0/CO[2]
                         net (fo=1, routed)           1.012   211.918    i_w_icons_core/i_rec_ctrl/gdischarge_o11_in
    SLICE_X48Y91         LUT6 (Prop_lut6_I2_O)        0.310   212.228 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_4/O
                         net (fo=1, routed)           0.923   213.151    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_4_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124   213.275 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1/O
                         net (fo=2, routed)           0.558   213.832    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1_n_0
    SLICE_X40Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713   216.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   216.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515   217.674    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]/C
                         clock pessimism              0.000   217.674    
                         clock uncertainty           -0.035   217.638    
    SLICE_X40Y95         FDCE (Setup_fdce_C_D)       -0.047   217.591    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]
  -------------------------------------------------------------------
                         required time                        217.591    
                         arrival time                        -213.832    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        6.924ns  (logic 1.690ns (24.408%)  route 5.234ns (75.592%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.671ns = ( 217.671 - 210.000 ) 
    Source Clock Delay      (SCD):    6.839ns = ( 206.839 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.614   206.839    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X49Y76         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.419   207.258 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[12]/Q
                         net (fo=6, routed)           2.811   210.069    i_w_icons_core/i_rec_ctrl/pw_discharge_o[12]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.299   210.368 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000   210.368    i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0_i_3_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   210.906 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0/CO[2]
                         net (fo=1, routed)           1.012   211.918    i_w_icons_core/i_rec_ctrl/gdischarge_o11_in
    SLICE_X48Y91         LUT6 (Prop_lut6_I2_O)        0.310   212.228 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_4/O
                         net (fo=1, routed)           0.923   213.151    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_4_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124   213.275 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1/O
                         net (fo=2, routed)           0.489   213.763    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1_n_0
    SLICE_X43Y96         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713   216.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   216.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.512   217.671    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X43Y96         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/C
                         clock pessimism              0.000   217.671    
                         clock uncertainty           -0.035   217.635    
    SLICE_X43Y96         FDCE (Setup_fdce_C_D)       -0.047   217.588    i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]
  -------------------------------------------------------------------
                         required time                        217.588    
                         arrival time                        -213.763    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        6.970ns  (logic 0.890ns (12.769%)  route 6.080ns (87.231%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.643ns = ( 217.643 - 210.000 ) 
    Source Clock Delay      (SCD):    6.835ns = ( 206.835 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.610   206.835    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y74         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518   207.353 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[0]/Q
                         net (fo=11, routed)          2.847   210.201    i_w_icons_core/i_spi_wrap/i_w_icons_rf/Q[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124   210.325 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_6/O
                         net (fo=2, routed)           1.477   211.802    i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_6_n_0
    SLICE_X51Y74         LUT3 (Prop_lut3_I1_O)        0.124   211.926 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reset_clk_i_2/O
                         net (fo=1, routed)           1.756   213.682    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_reg_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.124   213.806 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_i_1/O
                         net (fo=1, routed)           0.000   213.806    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_i_1_n_0
    SLICE_X52Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713   216.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   216.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.484   217.643    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF_BUFG
    SLICE_X52Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_reg/C
                         clock pessimism              0.000   217.643    
                         clock uncertainty           -0.035   217.607    
    SLICE_X52Y74         FDCE (Setup_fdce_C_D)        0.029   217.636    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_reg
  -------------------------------------------------------------------
                         required time                        217.636    
                         arrival time                        -213.806    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        8.114ns  (logic 1.734ns (21.372%)  route 6.380ns (78.628%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 218.910 - 210.000 ) 
    Source Clock Delay      (SCD):    6.860ns = ( 206.860 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.635   206.860    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.419   207.279 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/Q
                         net (fo=6, routed)           3.944   211.224    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[9]
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.297   211.521 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   211.521    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_1[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   212.053 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   212.053    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   212.210 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          2.435   214.645    i_w_icons_core/i_spi_wrap/i_w_icons_rf/CO[0]
    SLICE_X50Y82         LUT4 (Prop_lut4_I0_O)        0.329   214.974 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000   214.974    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[4]
    SLICE_X50Y82         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.224   216.578    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.100   216.678 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.640   217.319    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   217.410 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.500   218.910    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X50Y82         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[4]/C
                         clock pessimism              0.000   218.910    
                         clock uncertainty           -0.035   218.875    
    SLICE_X50Y82         FDCE (Setup_fdce_C_D)        0.079   218.954    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        218.954    
                         arrival time                        -214.974    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        7.918ns  (logic 1.734ns (21.900%)  route 6.184ns (78.100%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.904ns = ( 218.904 - 210.000 ) 
    Source Clock Delay      (SCD):    6.860ns = ( 206.860 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.635   206.860    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.419   207.279 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/Q
                         net (fo=6, routed)           3.944   211.224    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[9]
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.297   211.521 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   211.521    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_1[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   212.053 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   212.053    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   212.210 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          2.240   214.449    i_w_icons_core/i_spi_wrap/i_w_icons_rf/CO[0]
    SLICE_X52Y83         LUT4 (Prop_lut4_I0_O)        0.329   214.778 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000   214.778    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[7]
    SLICE_X52Y83         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.224   216.578    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.100   216.678 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.640   217.319    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   217.410 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.494   218.904    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X52Y83         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[7]/C
                         clock pessimism              0.000   218.904    
                         clock uncertainty           -0.035   218.869    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.029   218.898    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        218.898    
                         arrival time                        -214.778    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        7.962ns  (logic 1.734ns (21.780%)  route 6.228ns (78.220%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 218.910 - 210.000 ) 
    Source Clock Delay      (SCD):    6.860ns = ( 206.860 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.635   206.860    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.419   207.279 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/Q
                         net (fo=6, routed)           3.944   211.224    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[9]
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.297   211.521 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   211.521    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_1[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   212.053 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   212.053    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   212.210 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          2.283   214.493    i_w_icons_core/i_spi_wrap/i_w_icons_rf/CO[0]
    SLICE_X50Y82         LUT4 (Prop_lut4_I0_O)        0.329   214.822 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000   214.822    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[3]
    SLICE_X50Y82         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.224   216.578    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.100   216.678 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.640   217.319    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   217.410 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.500   218.910    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X50Y82         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[3]/C
                         clock pessimism              0.000   218.910    
                         clock uncertainty           -0.035   218.875    
    SLICE_X50Y82         FDCE (Setup_fdce_C_D)        0.079   218.954    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        218.954    
                         arrival time                        -214.822    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        7.880ns  (logic 1.734ns (22.005%)  route 6.146ns (77.995%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.911ns = ( 218.911 - 210.000 ) 
    Source Clock Delay      (SCD):    6.860ns = ( 206.860 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.635   206.860    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.419   207.279 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/Q
                         net (fo=6, routed)           3.944   211.224    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[9]
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.297   211.521 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   211.521    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_1[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   212.053 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   212.053    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   212.210 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          2.202   214.411    i_w_icons_core/i_spi_wrap/i_w_icons_rf/CO[0]
    SLICE_X50Y83         LUT4 (Prop_lut4_I0_O)        0.329   214.740 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000   214.740    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[5]
    SLICE_X50Y83         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.224   216.578    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.100   216.678 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.640   217.319    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   217.410 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.501   218.911    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X50Y83         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[5]/C
                         clock pessimism              0.000   218.911    
                         clock uncertainty           -0.035   218.876    
    SLICE_X50Y83         FDCE (Setup_fdce_C_D)        0.077   218.953    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        218.953    
                         arrival time                        -214.740    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        7.870ns  (logic 1.734ns (22.033%)  route 6.136ns (77.967%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.911ns = ( 218.911 - 210.000 ) 
    Source Clock Delay      (SCD):    6.860ns = ( 206.860 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.635   206.860    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.419   207.279 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[9]/Q
                         net (fo=6, routed)           3.944   211.224    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[9]
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.297   211.521 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__0_i_8/O
                         net (fo=1, routed)           0.000   211.521    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_1[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   212.053 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   212.053    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__0_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   212.210 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          2.192   214.401    i_w_icons_core/i_spi_wrap/i_w_icons_rf/CO[0]
    SLICE_X50Y83         LUT4 (Prop_lut4_I0_O)        0.329   214.730 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000   214.730    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[6]
    SLICE_X50Y83         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.224   216.578    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.100   216.678 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.640   217.319    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   217.410 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         1.501   218.911    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X50Y83         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[6]/C
                         clock pessimism              0.000   218.911    
                         clock uncertainty           -0.035   218.876    
    SLICE_X50Y83         FDCE (Setup_fdce_C_D)        0.081   218.957    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        218.957    
                         arrival time                        -214.730    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@210.000ns - clk_spi_pin rise@200.000ns)
  Data Path Delay:        6.569ns  (logic 1.118ns (17.019%)  route 5.451ns (82.981%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.652ns = ( 217.652 - 210.000 ) 
    Source Clock Delay      (SCD):    6.835ns = ( 206.835 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                    200.000   200.000 r  
    G13                                               0.000   200.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   200.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475   201.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654   205.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   205.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.610   206.835    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y74         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518   207.353 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[0]/Q
                         net (fo=11, routed)          2.847   210.201    i_w_icons_core/i_spi_wrap/i_w_icons_rf/Q[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.124   210.325 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_6/O
                         net (fo=2, routed)           1.477   211.802    i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_6_n_0
    SLICE_X51Y74         LUT5 (Prop_lut5_I3_O)        0.150   211.952 f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_2/O
                         net (fo=1, routed)           1.127   213.079    i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_2_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I0_O)        0.326   213.405 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_1/O
                         net (fo=1, routed)           0.000   213.405    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg_1
    SLICE_X51Y73         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                    210.000   210.000 r  
    E3                                                0.000   210.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000   210.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   211.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   213.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   213.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514   214.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418   215.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713   216.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   216.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.493   217.652    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF_BUFG
    SLICE_X51Y73         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg/C
                         clock pessimism              0.000   217.652    
                         clock uncertainty           -0.035   217.616    
    SLICE_X51Y73         FDCE (Setup_fdce_C_D)        0.029   217.645    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg
  -------------------------------------------------------------------
                         required time                        217.645    
                         arrival time                        -213.405    
  -------------------------------------------------------------------
                         slack                                  4.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.396ns (20.841%)  route 1.504ns (79.159%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.566     2.414    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     2.555 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/Q
                         net (fo=5, routed)           1.020     3.574    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[19]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.619 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.619    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_1[1]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.715 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          0.484     4.200    i_w_icons_core/i_spi_wrap/i_w_icons_rf/CO[0]
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.114     4.314 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     4.314    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[16]
    SLICE_X48Y86         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.830     4.082    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X48Y86         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[16]/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty            0.035     4.118    
    SLICE_X48Y86         FDCE (Hold_fdce_C_D)         0.092     4.210    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.396ns (20.760%)  route 1.511ns (79.240%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.566     2.414    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     2.555 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/Q
                         net (fo=5, routed)           1.020     3.574    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[19]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.619 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.619    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_1[1]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.715 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          0.492     4.207    i_w_icons_core/i_spi_wrap/i_w_icons_rf/CO[0]
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.114     4.321 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     4.321    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[15]
    SLICE_X48Y86         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.830     4.082    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X48Y86         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[15]/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty            0.035     4.118    
    SLICE_X48Y86         FDCE (Hold_fdce_C_D)         0.092     4.210    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.363ns (18.386%)  route 1.611ns (81.614%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.077ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.560     2.408    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.141     2.549 f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[1]/Q
                         net (fo=6, routed)           0.757     3.306    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[1]
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.351 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[4]_i_7/O
                         net (fo=1, routed)           0.000     3.351    i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[4]_i_7_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.421 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt_reg[4]_i_3/O[0]
                         net (fo=1, routed)           0.854     4.275    i_w_icons_core/i_spi_wrap/i_w_icons_rf/i_rec_ctrl/discharge_cnt00_in[1]
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.107     4.382 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.382    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[1]
    SLICE_X50Y82         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.825     4.077    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X50Y82         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[1]/C
                         clock pessimism              0.000     4.077    
                         clock uncertainty            0.035     4.113    
    SLICE_X50Y82         FDCE (Hold_fdce_C_D)         0.120     4.233    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.233    
                         arrival time                           4.382    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch32/data_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.141ns (11.011%)  route 1.139ns (88.989%))
  Logic Levels:           0  
  Clock Path Skew:        1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.560     2.408    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.141     2.549 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[0]/Q
                         net (fo=2, routed)           1.139     3.688    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch32/en_rec_ch_g2_o[0]
    SLICE_X50Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch32/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.361     2.567    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.596 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.831     3.427    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch32/CLK_REC_O_OBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch32/data_sync0_reg/C
                         clock pessimism              0.000     3.427    
                         clock uncertainty            0.035     3.462    
    SLICE_X50Y89         FDCE (Hold_fdce_C_D)         0.076     3.538    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch32/data_sync0_reg
  -------------------------------------------------------------------
                         required time                         -3.538    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch15/data_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.367ns (14.391%)  route 2.183ns (85.609%))
  Logic Levels:           0  
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.283ns
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.512     6.149    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y86         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.367     6.516 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[15]/Q
                         net (fo=2, routed)           2.183     8.699    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch15/en_rec_ch_g1_o[0]
    SLICE_X46Y88         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch15/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     8.283    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch15/CLK_REC_O_OBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch15/data_sync0_reg/C
                         clock pessimism              0.000     8.283    
                         clock uncertainty            0.035     8.318    
    SLICE_X46Y88         FDCE (Hold_fdce_C_D)         0.230     8.548    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch15/data_sync0_reg
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           8.699    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch1/data_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.164ns (12.583%)  route 1.139ns (87.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.560     2.408    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDCE (Prop_fdce_C_Q)         0.164     2.572 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[1]/Q
                         net (fo=2, routed)           1.139     3.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch1/en_rec_ch_g1_o[0]
    SLICE_X46Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch1/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.361     2.567    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.596 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.833     3.429    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch1/CLK_REC_O_OBUF_BUFG
    SLICE_X46Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch1/data_sync0_reg/C
                         clock pessimism              0.000     3.429    
                         clock uncertainty            0.035     3.464    
    SLICE_X46Y89         FDCE (Hold_fdce_C_D)         0.089     3.553    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch1/data_sync0_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.148ns (12.107%)  route 1.074ns (87.893%))
  Logic Levels:           0  
  Clock Path Skew:        1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.564     2.412    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDCE (Prop_fdce_C_Q)         0.148     2.560 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[28]/Q
                         net (fo=2, routed)           1.074     3.634    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/en_rec_ch_g2_o[0]
    SLICE_X39Y90         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.361     2.567    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.596 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.837     3.433    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/CLK_REC_O_OBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync0_reg/C
                         clock pessimism              0.000     3.433    
                         clock uncertainty            0.035     3.468    
    SLICE_X39Y90         FDCE (Hold_fdce_C_D)        -0.007     3.461    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync0_reg
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch21/data_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.141ns (11.043%)  route 1.136ns (88.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.566     2.414    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDCE (Prop_fdce_C_Q)         0.141     2.555 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[21]/Q
                         net (fo=2, routed)           1.136     3.690    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch21/en_rec_ch_g1_o[0]
    SLICE_X45Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch21/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.361     2.567    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.596 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.834     3.430    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch21/CLK_REC_O_OBUF_BUFG
    SLICE_X45Y89         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch21/data_sync0_reg/C
                         clock pessimism              0.000     3.430    
                         clock uncertainty            0.035     3.465    
    SLICE_X45Y89         FDCE (Hold_fdce_C_D)         0.047     3.512    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch21/data_sync0_reg
  -------------------------------------------------------------------
                         required time                         -3.512    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.396ns (19.755%)  route 1.609ns (80.245%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.566     2.414    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     2.555 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/Q
                         net (fo=5, routed)           1.020     3.574    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[19]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.045     3.619 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.619    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_1[1]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     3.715 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          0.589     4.304    i_w_icons_core/i_spi_wrap/i_w_icons_rf/CO[0]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.114     4.418 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     4.418    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[19]
    SLICE_X50Y87         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.829     4.081    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X50Y87         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]/C
                         clock pessimism              0.000     4.081    
                         clock uncertainty            0.035     4.117    
    SLICE_X50Y87         FDCE (Hold_fdce_C_D)         0.121     4.238    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             CLK_REC_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.512ns (25.500%)  route 1.496ns (74.500%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.560     2.408    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.141     2.549 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[0]/Q
                         net (fo=6, routed)           0.726     3.274    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[0]
    SLICE_X49Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     3.447 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.447    i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt_reg[4]_i_3_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     3.538 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.770     4.308    i_w_icons_core/i_spi_wrap/i_w_icons_rf/i_rec_ctrl/discharge_cnt00_in[6]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.107     4.415 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     4.415    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[19]_3[6]
    SLICE_X50Y83         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.655     2.861    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/CLK_REC_O_OBUF
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.056     2.917 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/FSM_onehot_stim_discharge[2]_i_4/O
                         net (fo=1, routed)           0.306     3.224    i_w_icons_core_n_591
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.253 r  FSM_onehot_stim_discharge_reg[2]_i_2/O
                         net (fo=150, routed)         0.826     4.078    i_w_icons_core/i_rec_ctrl/CLK
    SLICE_X50Y83         FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[6]/C
                         clock pessimism              0.000     4.078    
                         clock uncertainty            0.035     4.114    
    SLICE_X50Y83         FDCE (Hold_fdce_C_D)         0.121     4.235    i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.415    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ref_pin
  To Clock:  CLK_REC_O

Setup :            0  Failing Endpoints,  Worst Slack        1.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        10.269ns  (logic 0.773ns (7.527%)  route 9.496ns (92.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.659ns = ( 37.659 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.506    35.512    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X47Y68         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.500    37.659    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X47Y68         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[2]/C
                         clock pessimism              0.180    37.839    
                         clock uncertainty           -0.035    37.803    
    SLICE_X47Y68         FDCE (Recov_fdce_C_CLR)     -0.405    37.398    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.398    
                         arrival time                         -35.512    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        10.269ns  (logic 0.773ns (7.527%)  route 9.496ns (92.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.659ns = ( 37.659 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.506    35.512    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X47Y68         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.500    37.659    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X47Y68         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[4]/C
                         clock pessimism              0.180    37.839    
                         clock uncertainty           -0.035    37.803    
    SLICE_X47Y68         FDCE (Recov_fdce_C_CLR)     -0.405    37.398    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.398    
                         arrival time                         -35.512    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        10.269ns  (logic 0.773ns (7.527%)  route 9.496ns (92.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.659ns = ( 37.659 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.506    35.512    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X46Y68         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.500    37.659    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X46Y68         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[0]/C
                         clock pessimism              0.180    37.839    
                         clock uncertainty           -0.035    37.803    
    SLICE_X46Y68         FDCE (Recov_fdce_C_CLR)     -0.319    37.484    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.484    
                         arrival time                         -35.512    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        10.269ns  (logic 0.773ns (7.527%)  route 9.496ns (92.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.659ns = ( 37.659 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.506    35.512    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X46Y68         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.500    37.659    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X46Y68         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[1]/C
                         clock pessimism              0.180    37.839    
                         clock uncertainty           -0.035    37.803    
    SLICE_X46Y68         FDCE (Recov_fdce_C_CLR)     -0.319    37.484    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.484    
                         arrival time                         -35.512    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        9.982ns  (logic 0.773ns (7.744%)  route 9.209ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.658ns = ( 37.658 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.219    35.225    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X47Y69         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.499    37.658    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X47Y69         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[10]/C
                         clock pessimism              0.180    37.838    
                         clock uncertainty           -0.035    37.802    
    SLICE_X47Y69         FDCE (Recov_fdce_C_CLR)     -0.405    37.397    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                         -35.225    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        9.982ns  (logic 0.773ns (7.744%)  route 9.209ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.658ns = ( 37.658 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.219    35.225    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X47Y69         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.499    37.658    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X47Y69         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[5]/C
                         clock pessimism              0.180    37.838    
                         clock uncertainty           -0.035    37.802    
    SLICE_X47Y69         FDCE (Recov_fdce_C_CLR)     -0.405    37.397    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                         -35.225    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        9.982ns  (logic 0.773ns (7.744%)  route 9.209ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.658ns = ( 37.658 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.219    35.225    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X47Y69         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.499    37.658    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X47Y69         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[6]/C
                         clock pessimism              0.180    37.838    
                         clock uncertainty           -0.035    37.802    
    SLICE_X47Y69         FDCE (Recov_fdce_C_CLR)     -0.405    37.397    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                         -35.225    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        9.982ns  (logic 0.773ns (7.744%)  route 9.209ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.658ns = ( 37.658 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.219    35.225    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X47Y69         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.499    37.658    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X47Y69         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[7]/C
                         clock pessimism              0.180    37.838    
                         clock uncertainty           -0.035    37.802    
    SLICE_X47Y69         FDCE (Recov_fdce_C_CLR)     -0.405    37.397    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                         -35.225    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        9.982ns  (logic 0.773ns (7.744%)  route 9.209ns (92.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.658ns = ( 37.658 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.219    35.225    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X47Y69         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.499    37.658    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X47Y69         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[8]/C
                         clock pessimism              0.180    37.838    
                         clock uncertainty           -0.035    37.802    
    SLICE_X47Y69         FDCE (Recov_fdce_C_CLR)     -0.405    37.397    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                         -35.225    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_REC_O rise@30.000ns - clk_ref_pin rise@20.000ns)
  Data Path Delay:        10.005ns  (logic 0.773ns (7.726%)  route 9.232ns (92.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.658ns = ( 37.658 - 30.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 25.243 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    20.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640    25.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478    25.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990    26.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295    27.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         8.242    35.248    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg_0
    SLICE_X46Y70         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    30.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    34.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418    35.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713    36.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.499    37.658    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/CLK_REC_O_OBUF_BUFG
    SLICE_X46Y70         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[11]/C
                         clock pessimism              0.180    37.838    
                         clock uncertainty           -0.035    37.802    
    SLICE_X46Y70         FDCE (Recov_fdce_C_CLR)     -0.319    37.483    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.483    
                         arrival time                         -35.248    
  -------------------------------------------------------------------
                         slack                                  2.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][10]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.246ns (10.300%)  route 2.142ns (89.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.783     3.877    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X38Y96         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.978    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X38Y96         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][10]/C
                         clock pessimism             -0.245     3.733    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     3.666    i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][11]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.246ns (10.300%)  route 2.142ns (89.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.783     3.877    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X38Y96         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.978    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X38Y96         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][11]/C
                         clock pessimism             -0.245     3.733    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     3.666    i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][12]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.246ns (10.300%)  route 2.142ns (89.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.783     3.877    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X38Y96         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.978    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X38Y96         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][12]/C
                         clock pessimism             -0.245     3.733    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     3.666    i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][13]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.246ns (10.300%)  route 2.142ns (89.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.783     3.877    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X38Y96         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.978    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X38Y96         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][13]/C
                         clock pessimism             -0.245     3.733    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     3.666    i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][14]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.246ns (10.300%)  route 2.142ns (89.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.783     3.877    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X38Y96         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.978    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X38Y96         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][14]/C
                         clock pessimism             -0.245     3.733    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     3.666    i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][15]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.246ns (10.300%)  route 2.142ns (89.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.783     3.877    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X38Y96         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.978    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X38Y96         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][15]/C
                         clock pessimism             -0.245     3.733    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     3.666    i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][16]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.246ns (10.300%)  route 2.142ns (89.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.783     3.877    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X38Y96         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.978    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X38Y96         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][16]/C
                         clock pessimism             -0.245     3.733    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     3.666    i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][17]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.246ns (10.300%)  route 2.142ns (89.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.783     3.877    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X38Y96         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.838     3.978    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X38Y96         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][17]/C
                         clock pessimism             -0.245     3.733    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     3.666    i_rec_stim64ch_macro/test_adc1_imp_out_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_out_reg[9][11]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.246ns (9.887%)  route 2.242ns (90.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.883     3.976    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X36Y97         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_out_reg[9][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.840     3.980    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X36Y97         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_out_reg[9][11]/C
                         clock pessimism             -0.245     3.735    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.092     3.643    i_rec_stim64ch_macro/test_adc1_out_reg[9][11]
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rec_stim64ch_macro/test_adc1_out_reg[9][12]/CLR
                            (removal check against rising-edge clock CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REC_O rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.246ns (9.887%)  route 2.242ns (90.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         1.883     3.976    i_rec_stim64ch_macro/test_adc2_out_reg[31][17]_0
    SLICE_X36Y97         FDCE                                         f  i_rec_stim64ch_macro/test_adc1_out_reg[9][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.611     2.818    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.874 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     3.112    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.141 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         0.840     3.980    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X36Y97         FDCE                                         r  i_rec_stim64ch_macro/test_adc1_out_reg[9][12]/C
                         clock pessimism             -0.245     3.735    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.092     3.643    i_rec_stim64ch_macro/test_adc1_out_reg[9][12]
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ref_pin
  To Clock:  clk_ref_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.773ns (11.443%)  route 5.982ns (88.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         4.992    11.998    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y99         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.361    14.799    i_common_clkdiv_by_n_top/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.773ns (11.443%)  route 5.982ns (88.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         4.992    11.998    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y99         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.361    14.799    i_common_clkdiv_by_n_top/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/clkdiv_n_reg/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.773ns (11.443%)  route 5.982ns (88.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         4.992    11.998    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y99         FDCE                                         f  i_common_clkdiv_by_n_top/clkdiv_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.319    14.841    i_common_clkdiv_by_n_top/clkdiv_n_reg
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.773ns (11.443%)  route 5.982ns (88.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         4.992    11.998    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y99         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.319    14.841    i_common_clkdiv_by_n_top/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.773ns (11.443%)  route 5.982ns (88.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         4.992    11.998    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y99         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.319    14.841    i_common_clkdiv_by_n_top/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.773ns (28.956%)  route 1.897ns (71.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.906     7.912    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.361    14.798    i_common_clkdiv_by_n_top/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.773ns (28.956%)  route 1.897ns (71.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.906     7.912    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.361    14.798    i_common_clkdiv_by_n_top/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.773ns (28.956%)  route 1.897ns (71.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.906     7.912    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.361    14.798    i_common_clkdiv_by_n_top/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.773ns (28.956%)  route 1.897ns (71.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.906     7.912    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.361    14.798    i_common_clkdiv_by_n_top/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ref_pin rise@10.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.773ns (28.956%)  route 1.897ns (71.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.640     5.243    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.478     5.721 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.990     6.711    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.295     7.006 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.906     7.912    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.513    14.936    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.319    14.840    i_common_clkdiv_by_n_top/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  6.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/set_clk_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.246ns (28.938%)  route 0.604ns (71.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.245     2.338    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y97         FDCE                                         f  i_common_clkdiv_by_n_top/set_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y97         FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
                         clock pessimism             -0.479     1.523    
    SLICE_X46Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    i_common_clkdiv_by_n_top/set_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/reset_clk_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.246ns (27.227%)  route 0.658ns (72.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.298     2.392    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y98         FDCE                                         f  i_common_clkdiv_by_n_top/reset_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y98         FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/C
                         clock pessimism             -0.479     1.523    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    i_common_clkdiv_by_n_top/reset_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.556%)  route 0.717ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.357     2.451    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[1]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    i_common_clkdiv_by_n_top/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.556%)  route 0.717ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.357     2.451    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    i_common_clkdiv_by_n_top/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.556%)  route 0.717ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.357     2.451    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[3]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    i_common_clkdiv_by_n_top/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.556%)  route 0.717ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.357     2.451    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[4]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    i_common_clkdiv_by_n_top/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.556%)  route 0.717ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.357     2.451    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    i_common_clkdiv_by_n_top/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.556%)  route 0.717ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.357     2.451    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    i_common_clkdiv_by_n_top/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.556%)  route 0.717ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.357     2.451    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    i_common_clkdiv_by_n_top/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.556%)  route 0.717ns (74.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.569     1.488    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=3, routed)           0.359     1.996    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.098     2.094 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=967, routed)         0.357     2.451    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X46Y96         FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y96         FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.455    i_common_clkdiv_by_n_top/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.996    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_spi_pin
  To Clock:  clk_spi_pin

Setup :            0  Failing Endpoints,  Worst Slack       92.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.974ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_interval_reg[10]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.718ns (10.994%)  route 5.813ns (89.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 106.141 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.312    13.396    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X39Y80         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_interval_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.504   106.141    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X39Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_interval_reg[10]/C
                         clock pessimism              0.669   106.810    
                         clock uncertainty           -0.035   106.774    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405   106.369    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_interval_reg[10]
  -------------------------------------------------------------------
                         required time                        106.369    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                 92.974    

Slack (MET) :             93.058ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p2_stim_mask3_g2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.718ns (11.145%)  route 5.725ns (88.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 106.137 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.223    13.307    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X41Y73         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p2_stim_mask3_g2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.500   106.137    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X41Y73         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p2_stim_mask3_g2_reg[0]/C
                         clock pessimism              0.669   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405   106.365    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p2_stim_mask3_g2_reg[0]
  -------------------------------------------------------------------
                         required time                        106.365    
                         arrival time                         -13.307    
  -------------------------------------------------------------------
                         slack                                 93.058    

Slack (MET) :             93.058ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p2_stim_mask3_g2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.718ns (11.145%)  route 5.725ns (88.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 106.137 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.223    13.307    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X41Y73         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p2_stim_mask3_g2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.500   106.137    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X41Y73         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p2_stim_mask3_g2_reg[8]/C
                         clock pessimism              0.669   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X41Y73         FDCE (Recov_fdce_C_CLR)     -0.405   106.365    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p2_stim_mask3_g2_reg[8]
  -------------------------------------------------------------------
                         required time                        106.365    
                         arrival time                         -13.307    
  -------------------------------------------------------------------
                         slack                                 93.058    

Slack (MET) :             93.060ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.718ns (10.994%)  route 5.813ns (89.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 106.141 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.312    13.396    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X38Y80         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.504   106.141    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[10]/C
                         clock pessimism              0.669   106.810    
                         clock uncertainty           -0.035   106.774    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.319   106.455    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[10]
  -------------------------------------------------------------------
                         required time                        106.455    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                 93.060    

Slack (MET) :             93.060ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.718ns (10.994%)  route 5.813ns (89.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 106.141 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.312    13.396    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X38Y80         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.504   106.141    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[11]/C
                         clock pessimism              0.669   106.810    
                         clock uncertainty           -0.035   106.774    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.319   106.455    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[11]
  -------------------------------------------------------------------
                         required time                        106.455    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                 93.060    

Slack (MET) :             93.060ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.718ns (10.994%)  route 5.813ns (89.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 106.141 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.312    13.396    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X38Y80         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.504   106.141    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[12]/C
                         clock pessimism              0.669   106.810    
                         clock uncertainty           -0.035   106.774    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.319   106.455    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask7_p1_stim_mask7_g1_reg[12]
  -------------------------------------------------------------------
                         required time                        106.455    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                 93.060    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[9]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.718ns (11.236%)  route 5.672ns (88.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.143ns = ( 106.143 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.171    13.255    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X31Y79         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506   106.143    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X31Y79         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[9]/C
                         clock pessimism              0.669   106.812    
                         clock uncertainty           -0.035   106.776    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405   106.371    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p2_stim3_pulse_num_reg[9]
  -------------------------------------------------------------------
                         required time                        106.371    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.152ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask6_p2_stim_mask6_g2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.718ns (11.271%)  route 5.652ns (88.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns = ( 106.142 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.151    13.235    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X35Y80         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask6_p2_stim_mask6_g2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.505   106.142    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask6_p2_stim_mask6_g2_reg[10]/C
                         clock pessimism              0.686   106.827    
                         clock uncertainty           -0.035   106.792    
    SLICE_X35Y80         FDCE (Recov_fdce_C_CLR)     -0.405   106.387    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask6_p2_stim_mask6_g2_reg[10]
  -------------------------------------------------------------------
                         required time                        106.387    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                 93.152    

Slack (MET) :             93.161ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[8]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 0.718ns (11.318%)  route 5.626ns (88.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 106.141 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.125    13.208    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X43Y82         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.504   106.141    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X43Y82         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[8]/C
                         clock pessimism              0.669   106.810    
                         clock uncertainty           -0.035   106.774    
    SLICE_X43Y82         FDCE (Recov_fdce_C_CLR)     -0.405   106.369    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[8]
  -------------------------------------------------------------------
                         required time                        106.369    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                 93.161    

Slack (MET) :             93.183ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p1_stim_mask3_g1_reg[27]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.718ns (11.337%)  route 5.615ns (88.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 106.136 - 100.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.639     6.864    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     7.283 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.501     7.785    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299     8.084 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.114    13.198    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X36Y75         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p1_stim_mask3_g1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.499   106.136    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y75         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p1_stim_mask3_g1_reg[27]/C
                         clock pessimism              0.686   106.821    
                         clock uncertainty           -0.035   106.786    
    SLICE_X36Y75         FDCE (Recov_fdce_C_CLR)     -0.405   106.381    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask3_p1_stim_mask3_g1_reg[27]
  -------------------------------------------------------------------
                         required time                        106.381    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                 93.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[19]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.227ns (33.866%)  route 0.443ns (66.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.246     3.087    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X37Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[19]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X37Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[20]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.227ns (33.866%)  route 0.443ns (66.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.246     3.087    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X37Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[20]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X37Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[21]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.227ns (33.866%)  route 0.443ns (66.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.246     3.087    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X37Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[21]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X37Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.227ns (33.866%)  route 0.443ns (66.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.246     3.087    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X37Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X37Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[27]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.227ns (33.866%)  route 0.443ns (66.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.246     3.087    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X37Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[27]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X37Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[28]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.227ns (33.866%)  route 0.443ns (66.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.246     3.087    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X37Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[28]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X37Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[29]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.227ns (33.866%)  route 0.443ns (66.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.246     3.087    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X37Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[29]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X37Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[31]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.227ns (33.866%)  route 0.443ns (66.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.246     3.087    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X37Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[31]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X37Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[19]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.227ns (33.648%)  route 0.448ns (66.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.250     3.091    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X36Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[19]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X36Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[20]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.227ns (33.648%)  route 0.448ns (66.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569     2.417    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     2.545 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.197     2.742    i_w_icons_core/i_spi_wrap/reg_stim_mask1_p1_stim_mask1_g1_reg[31]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.099     2.841 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.250     3.091    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask1_p1_stim_mask1_g1_reg[31]_0
    SLICE_X36Y89         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.837     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y89         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[20]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X36Y89         FDCE (Remov_fdce_C_CLR)     -0.092     2.338    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.754    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            SPI_MISO_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 5.076ns (71.390%)  route 2.034ns (28.610%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         2.034     3.544    SPI_MISO_O_TRI
    D12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566     7.110 r  SPI_MISO_O_OBUFT_inst/O
                         net (fo=0)                   0.000     7.110    SPI_MISO_O
    D12                                                               r  SPI_MISO_O (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            SPI_MISO_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.101ns (61.680%)  route 0.684ns (38.320%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         0.684     0.961    SPI_MISO_O_TRI
    D12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.785 r  SPI_MISO_O_OBUFT_inst/O
                         net (fo=0)                   0.000     1.785    SPI_MISO_O
    D12                                                               r  SPI_MISO_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_REC_O
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                            (clock source 'CLK_REC_O'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            CLK_REC_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 3.589ns (48.459%)  route 3.817ns (51.541%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    15.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025    18.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635    20.238    i_common_clkdiv_by_n_top/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518    20.756 f  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802    21.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    21.653 f  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         3.016    24.669    CLK_REC_O_OBUF_BUFG
    K16                  OBUF (Prop_obuf_I_O)         3.493    28.162 f  CLK_REC_O_OBUF_inst/O
                         net (fo=0)                   0.000    28.162    CLK_REC_O
    K16                                                               f  CLK_REC_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rec_stim64ch_macro/adc_res1_o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ADC1_OUT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.315ns  (logic 4.133ns (49.713%)  route 4.181ns (50.287%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.352     7.108    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     7.232 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc1/clk_adc1_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     7.798    clk_adc1_gated_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.894 r  clk_adc1_gated_s_BUFG_inst/O
                         net (fo=405, routed)         1.638     9.533    i_rec_stim64ch_macro/clk_adc1_gated_s_BUFG
    SLICE_X39Y97         FDRE                                         r  i_rec_stim64ch_macro/adc_res1_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     9.989 r  i_rec_stim64ch_macro/adc_res1_o_reg/Q
                         net (fo=1, routed)           0.628    10.617    i_w_icons_core/i_rec_ctrl/adc_res1_o
    SLICE_X40Y96         LUT3 (Prop_lut3_I2_O)        0.124    10.741 r  i_w_icons_core/i_rec_ctrl/ADC1_OUT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.553    14.294    ADC1_OUT_O_OBUF
    B18                  OBUF (Prop_obuf_I_O)         3.553    17.847 r  ADC1_OUT_O_OBUF_inst/O
                         net (fo=0)                   0.000    17.847    ADC1_OUT_O
    B18                                                               r  ADC1_OUT_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rec_stim64ch_macro/adc_res2_o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ADC2_OUT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 4.139ns (51.794%)  route 3.852ns (48.206%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           1.345     7.101    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/CLK_REC_O_OBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     7.225 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_clkgate_adc2/clk_adc2_gated_s_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     7.791    clk_adc2_gated_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.887 r  clk_adc2_gated_s_BUFG_inst/O
                         net (fo=356, routed)         1.638     9.525    i_rec_stim64ch_macro/clk_adc2_gated_s_BUFG
    SLICE_X41Y99         FDRE                                         r  i_rec_stim64ch_macro/adc_res2_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456     9.981 r  i_rec_stim64ch_macro/adc_res2_o_reg/Q
                         net (fo=1, routed)           0.498    10.479    i_w_icons_core/i_rec_ctrl/adc_res2_o
    SLICE_X41Y99         LUT3 (Prop_lut3_I2_O)        0.124    10.603 r  i_w_icons_core/i_rec_ctrl/ADC2_OUT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.354    13.957    ADC2_OUT_O_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.559    17.516 r  ADC2_OUT_O_OBUF_inst/O
                         net (fo=0)                   0.000    17.516    ADC2_OUT_O
    A18                                                               r  ADC2_OUT_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ERR_STIM_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.138ns (52.289%)  route 3.776ns (47.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     8.283    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y83         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.419     8.702 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/Q
                         net (fo=1, routed)           3.776    12.477    i_w_icons_core_n_583
    E16                  OBUF (Prop_obuf_I_O)         3.719    16.197 r  ERR_STIM_O_OBUF_inst/O
                         net (fo=0)                   0.000    16.197    ERR_STIM_O
    E16                                                               r  ERR_STIM_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/adc_en_o_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ADC_EN_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 3.999ns (52.601%)  route 3.604ns (47.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.638     8.292    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y97         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDCE (Prop_fdce_C_Q)         0.456     8.748 r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/Q
                         net (fo=1, routed)           3.604    12.351    ADC_EN_O_OBUF
    D13                  OBUF (Prop_obuf_I_O)         3.543    15.895 r  ADC_EN_O_OBUF_inst/O
                         net (fo=0)                   0.000    15.895    ADC_EN_O
    D13                                                               r  ADC_EN_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ERR_CRC_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.580ns  (logic 4.128ns (54.464%)  route 3.452ns (45.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.802     6.557    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.653 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.637     8.291    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/CLK_REC_O_OBUF_BUFG
    SLICE_X32Y90         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.419     8.710 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/Q
                         net (fo=1, routed)           3.452    12.161    i_w_icons_core_n_582
    E15                  OBUF (Prop_obuf_I_O)         3.709    15.871 r  ERR_CRC_O_OBUF_inst/O
                         net (fo=0)                   0.000    15.871    ERR_CRC_O
    E15                                                               r  ERR_CRC_O (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                            (clock source 'CLK_REC_O'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            CLK_REC_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.220ns (53.094%)  route 1.078ns (46.906%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.755     2.754    CLK_REC_O_OBUF_BUFG
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.949 r  CLK_REC_O_OBUF_inst/O
                         net (fo=0)                   0.000     3.949    CLK_REC_O
    K16                                                               r  CLK_REC_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ERR_CRC_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.417ns (54.594%)  route 1.179ns (45.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.568     2.567    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/CLK_REC_O_OBUF_BUFG
    SLICE_X32Y90         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.128     2.695 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/Q
                         net (fo=1, routed)           1.179     3.873    i_w_icons_core_n_582
    E15                  OBUF (Prop_obuf_I_O)         1.289     5.163 r  ERR_CRC_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.163    ERR_CRC_O
    E15                                                               r  ERR_CRC_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/adc_en_o_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ADC_EN_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.385ns (52.907%)  route 1.233ns (47.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.567     2.566    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y97         FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDCE (Prop_fdce_C_Q)         0.141     2.707 r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/Q
                         net (fo=1, routed)           1.233     3.939    ADC_EN_O_OBUF
    D13                  OBUF (Prop_obuf_I_O)         1.244     5.183 r  ADC_EN_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.183    ADC_EN_O
    D13                                                               r  ADC_EN_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ERR_STIM_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.428ns (52.425%)  route 1.296ns (47.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     2.560    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y83         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.128     2.688 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/Q
                         net (fo=1, routed)           1.296     3.983    i_w_icons_core_n_583
    E16                  OBUF (Prop_obuf_I_O)         1.300     5.283 r  ERR_STIM_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.283    ERR_STIM_O
    E16                                                               r  ERR_STIM_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/imp_adc2_idx_1d_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ADC2_OUT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.445ns (52.453%)  route 1.310ns (47.547%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.566     2.565    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X41Y96         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     2.706 r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_1d_reg/Q
                         net (fo=1, routed)           0.199     2.905    i_w_icons_core/i_rec_ctrl/imp_adc2_idx_1d
    SLICE_X41Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.950 r  i_w_icons_core/i_rec_ctrl/ADC2_OUT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.111     4.061    ADC2_OUT_O_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.259     5.320 r  ADC2_OUT_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.320    ADC2_OUT_O
    A18                                                               r  ADC2_OUT_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            ADC1_OUT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.480ns (53.219%)  route 1.301ns (46.781%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.323     1.973    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.999 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.566     2.565    i_w_icons_core/i_rec_ctrl/CLK_REC_O_OBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.128     2.693 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d_reg/Q
                         net (fo=1, routed)           0.103     2.796    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.098     2.894 r  i_w_icons_core/i_rec_ctrl/ADC1_OUT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.198     4.092    ADC1_OUT_O_OBUF
    B18                  OBUF (Prop_obuf_I_O)         1.254     5.346 r  ADC1_OUT_O_OBUF_inst/O
                         net (fo=0)                   0.000     5.346    ADC1_OUT_O
    B18                                                               r  ADC1_OUT_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_spi_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_MISO_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 4.010ns (52.644%)  route 3.607ns (47.356%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.638    56.863    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y90         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.459    57.322 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/Q
                         net (fo=1, routed)           3.607    60.930    lopt
    D12                  OBUFT (Prop_obuft_I_O)       3.551    64.480 r  SPI_MISO_O_OBUFT_inst/O
                         net (fo=0)                   0.000    64.480    SPI_MISO_O
    D12                                                               r  SPI_MISO_O (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_MISO_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.397ns (53.146%)  route 1.232ns (46.854%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243    50.243 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579    51.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.848 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.569    52.417    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y90         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.146    52.563 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/Q
                         net (fo=1, routed)           1.232    53.795    lopt
    D12                  OBUFT (Prop_obuft_I_O)       1.251    55.046 r  SPI_MISO_O_OBUFT_inst/O
                         net (fo=0)                   0.000    55.046    SPI_MISO_O
    D12                                                               r  SPI_MISO_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_REC_O

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STIM_XEN_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/data_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.483ns (29.976%)  route 3.465ns (70.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  STIM_XEN_I (IN)
                         net (fo=0)                   0.000     0.000    STIM_XEN_I
    D15                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  STIM_XEN_I_IBUF_inst/O
                         net (fo=1, routed)           3.465     4.949    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/STIM_XEN_I
    SLICE_X45Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514     4.937    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.418     5.355 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.713     6.067    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.158 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         1.495     7.654    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/CLK_REC_O_OBUF_BUFG
    SLICE_X45Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/data_sync0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STIM_XEN_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/data_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_REC_O  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.251ns (14.174%)  route 1.521ns (85.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  STIM_XEN_I (IN)
                         net (fo=0)                   0.000     0.000    STIM_XEN_I
    D15                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  STIM_XEN_I_IBUF_inst/O
                         net (fo=1, routed)           1.521     1.773    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/STIM_XEN_I
    SLICE_X45Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REC_O rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    i_common_clkdiv_by_n_top/CLK
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.204     2.207 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=6, routed)           0.361     2.567    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.596 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=214, routed)         0.820     3.416    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/CLK_REC_O_OBUF_BUFG
    SLICE_X45Y74         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim_xen/data_sync0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_ref_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.277ns  (logic 1.666ns (26.536%)  route 4.611ns (73.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           4.252     5.794    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.918 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.359     6.277    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg_1
    SLICE_X38Y99         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.519     4.942    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C

Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.277ns  (logic 1.666ns (26.536%)  route 4.611ns (73.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           4.252     5.794    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.918 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.359     6.277    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg_1
    SLICE_X38Y99         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.519     4.942    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.348ns  (logic 0.354ns (15.068%)  route 1.994ns (84.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           1.860     2.169    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.214 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.134     2.348    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg_1
    SLICE_X38Y99         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.841     2.006    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C

Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.348ns  (logic 0.354ns (15.068%)  route 1.994ns (84.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           1.860     2.169    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.214 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.134     2.348    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg_1
    SLICE_X38Y99         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.841     2.006    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X38Y99         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_spi_pin

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[2]/D
                            (falling edge-triggered cell FDPE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.660ns (25.051%)  route 4.966ns (74.949%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 56.138 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         4.966     6.475    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X40Y72         LUT4 (Prop_lut4_I0_O)        0.150     6.625 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5[2]_i_1/O
                         net (fo=1, routed)           0.000     6.625    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5[2]_i_1_n_0
    SLICE_X40Y72         FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404    51.404 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141    54.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.637 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.501    56.138    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y72         FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.634ns (24.756%)  route 4.966ns (75.244%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 56.138 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         4.966     6.475    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.124     6.599 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5[0]_i_1/O
                         net (fo=1, routed)           0.000     6.599    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5[0]_i_1_n_0
    SLICE_X40Y72         FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404    51.404 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141    54.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.637 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.501    56.138    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y72         FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[20]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.505ns  (logic 1.510ns (23.209%)  route 4.995ns (76.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 56.138 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         4.995     6.505    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X38Y72         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404    51.404 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141    54.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.637 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.501    56.138    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y72         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.505ns  (logic 1.510ns (23.209%)  route 4.995ns (76.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 56.138 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         4.995     6.505    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X38Y72         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404    51.404 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141    54.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.637 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.501    56.138    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y72         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[37]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.505ns  (logic 1.510ns (23.209%)  route 4.995ns (76.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 56.138 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         4.995     6.505    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X38Y72         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404    51.404 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141    54.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.637 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.501    56.138    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y72         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[37]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_reg/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.666ns (25.778%)  route 4.795ns (74.222%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           4.252     5.794    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.918 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.543     6.461    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I
    SLICE_X37Y97         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.517     6.154    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_reg/C

Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.666ns (25.778%)  route 4.795ns (74.222%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           4.252     5.794    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.124     5.918 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.543     6.461    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I
    SLICE_X37Y97         FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.517     6.154    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y97         FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[10]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 1.510ns (23.595%)  route 4.889ns (76.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         4.889     6.398    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X50Y78         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.496     6.133    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y78         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[10]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[9]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 1.510ns (23.595%)  route 4.889ns (76.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         4.889     6.398    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X50Y78         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.496     6.133    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y78         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[9]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[0]/PRE
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.510ns (23.673%)  route 4.868ns (76.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 56.138 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         4.868     6.377    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X40Y72         FDPE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404    51.404 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141    54.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    54.637 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.501    56.138    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y72         FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[0]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[2]/PRE
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.277ns (16.965%)  route 1.357ns (83.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 53.116 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.357     1.634    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X29Y93         FDPE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840    53.116    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y93         FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.277ns (16.965%)  route 1.357ns (83.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 53.116 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.357     1.634    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X29Y93         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840    53.116    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.277ns (16.965%)  route 1.357ns (83.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 53.116 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.357     1.634    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X29Y93         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840    53.116    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.277ns (16.965%)  route 1.357ns (83.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 53.116 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.357     1.634    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X29Y93         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840    53.116    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_reg/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.277ns (16.272%)  route 1.427ns (83.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 53.115 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.427     1.704    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X30Y92         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.839    53.115    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y92         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_lock_crc5_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_MOSI_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.279ns (16.117%)  route 1.452ns (83.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  SPI_MOSI_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_MOSI_I
    A11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  SPI_MOSI_I_IBUF_inst/O
                         net (fo=3, routed)           1.452     1.730    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[0]_0[0]
    SLICE_X28Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.830     3.106    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[0]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.277ns (15.717%)  route 1.487ns (84.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 53.116 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.487     1.764    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X31Y93         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840    53.116    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.277ns (15.717%)  route 1.487ns (84.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 53.116 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.487     1.764    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X31Y93         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840    53.116    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.277ns (15.717%)  route 1.487ns (84.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 53.116 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.487     1.764    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X30Y93         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.840    53.116    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y93         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.277ns (15.716%)  route 1.487ns (84.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 53.115 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.487     1.764    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X29Y90         FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.839    53.115    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X29Y90         FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/C  (IS_INVERTED)





