{
  "design": {
    "design_info": {
      "boundary_crc": "0xF069FAF0095BF742",
      "device": "xc7s25csga324-2",
      "gen_directory": "../../../../TP-5-Integrador.gen/sources_1/bd/MemoriaROM",
      "name": "MemoriaROM",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "ports": {
      "Addr": {
        "type": "data",
        "direction": "I",
        "left": "6",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "Clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "MemoriaROM_Clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Salida": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "CE": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "MemoriaROM_blk_mem_gen_0_0",
        "xci_path": "ip\\MemoriaROM_blk_mem_gen_0_0\\MemoriaROM_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../MemoriaROM.coe"
          },
          "Enable_A": {
            "value": "Use_ENA_Pin"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Use_REGCEA_Pin": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "127"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "Addr_1": {
        "ports": [
          "Addr",
          "blk_mem_gen_0/addra"
        ]
      },
      "CE_1": {
        "ports": [
          "CE",
          "blk_mem_gen_0/ena"
        ]
      },
      "Clock_1": {
        "ports": [
          "Clock",
          "blk_mem_gen_0/clka"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "Salida"
        ]
      }
    }
  }
}