INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SimpleUART/SimpleUART.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/SimpleUART/SimpleUART.srcs/sim_1/new/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
