#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Sep 21 09:51:04 2017
# Process ID: 19994
# Current directory: /home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.runs/impl_1
# Command line: vivado -log decoder3_8.vdi -applog -messageDb vivado.pb -mode batch -source decoder3_8.tcl -notrace
# Log file: /home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.runs/impl_1/decoder3_8.vdi
# Journal file: /home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source decoder3_8.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1378.605 ; gain = 68.031 ; free physical = 12027 ; free virtual = 26777
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 75334128

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 75334128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.035 ; gain = 0.000 ; free physical = 11680 ; free virtual = 26429

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 75334128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.035 ; gain = 0.000 ; free physical = 11680 ; free virtual = 26429

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 75334128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.035 ; gain = 0.000 ; free physical = 11680 ; free virtual = 26429

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.035 ; gain = 0.000 ; free physical = 11680 ; free virtual = 26429
Ending Logic Optimization Task | Checksum: 75334128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.035 ; gain = 0.000 ; free physical = 11680 ; free virtual = 26429

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 75334128

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1766.035 ; gain = 0.000 ; free physical = 11680 ; free virtual = 26429
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1766.035 ; gain = 463.465 ; free physical = 11680 ; free virtual = 26429
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1798.051 ; gain = 0.000 ; free physical = 11679 ; free virtual = 26430
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/A01577421/Desktop/ECE2700/Lab3/Decoder/Decoder.runs/impl_1/decoder3_8_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.066 ; gain = 0.000 ; free physical = 11677 ; free virtual = 26427
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.066 ; gain = 0.000 ; free physical = 11677 ; free virtual = 26427

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 408115be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1830.066 ; gain = 0.000 ; free physical = 11676 ; free virtual = 26426
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 408115be

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 408115be

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 408115be

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e79c9b1

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 67d657c3

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427
Phase 1.2 Build Placer Netlist Model | Checksum: 67d657c3

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 67d657c3

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427
Phase 1.3 Constrain Clocks/Macros | Checksum: 67d657c3

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427
Phase 1 Placer Initialization | Checksum: 67d657c3

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1846.074 ; gain = 16.008 ; free physical = 11677 ; free virtual = 26427

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14094a9dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11673 ; free virtual = 26423

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14094a9dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11673 ; free virtual = 26423

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ef63b990

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11672 ; free virtual = 26423

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 114ef778b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11672 ; free virtual = 26423

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418
Phase 3.4 Small Shape Detail Placement | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418
Phase 3 Detail Placement | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eac83d22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418
Ending Placer Task | Checksum: 3ab481c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1905.098 ; gain = 75.031 ; free physical = 11668 ; free virtual = 26418
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1905.098 ; gain = 0.000 ; free physical = 11667 ; free virtual = 26418
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1905.098 ; gain = 0.000 ; free physical = 11667 ; free virtual = 26418
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1905.098 ; gain = 0.000 ; free physical = 11667 ; free virtual = 26417
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1905.098 ; gain = 0.000 ; free physical = 11667 ; free virtual = 26417
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1cbbcdd6 ConstDB: 0 ShapeSum: 1df8b3f3 RouteDB: 0

Phase 1 Build RT Design
