[Inputs]
WriteEnable
clk
Reset
=Read1[3:0]=
=Read2[3:0]=
=Read3[3:0]=
=WriteReg[3:0]=
=Data[15:0]=
[Outputs]
=Out1[15:0]=
=Out2[15:0]=
=Out3[15:0]=
[BiDir]
[ATTRIBUTES]
VeriModel RegisterFile

