Running: /opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/alper269707/CENG232 FPGA/Lab4/lab4_1/FUNCMEMORY_isim_beh.exe -prj /home/alper269707/CENG232 FPGA/Lab4/lab4_1/FUNCMEMORY_beh.prj work.FUNCMEMORY work.glbl 
ISim M.81d (signature 0x9ca8bed6)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file \"/home/alper269707/CENG232 FPGA/Lab4/lab4_1/lab4_1.v\" into library work
Analyzing Verilog file \"/opt/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 69712 KB
Fuse CPU Usage: 50 ms
Compiling module FUNCROM
Compiling module FUNCRAM
Compiling module FUNCMEMORY
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/alper269707/CENG232 FPGA/Lab4/lab4_1/FUNCMEMORY_isim_beh.exe
Fuse Memory Usage: 1154216 KB
Fuse CPU Usage: 70 ms
GCC CPU Usage: 310 ms
