$date
  Tue Nov 26 15:36:26 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_comparator_4bit $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 1 # a_less_b $end
$var reg 1 $ a_equal_b $end
$var reg 1 % a_greater_b $end
$scope module uut $end
$var reg 4 & a[3:0] $end
$var reg 4 ' b[3:0] $end
$var reg 1 ( a_less_b $end
$var reg 1 ) a_equal_b $end
$var reg 1 * a_greater_b $end
$var reg 4 + equal_bits[3:0] $end
$var reg 4 , less_bits[3:0] $end
$var reg 4 - greater_bits[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0101 !
b1010 "
1#
0$
0%
b0101 &
b1010 '
1(
0)
0*
b0000 +
bUUUU ,
bUUUU -
#20000000
b1010 !
b0101 "
0#
1%
b1010 &
b0101 '
0(
1*
#40000000
b0111 !
b0111 "
1$
0%
b0111 &
b0111 '
1)
0*
b1111 +
#60000000
b0000 !
b1111 "
1#
0$
b0000 &
b1111 '
1(
0)
b0000 +
#80000000
b1111 !
b0000 "
0#
1%
b1111 &
b0000 '
0(
1*
#100000000
