
collenda_test.elf:     file format elf32-littlenios2
collenda_test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000020

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00000cac memsz 0x00000cac flags r-x
    LOAD off    0x00001ccc vaddr 0x00000ccc paddr 0x00000dbc align 2**12
         filesz 0x000000f0 memsz 0x000000f0 flags rw-
    LOAD off    0x00001eac vaddr 0x00000eac paddr 0x00000eac align 2**12
         filesz 0x00000000 memsz 0x00000010 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000000  00000020  00000020  00001dbc  2**0
                  CONTENTS
  2 .text         00000c84  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000028  00000ca4  00000ca4  00001ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000000f0  00000ccc  00000dbc  00001ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000010  00000eac  00000eac  00001eac  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00000ebc  00000ebc  00001dbc  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00001dbc  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000002e8  00000000  00000000  00001de0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00003789  00000000  00000000  000020c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000013e6  00000000  00000000  00005851  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000017d2  00000000  00000000  00006c37  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000003e8  00000000  00000000  0000840c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000fe6  00000000  00000000  000087f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001388  00000000  00000000  000097da  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0000ab64  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000220  00000000  00000000  0000aba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0000be75  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0000be78  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0000be84  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0000be85  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   0000000b  00000000  00000000  0000be86  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    0000000b  00000000  00000000  0000be91  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   0000000b  00000000  00000000  0000be9c  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000008  00000000  00000000  0000bea7  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000033  00000000  00000000  0000beaf  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     0003d9f3  00000000  00000000  0000bee2  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000020 l    d  .text	00000000 .text
00000ca4 l    d  .rodata	00000000 .rodata
00000ccc l    d  .rwdata	00000000 .rwdata
00000eac l    d  .bss	00000000 .bss
00000ebc l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../collenda_test_bsp//obj/HAL/src/crt0.o
00000058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 collenda_test.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000150 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00000ccc l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_putstr.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000aec g     F .text	0000002c alt_main
00000dbc g       *ABS*	00000000 __flash_rwdata_start
00000104 g     F .text	0000004c printf
00000b18 g     F .text	00000038 alt_putstr
00000c9c g     F .text	00000008 altera_nios2_gen2_irq_init
00000000 g     F .entry	0000000c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00000eac g     O .bss	00000004 errno
00000eb4 g     O .bss	00000004 alt_argv
00008dac g       *ABS*	00000000 _gp
00000b50 g     F .text	00000004 usleep
000000c8 g     F .text	0000003c _printf_r
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00000928 g     F .text	00000064 .hidden __udivsi3
00000dac g     O .rwdata	00000004 _global_impure_ptr
00000ebc g       *ABS*	00000000 __bss_end
00000c94 g     F .text	00000004 alt_dcache_flush_all
00000dbc g       *ABS*	00000000 __ram_rwdata_end
00000b54 g     F .text	00000060 write
00000ccc g       *ABS*	00000000 __ram_rodata_end
00000db4 g     O .rwdata	00000004 jtag_uart_0
0000098c g     F .text	00000058 .hidden __umodsi3
00000ebc g       *ABS*	00000000 end
00001000 g       *ABS*	00000000 __alt_stack_pointer
00000bd8 g     F .text	00000034 altera_avalon_jtag_uart_write
000001bc g     F .text	0000052c ___vfprintf_internal_r
00000020 g     F .text	0000003c _start
00000bd4 g     F .text	00000004 alt_sys_init
000009e4 g     F .text	00000028 .hidden __mulsi3
00000ccc g       *ABS*	00000000 __ram_rwdata_start
00000ca4 g       *ABS*	00000000 __ram_rodata_start
00000c0c g     F .text	00000088 alt_busy_sleep
00000ebc g       *ABS*	00000000 __alt_stack_base
00000704 g     F .text	000000b8 __sfvwrite_small_dev
00000eac g       *ABS*	00000000 __bss_start
0000005c g     F .text	0000006c main
00000eb0 g     O .bss	00000004 alt_envp
00000db8 g     O .rwdata	00000004 alt_errno
00000830 g     F .text	00000084 .hidden __divsi3
00000ca4 g       *ABS*	00000000 __flash_rodata_start
00000bb4 g     F .text	00000020 alt_irq_init
000007d8 g     F .text	00000058 _write_r
00000db0 g     O .rwdata	00000004 _impure_ptr
00000eb8 g     O .bss	00000004 alt_argc
00000020 g       *ABS*	00000000 __ram_exceptions_start
00000dbc g       *ABS*	00000000 _edata
00000ebc g       *ABS*	00000000 _end
00000020 g       *ABS*	00000000 __ram_exceptions_end
000008b4 g     F .text	00000074 .hidden __modsi3
00001000 g       *ABS*	00000000 __alt_data_end
0000000c g       .entry	00000000 _exit
000007bc g     F .text	0000001c strlen
00000c98 g     F .text	00000004 alt_icache_flush_all
000006e8 g     F .text	0000001c __vfprintf_internal
00000a0c g     F .text	000000e0 alt_load



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08400814 	ori	at,at,32
    jmp r1
   8:	0800683a 	jmp	at

0000000c <_exit>:
	...

Disassembly of section .text:

00000020 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  20:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
  24:	dec40014 	ori	sp,sp,4096
    movhi gp, %hi(_gp)
  28:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
  2c:	d6a36b14 	ori	gp,gp,36268
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  30:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
  34:	1083ab14 	ori	r2,r2,3756

    movhi r3, %hi(__bss_end)
  38:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
  3c:	18c3af14 	ori	r3,r3,3772

    beq r2, r3, 1f
  40:	10c00326 	beq	r2,r3,50 <_start+0x30>

0:
    stw zero, (r2)
  44:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  48:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  4c:	10fffd36 	bltu	r2,r3,44 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  50:	0000a0c0 	call	a0c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  54:	0000aec0 	call	aec <alt_main>

00000058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  58:	003fff06 	br	58 <alt_after_alt_main>

0000005c <main>:
#include <io.h>

#define PUSHBUTTON_RESET_BASE 0x2020
#define CHECK_PRINT_BASE 0x2030
int main()
{ 
  5c:	defffc04 	addi	sp,sp,-16
  alt_putstr("Hello from Nios II!\n");
  60:	01000034 	movhi	r4,0
#include <io.h>

#define PUSHBUTTON_RESET_BASE 0x2020
#define CHECK_PRINT_BASE 0x2030
int main()
{ 
  64:	dc400115 	stw	r17,4(sp)
  alt_putstr("Hello from Nios II!\n");
  68:	21032904 	addi	r4,r4,3236
  /* Event loop never exits. */
  while (1){
	  printf("Printting: %d \n",IORD(CHECK_PRINT_BASE, 0));
	  //mudar background da tela: address: 16383 - 11111111111111
	  if(IORD(CHECK_PRINT_BASE, 0) == 0){
		  ALT_CI_VIDEO_PROCESSOR_0(0x3fff1,0x38);
  6c:	04400134 	movhi	r17,4
#include <io.h>

#define PUSHBUTTON_RESET_BASE 0x2020
#define CHECK_PRINT_BASE 0x2030
int main()
{ 
  70:	dc800215 	stw	r18,8(sp)
  74:	dc000015 	stw	r16,0(sp)
  78:	dfc00315 	stw	ra,12(sp)
  alt_putstr("Hello from Nios II!\n");

  /* Event loop never exits. */
  while (1){
	  printf("Printting: %d \n",IORD(CHECK_PRINT_BASE, 0));
  7c:	04080c04 	movi	r16,8240

#define PUSHBUTTON_RESET_BASE 0x2020
#define CHECK_PRINT_BASE 0x2030
int main()
{ 
  alt_putstr("Hello from Nios II!\n");
  80:	0000b180 	call	b18 <alt_putstr>
  /* Event loop never exits. */
  while (1){
	  printf("Printting: %d \n",IORD(CHECK_PRINT_BASE, 0));
	  //mudar background da tela: address: 16383 - 11111111111111
	  if(IORD(CHECK_PRINT_BASE, 0) == 0){
		  ALT_CI_VIDEO_PROCESSOR_0(0x3fff1,0x38);
  84:	8c7ffc44 	addi	r17,r17,-15
  88:	04800e04 	movi	r18,56
{ 
  alt_putstr("Hello from Nios II!\n");

  /* Event loop never exits. */
  while (1){
	  printf("Printting: %d \n",IORD(CHECK_PRINT_BASE, 0));
  8c:	81400037 	ldwio	r5,0(r16)
  90:	01000034 	movhi	r4,0
  94:	21032f04 	addi	r4,r4,3260
  98:	00001040 	call	104 <printf>
	  //mudar background da tela: address: 16383 - 11111111111111
	  if(IORD(CHECK_PRINT_BASE, 0) == 0){
  9c:	80800037 	ldwio	r2,0(r16)
  a0:	103ffa1e 	bne	r2,zero,8c <main+0x30>
		  ALT_CI_VIDEO_PROCESSOR_0(0x3fff1,0x38);
  a4:	8c85c032 	custom	0,r2,r17,r18
	  	  usleep(1000);
  a8:	0100fa04 	movi	r4,1000
  ac:	0000b500 	call	b50 <usleep>
	  	  printf("Printting: %d \n",IORD(CHECK_PRINT_BASE, 0));
  b0:	00880c04 	movi	r2,8240
  b4:	11400037 	ldwio	r5,0(r2)
  b8:	01000034 	movhi	r4,0
  bc:	21032f04 	addi	r4,r4,3260
  c0:	00001040 	call	104 <printf>
  c4:	003ff106 	br	8c <main+0x30>

000000c8 <_printf_r>:
  c8:	defffd04 	addi	sp,sp,-12
  cc:	dfc00015 	stw	ra,0(sp)
  d0:	d9800115 	stw	r6,4(sp)
  d4:	d9c00215 	stw	r7,8(sp)
  d8:	20c00217 	ldw	r3,8(r4)
  dc:	01800034 	movhi	r6,0
  e0:	3181c104 	addi	r6,r6,1796
  e4:	19800115 	stw	r6,4(r3)
  e8:	280d883a 	mov	r6,r5
  ec:	21400217 	ldw	r5,8(r4)
  f0:	d9c00104 	addi	r7,sp,4
  f4:	00001bc0 	call	1bc <___vfprintf_internal_r>
  f8:	dfc00017 	ldw	ra,0(sp)
  fc:	dec00304 	addi	sp,sp,12
 100:	f800283a 	ret

00000104 <printf>:
 104:	defffc04 	addi	sp,sp,-16
 108:	dfc00015 	stw	ra,0(sp)
 10c:	d9400115 	stw	r5,4(sp)
 110:	d9800215 	stw	r6,8(sp)
 114:	d9c00315 	stw	r7,12(sp)
 118:	00800034 	movhi	r2,0
 11c:	10836c04 	addi	r2,r2,3504
 120:	10800017 	ldw	r2,0(r2)
 124:	01400034 	movhi	r5,0
 128:	2941c104 	addi	r5,r5,1796
 12c:	10c00217 	ldw	r3,8(r2)
 130:	d9800104 	addi	r6,sp,4
 134:	19400115 	stw	r5,4(r3)
 138:	200b883a 	mov	r5,r4
 13c:	11000217 	ldw	r4,8(r2)
 140:	00006e80 	call	6e8 <__vfprintf_internal>
 144:	dfc00017 	ldw	ra,0(sp)
 148:	dec00404 	addi	sp,sp,16
 14c:	f800283a 	ret

00000150 <print_repeat>:
 150:	defffb04 	addi	sp,sp,-20
 154:	dc800315 	stw	r18,12(sp)
 158:	dc400215 	stw	r17,8(sp)
 15c:	dc000115 	stw	r16,4(sp)
 160:	dfc00415 	stw	ra,16(sp)
 164:	2025883a 	mov	r18,r4
 168:	2823883a 	mov	r17,r5
 16c:	d9800005 	stb	r6,0(sp)
 170:	3821883a 	mov	r16,r7
 174:	04000a0e 	bge	zero,r16,1a0 <print_repeat+0x50>
 178:	88800117 	ldw	r2,4(r17)
 17c:	01c00044 	movi	r7,1
 180:	d80d883a 	mov	r6,sp
 184:	880b883a 	mov	r5,r17
 188:	9009883a 	mov	r4,r18
 18c:	103ee83a 	callr	r2
 190:	843fffc4 	addi	r16,r16,-1
 194:	103ff726 	beq	r2,zero,174 <print_repeat+0x24>
 198:	00bfffc4 	movi	r2,-1
 19c:	00000106 	br	1a4 <print_repeat+0x54>
 1a0:	0005883a 	mov	r2,zero
 1a4:	dfc00417 	ldw	ra,16(sp)
 1a8:	dc800317 	ldw	r18,12(sp)
 1ac:	dc400217 	ldw	r17,8(sp)
 1b0:	dc000117 	ldw	r16,4(sp)
 1b4:	dec00504 	addi	sp,sp,20
 1b8:	f800283a 	ret

000001bc <___vfprintf_internal_r>:
 1bc:	deffe504 	addi	sp,sp,-108
 1c0:	d8c00804 	addi	r3,sp,32
 1c4:	ddc01815 	stw	r23,96(sp)
 1c8:	dd801715 	stw	r22,92(sp)
 1cc:	dd401615 	stw	r21,88(sp)
 1d0:	dd001515 	stw	r20,84(sp)
 1d4:	dcc01415 	stw	r19,80(sp)
 1d8:	dc801315 	stw	r18,76(sp)
 1dc:	dc401215 	stw	r17,72(sp)
 1e0:	dc001115 	stw	r16,68(sp)
 1e4:	dfc01a15 	stw	ra,104(sp)
 1e8:	df001915 	stw	fp,100(sp)
 1ec:	2029883a 	mov	r20,r4
 1f0:	2823883a 	mov	r17,r5
 1f4:	382d883a 	mov	r22,r7
 1f8:	d9800f15 	stw	r6,60(sp)
 1fc:	0021883a 	mov	r16,zero
 200:	d8000e15 	stw	zero,56(sp)
 204:	d8000a15 	stw	zero,40(sp)
 208:	002b883a 	mov	r21,zero
 20c:	0027883a 	mov	r19,zero
 210:	0025883a 	mov	r18,zero
 214:	d8000c15 	stw	zero,48(sp)
 218:	d8000b15 	stw	zero,44(sp)
 21c:	002f883a 	mov	r23,zero
 220:	d8c00915 	stw	r3,36(sp)
 224:	d8c00f17 	ldw	r3,60(sp)
 228:	19000003 	ldbu	r4,0(r3)
 22c:	20803fcc 	andi	r2,r4,255
 230:	1080201c 	xori	r2,r2,128
 234:	10bfe004 	addi	r2,r2,-128
 238:	10011e26 	beq	r2,zero,6b4 <___vfprintf_internal_r+0x4f8>
 23c:	00c00044 	movi	r3,1
 240:	b8c01426 	beq	r23,r3,294 <___vfprintf_internal_r+0xd8>
 244:	1dc00216 	blt	r3,r23,250 <___vfprintf_internal_r+0x94>
 248:	b8000626 	beq	r23,zero,264 <___vfprintf_internal_r+0xa8>
 24c:	00011506 	br	6a4 <___vfprintf_internal_r+0x4e8>
 250:	01400084 	movi	r5,2
 254:	b9401d26 	beq	r23,r5,2cc <___vfprintf_internal_r+0x110>
 258:	014000c4 	movi	r5,3
 25c:	b9402b26 	beq	r23,r5,30c <___vfprintf_internal_r+0x150>
 260:	00011006 	br	6a4 <___vfprintf_internal_r+0x4e8>
 264:	01400944 	movi	r5,37
 268:	1140fc26 	beq	r2,r5,65c <___vfprintf_internal_r+0x4a0>
 26c:	88800117 	ldw	r2,4(r17)
 270:	d9000005 	stb	r4,0(sp)
 274:	01c00044 	movi	r7,1
 278:	d80d883a 	mov	r6,sp
 27c:	880b883a 	mov	r5,r17
 280:	a009883a 	mov	r4,r20
 284:	103ee83a 	callr	r2
 288:	1000d81e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 28c:	84000044 	addi	r16,r16,1
 290:	00010406 	br	6a4 <___vfprintf_internal_r+0x4e8>
 294:	01400c04 	movi	r5,48
 298:	1140fa26 	beq	r2,r5,684 <___vfprintf_internal_r+0x4c8>
 29c:	01400944 	movi	r5,37
 2a0:	11400a1e 	bne	r2,r5,2cc <___vfprintf_internal_r+0x110>
 2a4:	d8800005 	stb	r2,0(sp)
 2a8:	88800117 	ldw	r2,4(r17)
 2ac:	b80f883a 	mov	r7,r23
 2b0:	d80d883a 	mov	r6,sp
 2b4:	880b883a 	mov	r5,r17
 2b8:	a009883a 	mov	r4,r20
 2bc:	103ee83a 	callr	r2
 2c0:	1000ca1e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 2c4:	84000044 	addi	r16,r16,1
 2c8:	0000f506 	br	6a0 <___vfprintf_internal_r+0x4e4>
 2cc:	25fff404 	addi	r23,r4,-48
 2d0:	bdc03fcc 	andi	r23,r23,255
 2d4:	00c00244 	movi	r3,9
 2d8:	1dc00936 	bltu	r3,r23,300 <___vfprintf_internal_r+0x144>
 2dc:	00bfffc4 	movi	r2,-1
 2e0:	90800426 	beq	r18,r2,2f4 <___vfprintf_internal_r+0x138>
 2e4:	01400284 	movi	r5,10
 2e8:	9009883a 	mov	r4,r18
 2ec:	00009e40 	call	9e4 <__mulsi3>
 2f0:	00000106 	br	2f8 <___vfprintf_internal_r+0x13c>
 2f4:	0005883a 	mov	r2,zero
 2f8:	b8a5883a 	add	r18,r23,r2
 2fc:	0000e206 	br	688 <___vfprintf_internal_r+0x4cc>
 300:	01400b84 	movi	r5,46
 304:	1140e426 	beq	r2,r5,698 <___vfprintf_internal_r+0x4dc>
 308:	05c00084 	movi	r23,2
 30c:	213ff404 	addi	r4,r4,-48
 310:	27003fcc 	andi	fp,r4,255
 314:	00c00244 	movi	r3,9
 318:	1f000936 	bltu	r3,fp,340 <___vfprintf_internal_r+0x184>
 31c:	00bfffc4 	movi	r2,-1
 320:	98800426 	beq	r19,r2,334 <___vfprintf_internal_r+0x178>
 324:	01400284 	movi	r5,10
 328:	9809883a 	mov	r4,r19
 32c:	00009e40 	call	9e4 <__mulsi3>
 330:	00000106 	br	338 <___vfprintf_internal_r+0x17c>
 334:	0005883a 	mov	r2,zero
 338:	e0a7883a 	add	r19,fp,r2
 33c:	0000d906 	br	6a4 <___vfprintf_internal_r+0x4e8>
 340:	00c01b04 	movi	r3,108
 344:	10c0d226 	beq	r2,r3,690 <___vfprintf_internal_r+0x4d4>
 348:	013fffc4 	movi	r4,-1
 34c:	99000226 	beq	r19,r4,358 <___vfprintf_internal_r+0x19c>
 350:	d8000b15 	stw	zero,44(sp)
 354:	00000106 	br	35c <___vfprintf_internal_r+0x1a0>
 358:	04c00044 	movi	r19,1
 35c:	01001a44 	movi	r4,105
 360:	11001626 	beq	r2,r4,3bc <___vfprintf_internal_r+0x200>
 364:	20800916 	blt	r4,r2,38c <___vfprintf_internal_r+0x1d0>
 368:	010018c4 	movi	r4,99
 36c:	11008826 	beq	r2,r4,590 <___vfprintf_internal_r+0x3d4>
 370:	01001904 	movi	r4,100
 374:	11001126 	beq	r2,r4,3bc <___vfprintf_internal_r+0x200>
 378:	01001604 	movi	r4,88
 37c:	1100c81e 	bne	r2,r4,6a0 <___vfprintf_internal_r+0x4e4>
 380:	00c00044 	movi	r3,1
 384:	d8c00e15 	stw	r3,56(sp)
 388:	00001506 	br	3e0 <___vfprintf_internal_r+0x224>
 38c:	01001cc4 	movi	r4,115
 390:	11009826 	beq	r2,r4,5f4 <___vfprintf_internal_r+0x438>
 394:	20800416 	blt	r4,r2,3a8 <___vfprintf_internal_r+0x1ec>
 398:	01001bc4 	movi	r4,111
 39c:	1100c01e 	bne	r2,r4,6a0 <___vfprintf_internal_r+0x4e4>
 3a0:	05400204 	movi	r21,8
 3a4:	00000f06 	br	3e4 <___vfprintf_internal_r+0x228>
 3a8:	01001d44 	movi	r4,117
 3ac:	11000d26 	beq	r2,r4,3e4 <___vfprintf_internal_r+0x228>
 3b0:	01001e04 	movi	r4,120
 3b4:	11000a26 	beq	r2,r4,3e0 <___vfprintf_internal_r+0x224>
 3b8:	0000b906 	br	6a0 <___vfprintf_internal_r+0x4e4>
 3bc:	d8c00a17 	ldw	r3,40(sp)
 3c0:	b7000104 	addi	fp,r22,4
 3c4:	18000726 	beq	r3,zero,3e4 <___vfprintf_internal_r+0x228>
 3c8:	df000d15 	stw	fp,52(sp)
 3cc:	b5c00017 	ldw	r23,0(r22)
 3d0:	b800080e 	bge	r23,zero,3f4 <___vfprintf_internal_r+0x238>
 3d4:	05efc83a 	sub	r23,zero,r23
 3d8:	02400044 	movi	r9,1
 3dc:	00000606 	br	3f8 <___vfprintf_internal_r+0x23c>
 3e0:	05400404 	movi	r21,16
 3e4:	b0c00104 	addi	r3,r22,4
 3e8:	d8c00d15 	stw	r3,52(sp)
 3ec:	b5c00017 	ldw	r23,0(r22)
 3f0:	d8000a15 	stw	zero,40(sp)
 3f4:	0013883a 	mov	r9,zero
 3f8:	d839883a 	mov	fp,sp
 3fc:	b8001726 	beq	r23,zero,45c <___vfprintf_internal_r+0x2a0>
 400:	a80b883a 	mov	r5,r21
 404:	b809883a 	mov	r4,r23
 408:	da401015 	stw	r9,64(sp)
 40c:	00009280 	call	928 <__udivsi3>
 410:	a80b883a 	mov	r5,r21
 414:	1009883a 	mov	r4,r2
 418:	102d883a 	mov	r22,r2
 41c:	00009e40 	call	9e4 <__mulsi3>
 420:	b885c83a 	sub	r2,r23,r2
 424:	00c00244 	movi	r3,9
 428:	da401017 	ldw	r9,64(sp)
 42c:	18800216 	blt	r3,r2,438 <___vfprintf_internal_r+0x27c>
 430:	10800c04 	addi	r2,r2,48
 434:	00000506 	br	44c <___vfprintf_internal_r+0x290>
 438:	d8c00e17 	ldw	r3,56(sp)
 43c:	18000226 	beq	r3,zero,448 <___vfprintf_internal_r+0x28c>
 440:	10800dc4 	addi	r2,r2,55
 444:	00000106 	br	44c <___vfprintf_internal_r+0x290>
 448:	108015c4 	addi	r2,r2,87
 44c:	e0800005 	stb	r2,0(fp)
 450:	b02f883a 	mov	r23,r22
 454:	e7000044 	addi	fp,fp,1
 458:	003fe806 	br	3fc <___vfprintf_internal_r+0x240>
 45c:	e6efc83a 	sub	r23,fp,sp
 460:	9dc5c83a 	sub	r2,r19,r23
 464:	0080090e 	bge	zero,r2,48c <___vfprintf_internal_r+0x2d0>
 468:	e085883a 	add	r2,fp,r2
 46c:	01400c04 	movi	r5,48
 470:	d8c00917 	ldw	r3,36(sp)
 474:	e009883a 	mov	r4,fp
 478:	e0c0032e 	bgeu	fp,r3,488 <___vfprintf_internal_r+0x2cc>
 47c:	e7000044 	addi	fp,fp,1
 480:	21400005 	stb	r5,0(r4)
 484:	e0bffa1e 	bne	fp,r2,470 <___vfprintf_internal_r+0x2b4>
 488:	e6efc83a 	sub	r23,fp,sp
 48c:	d8c00b17 	ldw	r3,44(sp)
 490:	4dd1883a 	add	r8,r9,r23
 494:	922dc83a 	sub	r22,r18,r8
 498:	18001626 	beq	r3,zero,4f4 <___vfprintf_internal_r+0x338>
 49c:	48000a26 	beq	r9,zero,4c8 <___vfprintf_internal_r+0x30c>
 4a0:	00800b44 	movi	r2,45
 4a4:	d8800805 	stb	r2,32(sp)
 4a8:	88800117 	ldw	r2,4(r17)
 4ac:	01c00044 	movi	r7,1
 4b0:	d9800804 	addi	r6,sp,32
 4b4:	880b883a 	mov	r5,r17
 4b8:	a009883a 	mov	r4,r20
 4bc:	103ee83a 	callr	r2
 4c0:	10004a1e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 4c4:	84000044 	addi	r16,r16,1
 4c8:	0580070e 	bge	zero,r22,4e8 <___vfprintf_internal_r+0x32c>
 4cc:	b00f883a 	mov	r7,r22
 4d0:	01800c04 	movi	r6,48
 4d4:	880b883a 	mov	r5,r17
 4d8:	a009883a 	mov	r4,r20
 4dc:	00001500 	call	150 <print_repeat>
 4e0:	1000421e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 4e4:	85a1883a 	add	r16,r16,r22
 4e8:	e02d883a 	mov	r22,fp
 4ec:	bf2fc83a 	sub	r23,r23,fp
 4f0:	00002006 	br	574 <___vfprintf_internal_r+0x3b8>
 4f4:	0580090e 	bge	zero,r22,51c <___vfprintf_internal_r+0x360>
 4f8:	b00f883a 	mov	r7,r22
 4fc:	01800804 	movi	r6,32
 500:	880b883a 	mov	r5,r17
 504:	a009883a 	mov	r4,r20
 508:	da401015 	stw	r9,64(sp)
 50c:	00001500 	call	150 <print_repeat>
 510:	da401017 	ldw	r9,64(sp)
 514:	1000351e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 518:	85a1883a 	add	r16,r16,r22
 51c:	483ff226 	beq	r9,zero,4e8 <___vfprintf_internal_r+0x32c>
 520:	00800b44 	movi	r2,45
 524:	d8800805 	stb	r2,32(sp)
 528:	88800117 	ldw	r2,4(r17)
 52c:	01c00044 	movi	r7,1
 530:	d9800804 	addi	r6,sp,32
 534:	880b883a 	mov	r5,r17
 538:	a009883a 	mov	r4,r20
 53c:	103ee83a 	callr	r2
 540:	10002a1e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 544:	84000044 	addi	r16,r16,1
 548:	003fe706 	br	4e8 <___vfprintf_internal_r+0x32c>
 54c:	b5bfffc4 	addi	r22,r22,-1
 550:	b0800003 	ldbu	r2,0(r22)
 554:	01c00044 	movi	r7,1
 558:	d9800804 	addi	r6,sp,32
 55c:	d8800805 	stb	r2,32(sp)
 560:	88800117 	ldw	r2,4(r17)
 564:	880b883a 	mov	r5,r17
 568:	a009883a 	mov	r4,r20
 56c:	103ee83a 	callr	r2
 570:	10001e1e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 574:	8585c83a 	sub	r2,r16,r22
 578:	b5c9883a 	add	r4,r22,r23
 57c:	e085883a 	add	r2,fp,r2
 580:	013ff216 	blt	zero,r4,54c <___vfprintf_internal_r+0x390>
 584:	1021883a 	mov	r16,r2
 588:	dd800d17 	ldw	r22,52(sp)
 58c:	00004406 	br	6a0 <___vfprintf_internal_r+0x4e4>
 590:	00800044 	movi	r2,1
 594:	1480080e 	bge	r2,r18,5b8 <___vfprintf_internal_r+0x3fc>
 598:	95ffffc4 	addi	r23,r18,-1
 59c:	b80f883a 	mov	r7,r23
 5a0:	01800804 	movi	r6,32
 5a4:	880b883a 	mov	r5,r17
 5a8:	a009883a 	mov	r4,r20
 5ac:	00001500 	call	150 <print_repeat>
 5b0:	10000e1e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 5b4:	85e1883a 	add	r16,r16,r23
 5b8:	b0800017 	ldw	r2,0(r22)
 5bc:	01c00044 	movi	r7,1
 5c0:	d80d883a 	mov	r6,sp
 5c4:	d8800005 	stb	r2,0(sp)
 5c8:	88800117 	ldw	r2,4(r17)
 5cc:	880b883a 	mov	r5,r17
 5d0:	a009883a 	mov	r4,r20
 5d4:	b5c00104 	addi	r23,r22,4
 5d8:	103ee83a 	callr	r2
 5dc:	1000031e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 5e0:	84000044 	addi	r16,r16,1
 5e4:	b82d883a 	mov	r22,r23
 5e8:	00002d06 	br	6a0 <___vfprintf_internal_r+0x4e4>
 5ec:	00bfffc4 	movi	r2,-1
 5f0:	00003106 	br	6b8 <___vfprintf_internal_r+0x4fc>
 5f4:	b5c00017 	ldw	r23,0(r22)
 5f8:	b7000104 	addi	fp,r22,4
 5fc:	b809883a 	mov	r4,r23
 600:	00007bc0 	call	7bc <strlen>
 604:	9091c83a 	sub	r8,r18,r2
 608:	102d883a 	mov	r22,r2
 60c:	0200090e 	bge	zero,r8,634 <___vfprintf_internal_r+0x478>
 610:	400f883a 	mov	r7,r8
 614:	01800804 	movi	r6,32
 618:	880b883a 	mov	r5,r17
 61c:	a009883a 	mov	r4,r20
 620:	da001015 	stw	r8,64(sp)
 624:	00001500 	call	150 <print_repeat>
 628:	da001017 	ldw	r8,64(sp)
 62c:	103fef1e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 630:	8221883a 	add	r16,r16,r8
 634:	88800117 	ldw	r2,4(r17)
 638:	b00f883a 	mov	r7,r22
 63c:	b80d883a 	mov	r6,r23
 640:	880b883a 	mov	r5,r17
 644:	a009883a 	mov	r4,r20
 648:	103ee83a 	callr	r2
 64c:	103fe71e 	bne	r2,zero,5ec <___vfprintf_internal_r+0x430>
 650:	85a1883a 	add	r16,r16,r22
 654:	e02d883a 	mov	r22,fp
 658:	00001106 	br	6a0 <___vfprintf_internal_r+0x4e4>
 65c:	00c00044 	movi	r3,1
 660:	04ffffc4 	movi	r19,-1
 664:	d8000e15 	stw	zero,56(sp)
 668:	d8c00a15 	stw	r3,40(sp)
 66c:	05400284 	movi	r21,10
 670:	9825883a 	mov	r18,r19
 674:	d8000c15 	stw	zero,48(sp)
 678:	d8000b15 	stw	zero,44(sp)
 67c:	182f883a 	mov	r23,r3
 680:	00000806 	br	6a4 <___vfprintf_internal_r+0x4e8>
 684:	ddc00b15 	stw	r23,44(sp)
 688:	05c00084 	movi	r23,2
 68c:	00000506 	br	6a4 <___vfprintf_internal_r+0x4e8>
 690:	00c00044 	movi	r3,1
 694:	d8c00c15 	stw	r3,48(sp)
 698:	05c000c4 	movi	r23,3
 69c:	00000106 	br	6a4 <___vfprintf_internal_r+0x4e8>
 6a0:	002f883a 	mov	r23,zero
 6a4:	d8c00f17 	ldw	r3,60(sp)
 6a8:	18c00044 	addi	r3,r3,1
 6ac:	d8c00f15 	stw	r3,60(sp)
 6b0:	003edc06 	br	224 <___vfprintf_internal_r+0x68>
 6b4:	8005883a 	mov	r2,r16
 6b8:	dfc01a17 	ldw	ra,104(sp)
 6bc:	df001917 	ldw	fp,100(sp)
 6c0:	ddc01817 	ldw	r23,96(sp)
 6c4:	dd801717 	ldw	r22,92(sp)
 6c8:	dd401617 	ldw	r21,88(sp)
 6cc:	dd001517 	ldw	r20,84(sp)
 6d0:	dcc01417 	ldw	r19,80(sp)
 6d4:	dc801317 	ldw	r18,76(sp)
 6d8:	dc401217 	ldw	r17,72(sp)
 6dc:	dc001117 	ldw	r16,68(sp)
 6e0:	dec01b04 	addi	sp,sp,108
 6e4:	f800283a 	ret

000006e8 <__vfprintf_internal>:
 6e8:	00800034 	movhi	r2,0
 6ec:	10836c04 	addi	r2,r2,3504
 6f0:	300f883a 	mov	r7,r6
 6f4:	280d883a 	mov	r6,r5
 6f8:	200b883a 	mov	r5,r4
 6fc:	11000017 	ldw	r4,0(r2)
 700:	00001bc1 	jmpi	1bc <___vfprintf_internal_r>

00000704 <__sfvwrite_small_dev>:
 704:	2880000b 	ldhu	r2,0(r5)
 708:	1080020c 	andi	r2,r2,8
 70c:	10002126 	beq	r2,zero,794 <__sfvwrite_small_dev+0x90>
 710:	2880008f 	ldh	r2,2(r5)
 714:	defffa04 	addi	sp,sp,-24
 718:	dc000015 	stw	r16,0(sp)
 71c:	dfc00515 	stw	ra,20(sp)
 720:	dd000415 	stw	r20,16(sp)
 724:	dcc00315 	stw	r19,12(sp)
 728:	dc800215 	stw	r18,8(sp)
 72c:	dc400115 	stw	r17,4(sp)
 730:	2821883a 	mov	r16,r5
 734:	10001216 	blt	r2,zero,780 <__sfvwrite_small_dev+0x7c>
 738:	2027883a 	mov	r19,r4
 73c:	3025883a 	mov	r18,r6
 740:	3823883a 	mov	r17,r7
 744:	05010004 	movi	r20,1024
 748:	04400b0e 	bge	zero,r17,778 <__sfvwrite_small_dev+0x74>
 74c:	880f883a 	mov	r7,r17
 750:	a440010e 	bge	r20,r17,758 <__sfvwrite_small_dev+0x54>
 754:	01c10004 	movi	r7,1024
 758:	8140008f 	ldh	r5,2(r16)
 75c:	900d883a 	mov	r6,r18
 760:	9809883a 	mov	r4,r19
 764:	00007d80 	call	7d8 <_write_r>
 768:	0080050e 	bge	zero,r2,780 <__sfvwrite_small_dev+0x7c>
 76c:	88a3c83a 	sub	r17,r17,r2
 770:	90a5883a 	add	r18,r18,r2
 774:	003ff406 	br	748 <__sfvwrite_small_dev+0x44>
 778:	0005883a 	mov	r2,zero
 77c:	00000706 	br	79c <__sfvwrite_small_dev+0x98>
 780:	8080000b 	ldhu	r2,0(r16)
 784:	10801014 	ori	r2,r2,64
 788:	8080000d 	sth	r2,0(r16)
 78c:	00bfffc4 	movi	r2,-1
 790:	00000206 	br	79c <__sfvwrite_small_dev+0x98>
 794:	00bfffc4 	movi	r2,-1
 798:	f800283a 	ret
 79c:	dfc00517 	ldw	ra,20(sp)
 7a0:	dd000417 	ldw	r20,16(sp)
 7a4:	dcc00317 	ldw	r19,12(sp)
 7a8:	dc800217 	ldw	r18,8(sp)
 7ac:	dc400117 	ldw	r17,4(sp)
 7b0:	dc000017 	ldw	r16,0(sp)
 7b4:	dec00604 	addi	sp,sp,24
 7b8:	f800283a 	ret

000007bc <strlen>:
 7bc:	2005883a 	mov	r2,r4
 7c0:	10c00007 	ldb	r3,0(r2)
 7c4:	18000226 	beq	r3,zero,7d0 <strlen+0x14>
 7c8:	10800044 	addi	r2,r2,1
 7cc:	003ffc06 	br	7c0 <strlen+0x4>
 7d0:	1105c83a 	sub	r2,r2,r4
 7d4:	f800283a 	ret

000007d8 <_write_r>:
 7d8:	defffd04 	addi	sp,sp,-12
 7dc:	dc000015 	stw	r16,0(sp)
 7e0:	04000034 	movhi	r16,0
 7e4:	dc400115 	stw	r17,4(sp)
 7e8:	8403ab04 	addi	r16,r16,3756
 7ec:	2023883a 	mov	r17,r4
 7f0:	2809883a 	mov	r4,r5
 7f4:	300b883a 	mov	r5,r6
 7f8:	380d883a 	mov	r6,r7
 7fc:	dfc00215 	stw	ra,8(sp)
 800:	80000015 	stw	zero,0(r16)
 804:	0000b540 	call	b54 <write>
 808:	00ffffc4 	movi	r3,-1
 80c:	10c0031e 	bne	r2,r3,81c <_write_r+0x44>
 810:	80c00017 	ldw	r3,0(r16)
 814:	18000126 	beq	r3,zero,81c <_write_r+0x44>
 818:	88c00015 	stw	r3,0(r17)
 81c:	dfc00217 	ldw	ra,8(sp)
 820:	dc400117 	ldw	r17,4(sp)
 824:	dc000017 	ldw	r16,0(sp)
 828:	dec00304 	addi	sp,sp,12
 82c:	f800283a 	ret

00000830 <__divsi3>:
 830:	20001b16 	blt	r4,zero,8a0 <__divsi3+0x70>
 834:	000f883a 	mov	r7,zero
 838:	28001616 	blt	r5,zero,894 <__divsi3+0x64>
 83c:	200d883a 	mov	r6,r4
 840:	29001a2e 	bgeu	r5,r4,8ac <__divsi3+0x7c>
 844:	00800804 	movi	r2,32
 848:	00c00044 	movi	r3,1
 84c:	00000106 	br	854 <__divsi3+0x24>
 850:	10000d26 	beq	r2,zero,888 <__divsi3+0x58>
 854:	294b883a 	add	r5,r5,r5
 858:	10bfffc4 	addi	r2,r2,-1
 85c:	18c7883a 	add	r3,r3,r3
 860:	293ffb36 	bltu	r5,r4,850 <__divsi3+0x20>
 864:	0005883a 	mov	r2,zero
 868:	18000726 	beq	r3,zero,888 <__divsi3+0x58>
 86c:	0005883a 	mov	r2,zero
 870:	31400236 	bltu	r6,r5,87c <__divsi3+0x4c>
 874:	314dc83a 	sub	r6,r6,r5
 878:	10c4b03a 	or	r2,r2,r3
 87c:	1806d07a 	srli	r3,r3,1
 880:	280ad07a 	srli	r5,r5,1
 884:	183ffa1e 	bne	r3,zero,870 <__divsi3+0x40>
 888:	38000126 	beq	r7,zero,890 <__divsi3+0x60>
 88c:	0085c83a 	sub	r2,zero,r2
 890:	f800283a 	ret
 894:	014bc83a 	sub	r5,zero,r5
 898:	39c0005c 	xori	r7,r7,1
 89c:	003fe706 	br	83c <__divsi3+0xc>
 8a0:	0109c83a 	sub	r4,zero,r4
 8a4:	01c00044 	movi	r7,1
 8a8:	003fe306 	br	838 <__divsi3+0x8>
 8ac:	00c00044 	movi	r3,1
 8b0:	003fee06 	br	86c <__divsi3+0x3c>

000008b4 <__modsi3>:
 8b4:	20001716 	blt	r4,zero,914 <__modsi3+0x60>
 8b8:	000f883a 	mov	r7,zero
 8bc:	2005883a 	mov	r2,r4
 8c0:	28001216 	blt	r5,zero,90c <__modsi3+0x58>
 8c4:	2900162e 	bgeu	r5,r4,920 <__modsi3+0x6c>
 8c8:	01800804 	movi	r6,32
 8cc:	00c00044 	movi	r3,1
 8d0:	00000106 	br	8d8 <__modsi3+0x24>
 8d4:	30000a26 	beq	r6,zero,900 <__modsi3+0x4c>
 8d8:	294b883a 	add	r5,r5,r5
 8dc:	31bfffc4 	addi	r6,r6,-1
 8e0:	18c7883a 	add	r3,r3,r3
 8e4:	293ffb36 	bltu	r5,r4,8d4 <__modsi3+0x20>
 8e8:	18000526 	beq	r3,zero,900 <__modsi3+0x4c>
 8ec:	1806d07a 	srli	r3,r3,1
 8f0:	11400136 	bltu	r2,r5,8f8 <__modsi3+0x44>
 8f4:	1145c83a 	sub	r2,r2,r5
 8f8:	280ad07a 	srli	r5,r5,1
 8fc:	183ffb1e 	bne	r3,zero,8ec <__modsi3+0x38>
 900:	38000126 	beq	r7,zero,908 <__modsi3+0x54>
 904:	0085c83a 	sub	r2,zero,r2
 908:	f800283a 	ret
 90c:	014bc83a 	sub	r5,zero,r5
 910:	003fec06 	br	8c4 <__modsi3+0x10>
 914:	0109c83a 	sub	r4,zero,r4
 918:	01c00044 	movi	r7,1
 91c:	003fe706 	br	8bc <__modsi3+0x8>
 920:	00c00044 	movi	r3,1
 924:	003ff106 	br	8ec <__modsi3+0x38>

00000928 <__udivsi3>:
 928:	200d883a 	mov	r6,r4
 92c:	2900152e 	bgeu	r5,r4,984 <__udivsi3+0x5c>
 930:	28001416 	blt	r5,zero,984 <__udivsi3+0x5c>
 934:	00800804 	movi	r2,32
 938:	00c00044 	movi	r3,1
 93c:	00000206 	br	948 <__udivsi3+0x20>
 940:	10000e26 	beq	r2,zero,97c <__udivsi3+0x54>
 944:	28000516 	blt	r5,zero,95c <__udivsi3+0x34>
 948:	294b883a 	add	r5,r5,r5
 94c:	10bfffc4 	addi	r2,r2,-1
 950:	18c7883a 	add	r3,r3,r3
 954:	293ffa36 	bltu	r5,r4,940 <__udivsi3+0x18>
 958:	18000826 	beq	r3,zero,97c <__udivsi3+0x54>
 95c:	0005883a 	mov	r2,zero
 960:	31400236 	bltu	r6,r5,96c <__udivsi3+0x44>
 964:	314dc83a 	sub	r6,r6,r5
 968:	10c4b03a 	or	r2,r2,r3
 96c:	1806d07a 	srli	r3,r3,1
 970:	280ad07a 	srli	r5,r5,1
 974:	183ffa1e 	bne	r3,zero,960 <__udivsi3+0x38>
 978:	f800283a 	ret
 97c:	0005883a 	mov	r2,zero
 980:	f800283a 	ret
 984:	00c00044 	movi	r3,1
 988:	003ff406 	br	95c <__udivsi3+0x34>

0000098c <__umodsi3>:
 98c:	2005883a 	mov	r2,r4
 990:	2900122e 	bgeu	r5,r4,9dc <__umodsi3+0x50>
 994:	28001116 	blt	r5,zero,9dc <__umodsi3+0x50>
 998:	01800804 	movi	r6,32
 99c:	00c00044 	movi	r3,1
 9a0:	00000206 	br	9ac <__umodsi3+0x20>
 9a4:	30000c26 	beq	r6,zero,9d8 <__umodsi3+0x4c>
 9a8:	28000516 	blt	r5,zero,9c0 <__umodsi3+0x34>
 9ac:	294b883a 	add	r5,r5,r5
 9b0:	31bfffc4 	addi	r6,r6,-1
 9b4:	18c7883a 	add	r3,r3,r3
 9b8:	293ffa36 	bltu	r5,r4,9a4 <__umodsi3+0x18>
 9bc:	18000626 	beq	r3,zero,9d8 <__umodsi3+0x4c>
 9c0:	1806d07a 	srli	r3,r3,1
 9c4:	11400136 	bltu	r2,r5,9cc <__umodsi3+0x40>
 9c8:	1145c83a 	sub	r2,r2,r5
 9cc:	280ad07a 	srli	r5,r5,1
 9d0:	183ffb1e 	bne	r3,zero,9c0 <__umodsi3+0x34>
 9d4:	f800283a 	ret
 9d8:	f800283a 	ret
 9dc:	00c00044 	movi	r3,1
 9e0:	003ff706 	br	9c0 <__umodsi3+0x34>

000009e4 <__mulsi3>:
 9e4:	0005883a 	mov	r2,zero
 9e8:	20000726 	beq	r4,zero,a08 <__mulsi3+0x24>
 9ec:	20c0004c 	andi	r3,r4,1
 9f0:	2008d07a 	srli	r4,r4,1
 9f4:	18000126 	beq	r3,zero,9fc <__mulsi3+0x18>
 9f8:	1145883a 	add	r2,r2,r5
 9fc:	294b883a 	add	r5,r5,r5
 a00:	203ffa1e 	bne	r4,zero,9ec <__mulsi3+0x8>
 a04:	f800283a 	ret
 a08:	f800283a 	ret

00000a0c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 a0c:	deffff04 	addi	sp,sp,-4
 a10:	01000034 	movhi	r4,0
 a14:	01400034 	movhi	r5,0
 a18:	dfc00015 	stw	ra,0(sp)
 a1c:	21033304 	addi	r4,r4,3276
 a20:	29436f04 	addi	r5,r5,3516

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 a24:	2140061e 	bne	r4,r5,a40 <alt_load+0x34>
 a28:	01000034 	movhi	r4,0
 a2c:	01400034 	movhi	r5,0
 a30:	21000804 	addi	r4,r4,32
 a34:	29400804 	addi	r5,r5,32
 a38:	2140121e 	bne	r4,r5,a84 <alt_load+0x78>
 a3c:	00000b06 	br	a6c <alt_load+0x60>
 a40:	00c00034 	movhi	r3,0
 a44:	18c36f04 	addi	r3,r3,3516
 a48:	1907c83a 	sub	r3,r3,r4
 a4c:	0005883a 	mov	r2,zero
  {
    while( to != end )
 a50:	10fff526 	beq	r2,r3,a28 <alt_load+0x1c>
    {
      *to++ = *from++;
 a54:	114f883a 	add	r7,r2,r5
 a58:	39c00017 	ldw	r7,0(r7)
 a5c:	110d883a 	add	r6,r2,r4
 a60:	10800104 	addi	r2,r2,4
 a64:	31c00015 	stw	r7,0(r6)
 a68:	003ff906 	br	a50 <alt_load+0x44>
 a6c:	01000034 	movhi	r4,0
 a70:	01400034 	movhi	r5,0
 a74:	21032904 	addi	r4,r4,3236
 a78:	29432904 	addi	r5,r5,3236

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 a7c:	2140101e 	bne	r4,r5,ac0 <alt_load+0xb4>
 a80:	00000b06 	br	ab0 <alt_load+0xa4>
 a84:	00c00034 	movhi	r3,0
 a88:	18c00804 	addi	r3,r3,32
 a8c:	1907c83a 	sub	r3,r3,r4
 a90:	0005883a 	mov	r2,zero
  {
    while( to != end )
 a94:	10fff526 	beq	r2,r3,a6c <alt_load+0x60>
    {
      *to++ = *from++;
 a98:	114f883a 	add	r7,r2,r5
 a9c:	39c00017 	ldw	r7,0(r7)
 aa0:	110d883a 	add	r6,r2,r4
 aa4:	10800104 	addi	r2,r2,4
 aa8:	31c00015 	stw	r7,0(r6)
 aac:	003ff906 	br	a94 <alt_load+0x88>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 ab0:	0000c940 	call	c94 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
 ab4:	dfc00017 	ldw	ra,0(sp)
 ab8:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
 abc:	0000c981 	jmpi	c98 <alt_icache_flush_all>
 ac0:	00c00034 	movhi	r3,0
 ac4:	18c33304 	addi	r3,r3,3276
 ac8:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 acc:	0005883a 	mov	r2,zero
  {
    while( to != end )
 ad0:	18bff726 	beq	r3,r2,ab0 <alt_load+0xa4>
    {
      *to++ = *from++;
 ad4:	114f883a 	add	r7,r2,r5
 ad8:	39c00017 	ldw	r7,0(r7)
 adc:	110d883a 	add	r6,r2,r4
 ae0:	10800104 	addi	r2,r2,4
 ae4:	31c00015 	stw	r7,0(r6)
 ae8:	003ff906 	br	ad0 <alt_load+0xc4>

00000aec <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 aec:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 af0:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 af4:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 af8:	0000bb40 	call	bb4 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 afc:	0000bd40 	call	bd4 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
 b00:	d1a04117 	ldw	r6,-32508(gp)
 b04:	d1604217 	ldw	r5,-32504(gp)
 b08:	d1204317 	ldw	r4,-32500(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
 b0c:	dfc00017 	ldw	ra,0(sp)
 b10:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
 b14:	000005c1 	jmpi	5c <main>

00000b18 <alt_putstr>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided fputs() routine.
 */
int 
alt_putstr(const char* str)
{
 b18:	defffe04 	addi	sp,sp,-8
 b1c:	dc000015 	stw	r16,0(sp)
 b20:	dfc00115 	stw	ra,4(sp)
 b24:	2021883a 	mov	r16,r4
#ifdef ALT_SEMIHOSTING
    return write(STDOUT_FILENO,str,strlen(str));
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
 b28:	00007bc0 	call	7bc <strlen>
 b2c:	01000034 	movhi	r4,0
 b30:	000f883a 	mov	r7,zero
 b34:	100d883a 	mov	r6,r2
 b38:	800b883a 	mov	r5,r16
 b3c:	21036d04 	addi	r4,r4,3508
#else
    return fputs(str, stdout);
#endif
#endif
}
 b40:	dfc00117 	ldw	ra,4(sp)
 b44:	dc000017 	ldw	r16,0(sp)
 b48:	dec00204 	addi	sp,sp,8
#ifdef ALT_SEMIHOSTING
    return write(STDOUT_FILENO,str,strlen(str));
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
 b4c:	0000bd81 	jmpi	bd8 <altera_avalon_jtag_uart_write>

00000b50 <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  return alt_busy_sleep(us);
 b50:	0000c0c1 	jmpi	c0c <alt_busy_sleep>

00000b54 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
 b54:	00800044 	movi	r2,1
 b58:	20800226 	beq	r4,r2,b64 <write+0x10>
 b5c:	00800084 	movi	r2,2
 b60:	2080041e 	bne	r4,r2,b74 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
 b64:	01000034 	movhi	r4,0
 b68:	000f883a 	mov	r7,zero
 b6c:	21036d04 	addi	r4,r4,3508
 b70:	0000bd81 	jmpi	bd8 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
 b74:	d0a00317 	ldw	r2,-32756(gp)
 b78:	10000926 	beq	r2,zero,ba0 <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 b7c:	deffff04 	addi	sp,sp,-4
 b80:	dfc00015 	stw	ra,0(sp)
 b84:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
 b88:	00c01444 	movi	r3,81
 b8c:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
 b90:	00bfffc4 	movi	r2,-1
 b94:	dfc00017 	ldw	ra,0(sp)
 b98:	dec00104 	addi	sp,sp,4
 b9c:	f800283a 	ret
 ba0:	d0a04004 	addi	r2,gp,-32512
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
 ba4:	00c01444 	movi	r3,81
 ba8:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
 bac:	00bfffc4 	movi	r2,-1
 bb0:	f800283a 	ret

00000bb4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 bb4:	deffff04 	addi	sp,sp,-4
 bb8:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 bbc:	0000c9c0 	call	c9c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 bc0:	00800044 	movi	r2,1
 bc4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 bc8:	dfc00017 	ldw	ra,0(sp)
 bcc:	dec00104 	addi	sp,sp,4
 bd0:	f800283a 	ret

00000bd4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 bd4:	f800283a 	ret

00000bd8 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
 bd8:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 bdc:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
 be0:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
 be4:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
 be8:	2980072e 	bgeu	r5,r6,c08 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
 bec:	38c00037 	ldwio	r3,0(r7)
 bf0:	18ffffec 	andhi	r3,r3,65535
 bf4:	183ffc26 	beq	r3,zero,be8 <altera_avalon_jtag_uart_write+0x10>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
 bf8:	28c00007 	ldb	r3,0(r5)
 bfc:	20c00035 	stwio	r3,0(r4)
 c00:	29400044 	addi	r5,r5,1
 c04:	003ff806 	br	be8 <altera_avalon_jtag_uart_write+0x10>

  return count;
}
 c08:	f800283a 	ret

00000c0c <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 c0c:	014666b4 	movhi	r5,6554
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 c10:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 c14:	29666644 	addi	r5,r5,-26215
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 c18:	dc000015 	stw	r16,0(sp)
 c1c:	dfc00115 	stw	ra,4(sp)
 c20:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 c24:	00009280 	call	928 <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 c28:	10001026 	beq	r2,zero,c6c <alt_busy_sleep+0x60>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 c2c:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 c30:	013999b4 	movhi	r4,58982
 c34:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 c38:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 c3c:	211999c4 	addi	r4,r4,26215
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 c40:	297fffc4 	addi	r5,r5,-1
 c44:	283ffe1e 	bne	r5,zero,c40 <alt_busy_sleep+0x34>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 c48:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 c4c:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 c50:	18bffb16 	blt	r3,r2,c40 <alt_busy_sleep+0x34>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 c54:	01400144 	movi	r5,5
 c58:	8009883a 	mov	r4,r16
 c5c:	00009e40 	call	9e4 <__mulsi3>
 c60:	10bfffc4 	addi	r2,r2,-1
 c64:	103ffe1e 	bne	r2,zero,c60 <alt_busy_sleep+0x54>
 c68:	00000506 	br	c80 <alt_busy_sleep+0x74>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 c6c:	01400144 	movi	r5,5
 c70:	8009883a 	mov	r4,r16
 c74:	00009e40 	call	9e4 <__mulsi3>
 c78:	10bfffc4 	addi	r2,r2,-1
 c7c:	00bffe16 	blt	zero,r2,c78 <alt_busy_sleep+0x6c>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
 c80:	0005883a 	mov	r2,zero
 c84:	dfc00117 	ldw	ra,4(sp)
 c88:	dc000017 	ldw	r16,0(sp)
 c8c:	dec00204 	addi	sp,sp,8
 c90:	f800283a 	ret

00000c94 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 c94:	f800283a 	ret

00000c98 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 c98:	f800283a 	ret

00000c9c <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
 c9c:	000170fa 	wrctl	ienable,zero
 ca0:	f800283a 	ret
