static inline unsigned int F_1 ( unsigned int V_1 )\r\n{\r\nunsigned long V_2 ;\r\n__asm__ __volatile__("\n\tlda [%1] %2, %0\n\t" :\r\n"=r" (data) :\r\n"r" (addr), "i" (ASI_M_BYPASS));\r\nreturn V_2 ;\r\n}\r\nstatic void F_2 ( void )\r\n{\r\n__asm__ __volatile__("mov 0x6c, %%g1\n\t"\r\n"mov 0x4c, %%g2\n\t"\r\n"mov 0xdf, %%g3\n\t"\r\n"stb %%g1, [%0+3]\n\t"\r\n"stb %%g2, [%0+3]\n\t"\r\n"stb %%g3, [%0+3]\n\t" : :\r\n"r" (clk_ctrl) :\r\n"g1", "g2", "g3");\r\n}\r\nstatic void F_3 ( void )\r\n{\r\n__asm__ __volatile__("mov 0xcc, %%g2\n\t"\r\n"mov 0x4c, %%g3\n\t"\r\n"mov 0xcf, %%g4\n\t"\r\n"mov 0xdf, %%g5\n\t"\r\n"stb %%g2, [%0+3]\n\t"\r\n"stb %%g3, [%0+3]\n\t"\r\n"stb %%g4, [%0+3]\n\t"\r\n"stb %%g5, [%0+3]\n\t" : :\r\n"r" (clk_ctrl) :\r\n"g2", "g3", "g4", "g5");\r\n}\r\nstatic void F_4 ( void )\r\n{\r\nunsigned int V_3 ;\r\nunsigned long V_4 ;\r\nif ( ! V_5 )\r\nreturn;\r\nif ( ! ( V_6 & V_7 ) ) {\r\nF_5 ( V_4 ) ;\r\nF_2 () ;\r\nV_6 |= V_7 ;\r\nF_6 ( V_4 ) ;\r\nreturn;\r\n}\r\nif ( ! ( V_5 [ 2 ] & 1 ) )\r\nreturn;\r\nF_5 ( V_4 ) ;\r\nV_3 = F_1 ( V_8 ) ;\r\nif ( ( V_3 & V_9 ) != 0 ) {\r\nF_6 ( V_4 ) ;\r\nreturn;\r\n}\r\nF_3 () ;\r\nF_6 ( V_4 ) ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nif ( ! V_5 )\r\nreturn;\r\nV_5 [ 0 ] = 0 ;\r\n}\r\nvoid T_1 F_8 ( void )\r\n{\r\nT_2 V_10 , V_11 ;\r\nchar V_12 [ 20 ] ;\r\nF_9 ( V_13 , L_1 , V_12 , sizeof( V_12 ) ) ;\r\nif ( strncmp ( V_12 , L_2 , 7 ) )\r\nreturn;\r\nV_10 = F_10 ( V_13 ) ;\r\nV_10 = F_11 ( V_10 , L_3 ) ;\r\nV_10 = F_10 ( V_10 ) ;\r\nV_11 = F_11 ( V_10 , L_4 ) ;\r\nif ( ! V_11 )\r\nreturn;\r\nF_12 ( L_5 ) ;\r\nV_5 = ( char * ) F_13 ( V_11 , L_6 ) ;\r\nV_6 = 0 ;\r\nif ( V_12 [ 10 ] == '\0' ) {\r\nV_14 = F_4 ;\r\nF_12 ( L_7 ) ;\r\n} else if ( ( V_12 [ 10 ] == 'X' ) || ( V_12 [ 10 ] == 'G' ) ) {\r\nV_14 = F_7 ;\r\nF_12 ( L_8 , V_12 + 7 ) ;\r\n} else\r\nF_12 ( L_9 , V_12 + 7 ) ;\r\n}
