Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Dec  1 22:46:42 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/32_32s.txt
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: iStartCipher (HIGH)

oC0_reg[0]/G
oC0_reg[10]/G
oC0_reg[11]/G
oC0_reg[12]/G
oC0_reg[13]/G
oC0_reg[14]/G
oC0_reg[15]/G
oC0_reg[16]/G
oC0_reg[17]/G
oC0_reg[18]/G
oC0_reg[19]/G
oC0_reg[1]/G
oC0_reg[20]/G
oC0_reg[21]/G
oC0_reg[22]/G
oC0_reg[23]/G
oC0_reg[24]/G
oC0_reg[25]/G
oC0_reg[26]/G
oC0_reg[27]/G
oC0_reg[28]/G
oC0_reg[29]/G
oC0_reg[2]/G
oC0_reg[30]/G
oC0_reg[31]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC0_reg[8]/G
oC0_reg[9]/G
oC1_reg[0]/G
oC1_reg[10]/G
oC1_reg[11]/G
oC1_reg[12]/G
oC1_reg[13]/G
oC1_reg[14]/G
oC1_reg[15]/G
oC1_reg[16]/G
oC1_reg[17]/G
oC1_reg[18]/G
oC1_reg[19]/G
oC1_reg[1]/G
oC1_reg[20]/G
oC1_reg[21]/G
oC1_reg[22]/G
oC1_reg[23]/G
oC1_reg[24]/G
oC1_reg[25]/G
oC1_reg[26]/G
oC1_reg[27]/G
oC1_reg[28]/G
oC1_reg[29]/G
oC1_reg[2]/G
oC1_reg[30]/G
oC1_reg[31]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oC1_reg[8]/G
oC1_reg[9]/G
oDone_reg/G

 There are 65 register/latch pins with no clock driven by root clock pin: iStartDecipher (HIGH)

oC0_reg[0]/G
oC0_reg[10]/G
oC0_reg[11]/G
oC0_reg[12]/G
oC0_reg[13]/G
oC0_reg[14]/G
oC0_reg[15]/G
oC0_reg[16]/G
oC0_reg[17]/G
oC0_reg[18]/G
oC0_reg[19]/G
oC0_reg[1]/G
oC0_reg[20]/G
oC0_reg[21]/G
oC0_reg[22]/G
oC0_reg[23]/G
oC0_reg[24]/G
oC0_reg[25]/G
oC0_reg[26]/G
oC0_reg[27]/G
oC0_reg[28]/G
oC0_reg[29]/G
oC0_reg[2]/G
oC0_reg[30]/G
oC0_reg[31]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC0_reg[8]/G
oC0_reg[9]/G
oC1_reg[0]/G
oC1_reg[10]/G
oC1_reg[11]/G
oC1_reg[12]/G
oC1_reg[13]/G
oC1_reg[14]/G
oC1_reg[15]/G
oC1_reg[16]/G
oC1_reg[17]/G
oC1_reg[18]/G
oC1_reg[19]/G
oC1_reg[1]/G
oC1_reg[20]/G
oC1_reg[21]/G
oC1_reg[22]/G
oC1_reg[23]/G
oC1_reg[24]/G
oC1_reg[25]/G
oC1_reg[26]/G
oC1_reg[27]/G
oC1_reg[28]/G
oC1_reg[29]/G
oC1_reg[2]/G
oC1_reg[30]/G
oC1_reg[31]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oC1_reg[8]/G
oC1_reg[9]/G
oDone_reg/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

oC0_reg[0]/D
oC0_reg[10]/D
oC0_reg[11]/D
oC0_reg[12]/D
oC0_reg[13]/D
oC0_reg[14]/D
oC0_reg[15]/D
oC0_reg[16]/D
oC0_reg[17]/D
oC0_reg[18]/D
oC0_reg[19]/D
oC0_reg[1]/D
oC0_reg[20]/D
oC0_reg[21]/D
oC0_reg[22]/D
oC0_reg[23]/D
oC0_reg[24]/D
oC0_reg[25]/D
oC0_reg[26]/D
oC0_reg[27]/D
oC0_reg[28]/D
oC0_reg[29]/D
oC0_reg[2]/D
oC0_reg[30]/D
oC0_reg[31]/D
oC0_reg[3]/D
oC0_reg[4]/D
oC0_reg[5]/D
oC0_reg[6]/D
oC0_reg[7]/D
oC0_reg[8]/D
oC0_reg[9]/D
oC1_reg[0]/D
oC1_reg[10]/D
oC1_reg[11]/D
oC1_reg[12]/D
oC1_reg[13]/D
oC1_reg[14]/D
oC1_reg[15]/D
oC1_reg[16]/D
oC1_reg[17]/D
oC1_reg[18]/D
oC1_reg[19]/D
oC1_reg[1]/D
oC1_reg[20]/D
oC1_reg[21]/D
oC1_reg[22]/D
oC1_reg[23]/D
oC1_reg[24]/D
oC1_reg[25]/D
oC1_reg[26]/D
oC1_reg[27]/D
oC1_reg[28]/D
oC1_reg[29]/D
oC1_reg[2]/D
oC1_reg[30]/D
oC1_reg[31]/D
oC1_reg[3]/D
oC1_reg[4]/D
oC1_reg[5]/D
oC1_reg[6]/D
oC1_reg[7]/D
oC1_reg[8]/D
oC1_reg[9]/D
oDone_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

iKey_sub_i[0]
iKey_sub_i[10]
iKey_sub_i[11]
iKey_sub_i[12]
iKey_sub_i[13]
iKey_sub_i[14]
iKey_sub_i[15]
iKey_sub_i[16]
iKey_sub_i[17]
iKey_sub_i[18]
iKey_sub_i[19]
iKey_sub_i[1]
iKey_sub_i[20]
iKey_sub_i[21]
iKey_sub_i[22]
iKey_sub_i[23]
iKey_sub_i[24]
iKey_sub_i[25]
iKey_sub_i[26]
iKey_sub_i[27]
iKey_sub_i[28]
iKey_sub_i[29]
iKey_sub_i[2]
iKey_sub_i[30]
iKey_sub_i[31]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iKey_sub_i[8]
iKey_sub_i[9]
iStartCipher
iStartDecipher
iV0[0]
iV0[10]
iV0[11]
iV0[12]
iV0[13]
iV0[14]
iV0[15]
iV0[16]
iV0[17]
iV0[18]
iV0[19]
iV0[1]
iV0[20]
iV0[21]
iV0[22]
iV0[23]
iV0[24]
iV0[25]
iV0[26]
iV0[27]
iV0[28]
iV0[29]
iV0[2]
iV0[30]
iV0[31]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV0[8]
iV0[9]
iV1[0]
iV1[10]
iV1[11]
iV1[12]
iV1[13]
iV1[14]
iV1[15]
iV1[16]
iV1[17]
iV1[18]
iV1[19]
iV1[1]
iV1[20]
iV1[21]
iV1[22]
iV1[23]
iV1[24]
iV1[25]
iV1[26]
iV1[27]
iV1[28]
iV1[29]
iV1[2]
iV1[30]
iV1[31]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
iV1[8]
iV1[9]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

oC0[0]
oC0[10]
oC0[11]
oC0[12]
oC0[13]
oC0[14]
oC0[15]
oC0[16]
oC0[17]
oC0[18]
oC0[19]
oC0[1]
oC0[20]
oC0[21]
oC0[22]
oC0[23]
oC0[24]
oC0[25]
oC0[26]
oC0[27]
oC0[28]
oC0[29]
oC0[2]
oC0[30]
oC0[31]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC0[8]
oC0[9]
oC1[0]
oC1[10]
oC1[11]
oC1[12]
oC1[13]
oC1[14]
oC1[15]
oC1[16]
oC1[17]
oC1[18]
oC1[19]
oC1[1]
oC1[20]
oC1[21]
oC1[22]
oC1[23]
oC1[24]
oC1[25]
oC1[26]
oC1[27]
oC1[28]
oC1[29]
oC1[2]
oC1[30]
oC1[31]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oC1[8]
oC1[9]
oDone
oKey_address[0]
oKey_address[1]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.323        0.000                      0                 1211        0.064        0.000                      0                 1211        1.300        0.000                       0                   543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.323        0.000                      0                 1211        0.064        0.000                      0                 1211        1.300        0.000                       0                   543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 1.476ns (52.082%)  route 1.358ns (47.918%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.206 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.206    cifrar/rAux3_reg[23]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.264 r  cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.264    cifrar/rAux3_reg[27]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     4.451 r  cifrar/rAux3_reg[31]_i_4/O[3]
                         net (fo=1, unplaced)         0.358     4.809    cifrar/p_2_out[31]
                                                                      r  cifrar/rAux3[31]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.142     4.951 r  cifrar/rAux3[31]_i_2/O
                         net (fo=1, unplaced)         0.000     4.951    cifrar/rAux3_nxt[31]
                         FDRE                                         r  cifrar/rAux3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[31]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[31]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 1.443ns (51.869%)  route 1.339ns (48.131%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.206 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.206    cifrar/rAux3_reg[23]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.264 r  cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.264    cifrar/rAux3_reg[27]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     4.408 r  cifrar/rAux3_reg[31]_i_4/O[2]
                         net (fo=1, unplaced)         0.339     4.747    cifrar/p_2_out[30]
                                                                      r  cifrar/rAux3[30]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.152     4.899 r  cifrar/rAux3[30]_i_1/O
                         net (fo=1, unplaced)         0.000     4.899    cifrar/rAux3_nxt[30]
                         FDRE                                         r  cifrar/rAux3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[30]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[30]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.418ns (51.081%)  route 1.358ns (48.919%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.206 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.206    cifrar/rAux3_reg[23]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     4.393 r  cifrar/rAux3_reg[27]_i_3/O[3]
                         net (fo=1, unplaced)         0.358     4.751    cifrar/p_2_out[27]
                                                                      r  cifrar/rAux3[27]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.142     4.893 r  cifrar/rAux3[27]_i_1/O
                         net (fo=1, unplaced)         0.000     4.893    cifrar/rAux3_nxt[27]
                         FDRE                                         r  cifrar/rAux3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[27]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[27]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 1.522ns (55.105%)  route 1.240ns (44.895%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.206 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.206    cifrar/rAux3_reg[23]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.264 r  cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.264    cifrar/rAux3_reg[27]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     4.484 r  cifrar/rAux3_reg[31]_i_4/O[1]
                         net (fo=1, unplaced)         0.240     4.724    cifrar/p_2_out[29]
                                                                      r  cifrar/rAux3[29]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.155     4.879 r  cifrar/rAux3[29]_i_1/O
                         net (fo=1, unplaced)         0.000     4.879    cifrar/rAux3_nxt[29]
                         FDRE                                         r  cifrar/rAux3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[29]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[29]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 1.385ns (50.844%)  route 1.339ns (49.156%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.206 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.206    cifrar/rAux3_reg[23]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     4.350 r  cifrar/rAux3_reg[27]_i_3/O[2]
                         net (fo=1, unplaced)         0.339     4.689    cifrar/p_2_out[26]
                                                                      r  cifrar/rAux3[26]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.152     4.841 r  cifrar/rAux3[26]_i_1/O
                         net (fo=1, unplaced)         0.000     4.841    cifrar/rAux3_nxt[26]
                         FDRE                                         r  cifrar/rAux3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[26]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[26]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 1.360ns (50.037%)  route 1.358ns (49.963%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     4.335 r  cifrar/rAux3_reg[23]_i_3/O[3]
                         net (fo=1, unplaced)         0.358     4.693    cifrar/p_2_out[23]
                                                                      r  cifrar/rAux3[23]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.142     4.835 r  cifrar/rAux3[23]_i_1/O
                         net (fo=1, unplaced)         0.000     4.835    cifrar/rAux3_nxt[23]
                         FDRE                                         r  cifrar/rAux3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[23]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[23]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 1.464ns (54.142%)  route 1.240ns (45.858%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.206 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.206    cifrar/rAux3_reg[23]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     4.426 r  cifrar/rAux3_reg[27]_i_3/O[1]
                         net (fo=1, unplaced)         0.240     4.666    cifrar/p_2_out[25]
                                                                      r  cifrar/rAux3[25]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.155     4.821 r  cifrar/rAux3[25]_i_1/O
                         net (fo=1, unplaced)         0.000     4.821    cifrar/rAux3_nxt[25]
                         FDRE                                         r  cifrar/rAux3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[25]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[25]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 1.446ns (53.795%)  route 1.242ns (46.205%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.206 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.206    cifrar/rAux3_reg[23]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.264 r  cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.264    cifrar/rAux3_reg[27]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     4.410 r  cifrar/rAux3_reg[31]_i_4/O[0]
                         net (fo=1, unplaced)         0.242     4.652    cifrar/p_2_out[28]
                                                                      r  cifrar/rAux3[28]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     4.805 r  cifrar/rAux3[28]_i_1/O
                         net (fo=1, unplaced)         0.000     4.805    cifrar/rAux3_nxt[28]
                         FDRE                                         r  cifrar/rAux3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[28]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[28]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            descifrar/rAux3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 1.401ns (52.159%)  route 1.285ns (47.841%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    descifrar/CLK
                         FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=138, unplaced)       0.564     2.950    descifrar/state[1]
                                                                      r  descifrar/rAux3[3]_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.153     3.103 r  descifrar/rAux3[3]_i_6/O
                         net (fo=1, unplaced)         0.363     3.466    descifrar/p_1_in[1]
                                                                      r  descifrar/rAux3_reg[3]_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     3.768 r  descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.768    descifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  descifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.826 r  descifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.826    descifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  descifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.884 r  descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.884    descifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  descifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.942 r  descifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.942    descifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  descifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.000 r  descifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.000    descifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  descifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.058 r  descifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    descifrar/rAux3_reg[23]_i_3_n_1
                                                                      r  descifrar/rAux3_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.116 r  descifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.116    descifrar/rAux3_reg[27]_i_3_n_1
                                                                      r  descifrar/rAux3_reg[31]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     4.303 r  descifrar/rAux3_reg[31]_i_4/O[3]
                         net (fo=1, unplaced)         0.358     4.661    descifrar/p_2_out[31]
                                                                      r  descifrar/rAux3[31]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.142     4.803 r  descifrar/rAux3[31]_i_2/O
                         net (fo=1, unplaced)         0.000     4.803    descifrar/rAux3_nxt[31]
                         FDRE                                         r  descifrar/rAux3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    descifrar/CLK
                         FDRE                                         r  descifrar/rAux3_reg[31]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    descifrar/rAux3_reg[31]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rAux3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (clk rise@3.300ns - clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 1.327ns (49.775%)  route 1.339ns (50.225%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.160 - 3.300 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, unplaced)       0.649     3.035    cifrar/state[0]
                                                                      r  cifrar/rAux3[3]_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.153     3.188 r  cifrar/rAux3[3]_i_6/O
                         net (fo=2, unplaced)         0.351     3.539    cifrar/p_1_in[1]
                                                                      r  cifrar/rAux3[3]_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.592 r  cifrar/rAux3[3]_i_10/O
                         net (fo=1, unplaced)         0.000     3.592    cifrar/rAux3[3]_i_10_n_1
                                                                      r  cifrar/rAux3_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.916 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.916    cifrar/rAux3_reg[3]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.974 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.974    cifrar/rAux3_reg[7]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.032 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.032    cifrar/rAux3_reg[11]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.090 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    cifrar/rAux3_reg[15]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.148 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    cifrar/rAux3_reg[19]_i_3_n_1
                                                                      r  cifrar/rAux3_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     4.292 r  cifrar/rAux3_reg[23]_i_3/O[2]
                         net (fo=1, unplaced)         0.339     4.631    cifrar/p_2_out[22]
                                                                      r  cifrar/rAux3[22]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.152     4.783 r  cifrar/rAux3[22]_i_1/O
                         net (fo=1, unplaced)         0.000     4.783    cifrar/rAux3_nxt[22]
                         FDRE                                         r  cifrar/rAux3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.300     3.300 r  
                                                      0.000     3.300 r  clk (IN)
                         net (fo=0)                   0.000     3.300    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     4.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.608    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.721 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     5.160    cifrar/CLK
                         FDRE                                         r  cifrar/rAux3_reg[22]/C
                         clock pessimism              0.112     5.272    
                         clock uncertainty           -0.035     5.237    
                         FDRE (Setup_fdre_C_D)        0.037     5.274    cifrar/rAux3_reg[22]
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.943%)  route 0.110ns (40.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  cifrar/rCount_reg[3]/Q
                         net (fo=3, unplaced)         0.110     0.689    cifrar/rCount_reg__0[3]
                                                                      r  cifrar/rCount[4]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.753 r  cifrar/rCount[4]_i_2/O
                         net (fo=1, unplaced)         0.000     0.753    cifrar/p_0_in[4]
                         FDRE                                         r  cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[4]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            descifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.943%)  route 0.110ns (40.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/rCount_reg[3]/Q
                         net (fo=3, unplaced)         0.110     0.689    descifrar/rCount_reg__0[3]
                                                                      r  descifrar/rCount[4]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.753 r  descifrar/rCount[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.753    descifrar/p_0_in__0[4]
                         FDRE                                         r  descifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[4]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    descifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 llave/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            llave/oKey_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.943%)  route 0.110ns (40.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    llave/CLK
                         FDRE                                         r  llave/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  llave/rCount_reg[1]/Q
                         net (fo=3, unplaced)         0.110     0.689    llave/rCount[1]
                                                                      r  llave/oKey_address[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.753 r  llave/oKey_address[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.753    llave/oKey_address[1]_i_1_n_1
                         FDRE                                         r  llave/oKey_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey_address_reg[1]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    llave/oKey_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cifrar/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.963%)  route 0.104ns (37.037%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    cifrar/CLK
                         FDRE                                         r  cifrar/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 f  cifrar/sum_reg[31]/Q
                         net (fo=2, unplaced)         0.104     0.684    cifrar/sum_reg[31]
                                                                      f  cifrar/sum[28]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     0.712 r  cifrar/sum[28]_i_2/O
                         net (fo=1, unplaced)         0.000     0.712    cifrar/sum[28]_i_2_n_1
                                                                      r  cifrar/sum_reg[28]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.761 r  cifrar/sum_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.761    cifrar/sum_reg[28]_i_1_n_5
                         FDRE                                         r  cifrar/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    cifrar/CLK
                         FDRE                                         r  cifrar/sum_reg[31]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.071     0.696    cifrar/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            descifrar/sum_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.177ns (62.963%)  route 0.104ns (37.037%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDSE                                         r  descifrar/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.100     0.580 r  descifrar/sum_reg[31]/Q
                         net (fo=2, unplaced)         0.104     0.684    descifrar/sum_reg[31]
                                                                      r  descifrar/sum[28]_i_2__0/I0
                         LUT1 (Prop_lut1_I0_O)        0.028     0.712 r  descifrar/sum[28]_i_2__0/O
                         net (fo=1, unplaced)         0.000     0.712    descifrar/sum[28]_i_2__0_n_1
                                                                      r  descifrar/sum_reg[28]_i_1__0/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.761 r  descifrar/sum_reg[28]_i_1__0/O[3]
                         net (fo=1, unplaced)         0.000     0.761    descifrar/sum_reg[28]_i_1__0_n_5
                         FDSE                                         r  descifrar/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    descifrar/CLK
                         FDSE                                         r  descifrar/sum_reg[31]/C
                         clock pessimism             -0.265     0.625    
                         FDSE (Hold_fdse_C_D)         0.071     0.696    descifrar/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            cifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  cifrar/rCount_reg[2]/Q
                         net (fo=4, unplaced)         0.112     0.692    cifrar/rCount_reg__0[2]
                                                                      r  cifrar/rCount[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.756 r  cifrar/rCount[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    cifrar/p_0_in[3]
                         FDRE                                         r  cifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    cifrar/CLK
                         FDRE                                         r  cifrar/rCount_reg[3]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    cifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            descifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/rCount_reg[2]/Q
                         net (fo=4, unplaced)         0.112     0.692    descifrar/rCount_reg__0[2]
                                                                      r  descifrar/rCount[3]_i_1__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.756 r  descifrar/rCount[3]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.756    descifrar/p_0_in__0[3]
                         FDRE                                         r  descifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    descifrar/CLK
                         FDRE                                         r  descifrar/rCount_reg[3]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    descifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            llave/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  llave/FSM_onehot_state_reg[4]/Q
                         net (fo=4, unplaced)         0.112     0.692    llave/oKey_address_nxt
                                                                      r  llave/FSM_onehot_state[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.756 r  llave/FSM_onehot_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    llave/FSM_onehot_state[1]_i_1_n_1
                         FDRE                                         r  llave/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    llave/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            llave/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    llave/CLK
                         FDSE                                         r  llave/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.100     0.580 f  llave/FSM_onehot_state_reg[0]/Q
                         net (fo=4, unplaced)         0.112     0.692    llave/FSM_onehot_state_reg_n_1_[0]
                                                                      f  llave/FSM_onehot_state[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.756 r  llave/FSM_onehot_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    llave/FSM_onehot_state[2]_i_1_n_1
                         FDRE                                         r  llave/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    llave/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            llave/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.394%)  route 0.112ns (40.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 f  llave/FSM_onehot_state_reg[1]/Q
                         net (fo=4, unplaced)         0.112     0.692    llave/FSM_onehot_state_reg_n_1_[1]
                                                                      f  llave/FSM_onehot_state[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.756 r  llave/FSM_onehot_state[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.756    llave/FSM_onehot_state[3]_i_1_n_1
                         FDRE                                         r  llave/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.265     0.625    
                         FDRE (Hold_fdre_C_D)         0.065     0.690    llave/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.600         3.300       1.700                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/oC0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/oC0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/oC0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/oC0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.300       2.600                cifrar/oC0_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.650       1.300                cifrar/oC0_reg[9]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oC0_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            oC0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[0]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[0]
                                                                      r  oC0_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[0]
                                                                      r  oC0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            oC0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[10]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[10]
                                                                      r  oC0_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[10]
                                                                      r  oC0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            oC0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[11]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[11]
                                                                      r  oC0_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[11]
                                                                      r  oC0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            oC0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[12]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[12]
                                                                      r  oC0_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[12]
                                                                      r  oC0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            oC0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[13]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[13]
                                                                      r  oC0_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[13]
                                                                      r  oC0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            oC0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[14]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[14]
                                                                      r  oC0_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[14]
                                                                      r  oC0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            oC0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[15]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[15]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[15]
                                                                      r  oC0_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[15]
                                                                      r  oC0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            oC0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[16]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[16]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[16]
                                                                      r  oC0_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[16]
                                                                      r  oC0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            oC0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[17]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[17]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[17]
                                                                      r  oC0_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[17]
                                                                      r  oC0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            oC0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.394ns  (logic 2.811ns (82.808%)  route 0.584ns (17.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  oC0_reg[18]/G
                         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[18]/Q
                         net (fo=1, unplaced)         0.584     0.933    oC0_OBUF[18]
                                                                      r  oC0_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.462     3.394 r  oC0_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.394    oC0[18]
                                                                      r  oC0[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[0]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_33
                         LDCE                                         r  oC0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[10]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_23
                         LDCE                                         r  oC0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[12]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[12]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_21
                         LDCE                                         r  oC0_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[14]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_19
                         LDCE                                         r  oC0_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[16]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[16]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_17
                         LDCE                                         r  oC0_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[18]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_15
                         LDCE                                         r  oC0_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[20]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[20]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_13
                         LDCE                                         r  oC0_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[22]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_11
                         LDCE                                         r  oC0_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[24]_i_1__0/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[24]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_9
                         LDCE                                         r  oC0_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.122ns (33.129%)  route 0.246ns (66.871%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
                                                                      r  iStartCipher_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iStartCipher_IBUF_inst/O
                         net (fo=72, unplaced)        0.246     0.340    cifrar/iStartCipher_IBUF
                                                                      r  cifrar/oC0_reg[26]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.028     0.368 r  cifrar/oC0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.368    cifrar_n_7
                         LDCE                                         r  oC0_reg[26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 llave/oKey_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oKey_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    llave/CLK
                         FDRE                                         r  llave/oKey_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  llave/oKey_address_reg[0]/Q
                         net (fo=6, unplaced)         0.584     2.970    oKey_address_OBUF[0]
                                                                      r  oKey_address_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     5.537 r  oKey_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.537    oKey_address[0]
                                                                      r  oKey_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 llave/oKey_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oKey_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.419ns  (logic 2.836ns (82.933%)  route 0.584ns (17.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    llave/CLK
                         FDRE                                         r  llave/oKey_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  llave/oKey_address_reg[1]/Q
                         net (fo=6, unplaced)         0.584     2.970    oKey_address_OBUF[1]
                                                                      r  oKey_address_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.567     5.537 r  oKey_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.537    oKey_address[1]
                                                                      r  oKey_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.436ns (43.775%)  route 0.560ns (56.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[11]/Q
                         net (fo=5, unplaced)         0.560     2.946    cifrar/oC0_cipher[11]
                                                                      r  cifrar/oC0_reg[11]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.113 r  cifrar/oC0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     3.113    cifrar_n_22
                         LDCE                                         r  oC0_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.436ns (43.775%)  route 0.560ns (56.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[13]/Q
                         net (fo=5, unplaced)         0.560     2.946    cifrar/oC0_cipher[13]
                                                                      r  cifrar/oC0_reg[13]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.113 r  cifrar/oC0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     3.113    cifrar_n_20
                         LDCE                                         r  oC0_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.436ns (43.775%)  route 0.560ns (56.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[15]/Q
                         net (fo=5, unplaced)         0.560     2.946    cifrar/oC0_cipher[15]
                                                                      r  cifrar/oC0_reg[15]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.113 r  cifrar/oC0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     3.113    cifrar_n_18
                         LDCE                                         r  oC0_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.436ns (43.775%)  route 0.560ns (56.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[17]/Q
                         net (fo=5, unplaced)         0.560     2.946    cifrar/oC0_cipher[17]
                                                                      r  cifrar/oC0_reg[17]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.113 r  cifrar/oC0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     3.113    cifrar_n_16
                         LDCE                                         r  oC0_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.436ns (43.775%)  route 0.560ns (56.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[19]/Q
                         net (fo=5, unplaced)         0.560     2.946    cifrar/oC0_cipher[19]
                                                                      r  cifrar/oC0_reg[19]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.113 r  cifrar/oC0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     3.113    cifrar_n_14
                         LDCE                                         r  oC0_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.436ns (43.775%)  route 0.560ns (56.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[21]/Q
                         net (fo=5, unplaced)         0.560     2.946    cifrar/oC0_cipher[21]
                                                                      r  cifrar/oC0_reg[21]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.113 r  cifrar/oC0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     3.113    cifrar_n_12
                         LDCE                                         r  oC0_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.436ns (43.775%)  route 0.560ns (56.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[23]/Q
                         net (fo=5, unplaced)         0.560     2.946    cifrar/oC0_cipher[23]
                                                                      r  cifrar/oC0_reg[23]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.113 r  cifrar/oC0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     3.113    cifrar_n_10
                         LDCE                                         r  oC0_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.436ns (43.775%)  route 0.560ns (56.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.584     2.117    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.269     2.386 r  cifrar/oC0_reg[25]/Q
                         net (fo=5, unplaced)         0.560     2.946    cifrar/oC0_cipher[25]
                                                                      r  cifrar/oC0_reg[25]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.167     3.113 r  cifrar/oC0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     3.113    cifrar_n_8
                         LDCE                                         r  oC0_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oC0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[28]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/Q[28]
                                                                      r  cifrar/oC0_reg[28]_i_1__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC0_reg[28]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_5
                         LDCE                                         r  oC0_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[2]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/Q[2]
                                                                      r  cifrar/oC0_reg[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC0_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_31
                         LDCE                                         r  oC0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[30]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/Q[30]
                                                                      r  cifrar/oC0_reg[30]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_3
                         LDCE                                         r  oC0_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[4]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/Q[4]
                                                                      r  cifrar/oC0_reg[4]_i_1__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC0_reg[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_29
                         LDCE                                         r  oC0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC1_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC1_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC1_reg[28]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/oC1_reg[31]_0[28]
                                                                      r  cifrar/oC1_reg[28]_i_1__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC1_reg[28]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_37
                         LDCE                                         r  oC1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC1_reg[2]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/oC1_reg[31]_0[2]
                                                                      r  cifrar/oC1_reg[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC1_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_63
                         LDCE                                         r  oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC1_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC1_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC1_reg[30]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/oC1_reg[31]_0[30]
                                                                      r  cifrar/oC1_reg[30]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC1_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_35
                         LDCE                                         r  oC1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC1_reg[4]/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/oC1_reg[31]_0[4]
                                                                      r  cifrar/oC1_reg[4]_i_1__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oC1_reg[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_61
                         LDCE                                         r  oC1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.033%)  route 0.114ns (40.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oDone_reg/Q
                         net (fo=5, unplaced)         0.114     0.694    cifrar/oDone_decipher
                                                                      r  cifrar/oDone_reg_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.758 r  cifrar/oDone_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_1
                         LDCE                                         r  oDone_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            oC0_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.166ns (59.686%)  route 0.112ns (40.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.340    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.114     0.480    descifrar/CLK
                         FDRE                                         r  descifrar/oC0_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.580 r  descifrar/oC0_reg[31]/Q
                         net (fo=4, unplaced)         0.112     0.692    cifrar/Q[31]
                                                                      r  cifrar/oC0_reg[31]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.066     0.758 r  cifrar/oC0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.758    cifrar_n_2
                         LDCE                                         r  oC0_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           798 Endpoints
Min Delay           798 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 1.845ns (63.782%)  route 1.048ns (36.218%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC0[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC0[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC0[0]_i_6_n_1
                                                                      r  cifrar/oC0_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC0_reg[0]_i_2_n_1
                                                                      r  cifrar/oC0_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC0_reg[4]_i_1_n_1
                                                                      r  cifrar/oC0_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC0_reg[8]_i_1_n_1
                                                                      r  cifrar/oC0_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC0_reg[12]_i_1_n_1
                                                                      r  cifrar/oC0_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC0_reg[16]_i_1_n_1
                                                                      r  cifrar/oC0_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC0_reg[20]_i_1_n_1
                                                                      r  cifrar/oC0_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.672 r  cifrar/oC0_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    cifrar/oC0_reg[24]_i_1_n_1
                                                                      r  cifrar/oC0_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.892 r  cifrar/oC0_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     2.892    cifrar/oC0_reg[28]_i_1_n_7
                         FDRE                                         r  cifrar/oC0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 1.845ns (63.782%)  route 1.048ns (36.218%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC1[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC1[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC1[0]_i_6_n_1
                                                                      r  cifrar/oC1_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC1_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC1_reg[0]_i_2_n_1
                                                                      r  cifrar/oC1_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC1_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC1_reg[4]_i_1_n_1
                                                                      r  cifrar/oC1_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC1_reg[8]_i_1_n_1
                                                                      r  cifrar/oC1_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC1_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC1_reg[12]_i_1_n_1
                                                                      r  cifrar/oC1_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC1_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC1_reg[16]_i_1_n_1
                                                                      r  cifrar/oC1_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC1_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC1_reg[20]_i_1_n_1
                                                                      r  cifrar/oC1_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.672 r  cifrar/oC1_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    cifrar/oC1_reg[24]_i_1_n_1
                                                                      r  cifrar/oC1_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.892 r  cifrar/oC1_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     2.892    cifrar/oC1_reg[28]_i_1_n_7
                         FDRE                                         r  cifrar/oC1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.859ns  (logic 1.812ns (63.364%)  route 1.048ns (36.636%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC0[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC0[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC0[0]_i_6_n_1
                                                                      r  cifrar/oC0_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC0_reg[0]_i_2_n_1
                                                                      r  cifrar/oC0_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC0_reg[4]_i_1_n_1
                                                                      r  cifrar/oC0_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC0_reg[8]_i_1_n_1
                                                                      r  cifrar/oC0_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC0_reg[12]_i_1_n_1
                                                                      r  cifrar/oC0_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC0_reg[16]_i_1_n_1
                                                                      r  cifrar/oC0_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC0_reg[20]_i_1_n_1
                                                                      r  cifrar/oC0_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.672 r  cifrar/oC0_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    cifrar/oC0_reg[24]_i_1_n_1
                                                                      r  cifrar/oC0_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     2.859 r  cifrar/oC0_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     2.859    cifrar/oC0_reg[28]_i_1_n_5
                         FDRE                                         r  cifrar/oC0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.859ns  (logic 1.812ns (63.364%)  route 1.048ns (36.636%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC1[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC1[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC1[0]_i_6_n_1
                                                                      r  cifrar/oC1_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC1_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC1_reg[0]_i_2_n_1
                                                                      r  cifrar/oC1_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC1_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC1_reg[4]_i_1_n_1
                                                                      r  cifrar/oC1_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC1_reg[8]_i_1_n_1
                                                                      r  cifrar/oC1_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC1_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC1_reg[12]_i_1_n_1
                                                                      r  cifrar/oC1_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC1_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC1_reg[16]_i_1_n_1
                                                                      r  cifrar/oC1_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC1_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC1_reg[20]_i_1_n_1
                                                                      r  cifrar/oC1_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.672 r  cifrar/oC1_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    cifrar/oC1_reg[24]_i_1_n_1
                                                                      r  cifrar/oC1_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187     2.859 r  cifrar/oC1_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     2.859    cifrar/oC1_reg[28]_i_1_n_5
                         FDRE                                         r  cifrar/oC1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.834ns  (logic 1.787ns (63.040%)  route 1.048ns (36.960%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC0[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC0[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC0[0]_i_6_n_1
                                                                      r  cifrar/oC0_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC0_reg[0]_i_2_n_1
                                                                      r  cifrar/oC0_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC0_reg[4]_i_1_n_1
                                                                      r  cifrar/oC0_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC0_reg[8]_i_1_n_1
                                                                      r  cifrar/oC0_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC0_reg[12]_i_1_n_1
                                                                      r  cifrar/oC0_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC0_reg[16]_i_1_n_1
                                                                      r  cifrar/oC0_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC0_reg[20]_i_1_n_1
                                                                      r  cifrar/oC0_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.834 r  cifrar/oC0_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     2.834    cifrar/oC0_reg[24]_i_1_n_7
                         FDRE                                         r  cifrar/oC0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.834ns  (logic 1.787ns (63.040%)  route 1.048ns (36.960%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC1[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC1[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC1[0]_i_6_n_1
                                                                      r  cifrar/oC1_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC1_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC1_reg[0]_i_2_n_1
                                                                      r  cifrar/oC1_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC1_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC1_reg[4]_i_1_n_1
                                                                      r  cifrar/oC1_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC1_reg[8]_i_1_n_1
                                                                      r  cifrar/oC1_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC1_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC1_reg[12]_i_1_n_1
                                                                      r  cifrar/oC1_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC1_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC1_reg[16]_i_1_n_1
                                                                      r  cifrar/oC1_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC1_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC1_reg[20]_i_1_n_1
                                                                      r  cifrar/oC1_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.834 r  cifrar/oC1_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     2.834    cifrar/oC1_reg[24]_i_1_n_7
                         FDRE                                         r  cifrar/oC1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.818ns  (logic 1.771ns (62.831%)  route 1.048ns (37.169%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC0[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC0[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC0[0]_i_6_n_1
                                                                      r  cifrar/oC0_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC0_reg[0]_i_2_n_1
                                                                      r  cifrar/oC0_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC0_reg[4]_i_1_n_1
                                                                      r  cifrar/oC0_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC0_reg[8]_i_1_n_1
                                                                      r  cifrar/oC0_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC0_reg[12]_i_1_n_1
                                                                      r  cifrar/oC0_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC0_reg[16]_i_1_n_1
                                                                      r  cifrar/oC0_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC0_reg[20]_i_1_n_1
                                                                      r  cifrar/oC0_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.672 r  cifrar/oC0_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    cifrar/oC0_reg[24]_i_1_n_1
                                                                      r  cifrar/oC0_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     2.818 r  cifrar/oC0_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     2.818    cifrar/oC0_reg[28]_i_1_n_8
                         FDRE                                         r  cifrar/oC0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.818ns  (logic 1.771ns (62.831%)  route 1.048ns (37.169%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC1[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC1[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC1[0]_i_6_n_1
                                                                      r  cifrar/oC1_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC1_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC1_reg[0]_i_2_n_1
                                                                      r  cifrar/oC1_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC1_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC1_reg[4]_i_1_n_1
                                                                      r  cifrar/oC1_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC1_reg[8]_i_1_n_1
                                                                      r  cifrar/oC1_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC1_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC1_reg[12]_i_1_n_1
                                                                      r  cifrar/oC1_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC1_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC1_reg[16]_i_1_n_1
                                                                      r  cifrar/oC1_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC1_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC1_reg[20]_i_1_n_1
                                                                      r  cifrar/oC1_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.672 r  cifrar/oC1_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    cifrar/oC1_reg[24]_i_1_n_1
                                                                      r  cifrar/oC1_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     2.818 r  cifrar/oC1_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     2.818    cifrar/oC1_reg[28]_i_1_n_8
                         FDRE                                         r  cifrar/oC1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.816ns  (logic 1.769ns (62.804%)  route 1.048ns (37.196%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC0[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC0[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC0[0]_i_6_n_1
                                                                      r  cifrar/oC0_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC0_reg[0]_i_2_n_1
                                                                      r  cifrar/oC0_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC0_reg[4]_i_1_n_1
                                                                      r  cifrar/oC0_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC0_reg[8]_i_1_n_1
                                                                      r  cifrar/oC0_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC0_reg[12]_i_1_n_1
                                                                      r  cifrar/oC0_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC0_reg[16]_i_1_n_1
                                                                      r  cifrar/oC0_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC0_reg[20]_i_1_n_1
                                                                      r  cifrar/oC0_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.672 r  cifrar/oC0_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    cifrar/oC0_reg[24]_i_1_n_1
                                                                      r  cifrar/oC0_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     2.816 r  cifrar/oC0_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     2.816    cifrar/oC0_reg[28]_i_1_n_6
                         FDRE                                         r  cifrar/oC0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC0_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.816ns  (logic 1.769ns (62.804%)  route 1.048ns (37.196%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 f  rst_IBUF_inst/O
                         net (fo=7, unplaced)         0.584     1.413    llave/rst_IBUF
                                                                      f  llave/FSM_sequential_state[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.053     1.466 f  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, unplaced)       0.464     1.930    cifrar/oDone_reg_0
                                                                      f  cifrar/oC1[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.056     1.986 r  cifrar/oC1[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.986    cifrar/oC1[0]_i_6_n_1
                                                                      r  cifrar/oC1_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     2.324 r  cifrar/oC1_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.324    cifrar/oC1_reg[0]_i_2_n_1
                                                                      r  cifrar/oC1_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.382 r  cifrar/oC1_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.382    cifrar/oC1_reg[4]_i_1_n_1
                                                                      r  cifrar/oC1_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.440 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.440    cifrar/oC1_reg[8]_i_1_n_1
                                                                      r  cifrar/oC1_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.498 r  cifrar/oC1_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.498    cifrar/oC1_reg[12]_i_1_n_1
                                                                      r  cifrar/oC1_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.556 r  cifrar/oC1_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    cifrar/oC1_reg[16]_i_1_n_1
                                                                      r  cifrar/oC1_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.614 r  cifrar/oC1_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.614    cifrar/oC1_reg[20]_i_1_n_1
                                                                      r  cifrar/oC1_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.672 r  cifrar/oC1_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    cifrar/oC1_reg[24]_i_1_n_1
                                                                      r  cifrar/oC1_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     2.816 r  cifrar/oC1_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     2.816    cifrar/oC1_reg[28]_i_1_n_6
                         FDRE                                         r  cifrar/oC1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.754     0.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.308    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.439     1.860    cifrar/CLK
                         FDRE                                         r  cifrar/oC1_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iKey_sub_i[0]
                            (input port)
  Destination:            llave/oKey0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[0] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[0]
                                                                      r  iKey_sub_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][0]
                         FDRE                                         r  llave/oKey0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[0]/C

Slack:                    inf
  Source:                 iKey_sub_i[10]
                            (input port)
  Destination:            llave/oKey0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[10] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[10]
                                                                      r  iKey_sub_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][10]
                         FDRE                                         r  llave/oKey0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[10]/C

Slack:                    inf
  Source:                 iKey_sub_i[11]
                            (input port)
  Destination:            llave/oKey0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[11] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[11]
                                                                      r  iKey_sub_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[11]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][11]
                         FDRE                                         r  llave/oKey0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[11]/C

Slack:                    inf
  Source:                 iKey_sub_i[12]
                            (input port)
  Destination:            llave/oKey0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[12] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[12]
                                                                      r  iKey_sub_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[12]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][12]
                         FDRE                                         r  llave/oKey0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[12]/C

Slack:                    inf
  Source:                 iKey_sub_i[13]
                            (input port)
  Destination:            llave/oKey0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[13] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[13]
                                                                      r  iKey_sub_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[13]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][13]
                         FDRE                                         r  llave/oKey0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[13]/C

Slack:                    inf
  Source:                 iKey_sub_i[14]
                            (input port)
  Destination:            llave/oKey0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[14] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[14]
                                                                      r  iKey_sub_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[14]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][14]
                         FDRE                                         r  llave/oKey0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[14]/C

Slack:                    inf
  Source:                 iKey_sub_i[15]
                            (input port)
  Destination:            llave/oKey0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[15] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[15]
                                                                      r  iKey_sub_i_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[15]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][15]
                         FDRE                                         r  llave/oKey0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[15]/C

Slack:                    inf
  Source:                 iKey_sub_i[16]
                            (input port)
  Destination:            llave/oKey0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[16] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[16]
                                                                      r  iKey_sub_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][16]
                         FDRE                                         r  llave/oKey0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[16]/C

Slack:                    inf
  Source:                 iKey_sub_i[17]
                            (input port)
  Destination:            llave/oKey0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[17] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[17]
                                                                      r  iKey_sub_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[17]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][17]
                         FDRE                                         r  llave/oKey0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[17]/C

Slack:                    inf
  Source:                 iKey_sub_i[18]
                            (input port)
  Destination:            llave/oKey0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.619%)  route 0.246ns (72.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  iKey_sub_i[18] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[18]
                                                                      r  iKey_sub_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  iKey_sub_i_IBUF[18]_inst/O
                         net (fo=4, unplaced)         0.246     0.340    llave/iKey_sub_i[31][18]
                         FDRE                                         r  llave/oKey0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.631 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, unplaced)       0.259     0.890    llave/CLK
                         FDRE                                         r  llave/oKey0_reg[18]/C





