// Seed: 3364888119
module module_0 ();
  parameter id_1 = -1;
  bit id_2;
  initial id_2 <= id_2;
  always @* begin : LABEL_0
    id_2 <= 1;
  end
  assign module_1.id_1 = 0;
  assign id_2 = id_1;
  bit [-1 : -1] id_3, id_4;
  always @(posedge -1 % id_1 == -1 or posedge id_3 == -1) id_2 = id_4;
  initial begin : LABEL_1
    id_4 <= {-1, |id_2 == -1};
    $clog2(68);
    ;
    id_5 = id_5;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    input wor id_16,
    output wor id_17,
    input tri0 id_18,
    input uwire id_19,
    input tri1 id_20,
    input wor id_21,
    input tri id_22,
    input wire id_23,
    input tri0 id_24,
    input supply0 id_25,
    output supply0 id_26
    , id_34,
    input supply0 id_27,
    output supply1 id_28,
    input supply0 id_29,
    input wor id_30,
    output tri0 id_31,
    input tri id_32
);
  logic id_35;
  assign id_5  = -1;
  assign id_2  = 1 && -1;
  assign id_35 = id_4;
  assign id_35 = {-1 > "", 1'd0} > -1 ? id_15 == -1 : 1;
  module_0 modCall_1 ();
endmodule
