// Seed: 613285522
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output tri   id_3,
    output tri   id_4,
    input  uwire id_5
);
  id_7(
      .id_0(id_3), .id_1(id_4), .id_2(1'b0)
  );
  tri0 id_8 = id_1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri1 id_2
);
  wire id_4;
  module_0(
      id_2, id_0, id_2, id_2, id_2, id_1
  );
  supply1 id_5 = 1'd0;
  assign id_5 = 1 - id_0;
endmodule
