# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.000128 2048 0.35 3690 153600 29.2557 17.6896 1366.92 523.93 1937.94 1938.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.000128 2048 0.35 3690 153216 29.2601 17.7118 1610.61 522.849 2180.58 2180.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.000128 2048 0.35 3690 153600 29.2268 17.7105 1679.36 523.872 2250.31 2250.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.000128 2048 0.35 3690 153600 29.1874 17.6756 1568.37 523.66 2139.04 2139.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.000128 2048 0.35 3690 153600 29.3774 17.7357 1586.77 523.926 2157.96 2158.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.000128 2048 0.35 3690 152320 29.2254 17.6621 1615 521.985 2184.01 2184.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.000128 2048 0.35 3690 152640 29.3627 17.6988 1625.86 523.021 2196.08 2196.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.000128 2048 0.35 3690 152576 29.1725 17.6796 1570.32 522.381 2139.69 2139.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.000128 2048 0.35 3690 153600 29.1934 17.8391 1597.93 524.22 2169.32 2169.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.000128 2048 0.35 3690 152000 29.1633 17.6192 1699.83 520.408 2267.16 2267.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.000128 2048 0.35 3690 151552 29.2572 17.64 1970.57 523.023 2540.63 2540.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1290 0.000128 2048 0.35 3690 153600 29.2101 17.6981 1373.74 523.489 1944.28 1944.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1290 0.000128 2048 0.35 3690 153600 29.3416 17.7254 1388.06 524.199 1959.48 1959.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.000128 2048 0.35 3690 153600 29.2493 17.6845 1381.55 523.357 1951.98 1952.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.000128 2048 0.35 3690 153216 29.3304 17.7009 1413.2 523.453 1983.82 1983.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.000128 2048 0.35 3690 153600 29.2257 17.6681 1407.66 523.478 1978.17 1978.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.000128 2048 0.35 3690 153216 29.2496 17.7439 1638.85 522.484 2208.47 2208.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.000128 2048 0.35 3690 153600 29.2221 17.7067 1606.42 524.332 2177.83 2177.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.000128 2048 0.35 3690 153600 29.1557 17.6639 1713.74 524.019 2284.71 2284.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.000128 2048 0.35 3690 153600 29.3462 17.724 1697.13 524.428 2268.77 2268.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.000128 2048 0.35 3690 152320 29.2245 17.6454 1694.8 522.397 2264.21 2264.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.000128 2048 0.35 3690 152640 29.3324 17.6957 1667.94 523.467 2238.58 2238.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.000128 2048 0.35 3690 152576 29.169 17.6289 1597.15 522.782 2166.88 2166.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.000128 2048 0.35 3690 153600 29.208 17.7372 1881.59 524.34 2453.03 2453.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.000128 2048 0.35 3690 152000 29.1797 17.5923 1877.22 520.405 2444.53 2444.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.000128 2048 0.35 3690 151552 29.2498 17.6682 1698.61 523.125 2268.8 2268.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1290 0.000128 2048 0.35 3700 153600 29.201 17.6887 1304.67 523.897 1875.6 1875.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.000128 2048 0.35 3700 153600 29.3373 17.7353 1466.21 523.725 2037.14 2037.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.000128 2048 0.35 3700 153600 29.2318 17.6905 1367.31 523.943 1938.32 1938.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.000128 2048 0.35 3700 153216 29.3085 17.7036 1386.68 522.83 1956.66 1956.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.000128 2048 0.35 3700 153600 29.1995 17.6804 1360.93 523.493 1931.44 1931.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.000128 2048 0.35 3700 153216 29.2413 17.7398 1728.85 522.979 2298.95 2299.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.000128 2048 0.35 3700 153216 29.1554 17.704 1203.54 522.767 1773.32 1773.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.000128 2048 0.35 3700 153600 29.2088 17.6999 1667.67 523.88 2238.6 2238.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.000128 2048 0.35 3700 152320 29.1621 17.6394 1156.28 522.814 1726.03 1726.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.000128 2048 0.35 3700 153600 29.1579 17.6613 1562.65 523.655 2133.26 2133.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.000128 2048 0.35 3700 153600 29.1787 17.6787 1120.93 524.267 1692.2 1692.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.000128 2048 0.35 3700 153600 29.3337 17.7334 1632.45 524.375 2204.04 2204.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.000128 2048 0.35 3700 152000 29.1863 17.586 1138.38 519.917 1705.21 1705.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.000128 2048 0.35 3700 152320 29.2151 17.7088 2064.58 522.271 2633.92 2634.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.000128 2048 0.35 3700 150528 29.1624 17.5705 1329.97 519.806 1896.65 1896.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.000128 2048 0.35 3700 152640 29.3619 17.7176 1978.68 523.517 2549.42 2549.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.000128 2048 0.35 3700 151680 29.1694 17.6375 1333.14 521.279 1901.37 1901.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.000128 2048 0.35 3700 152576 29.1806 17.6378 1918.76 522.292 2488.02 2488.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.000128 2048 0.35 3700 151552 29.2575 17.666 1286 523.021 1856.08 1856.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.000128 2048 0.35 3700 153600 29.1828 17.676 1693.08 523.831 2263.91 2264.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.000128 2048 0.35 3700 150528 29.1821 17.571 1165.81 520.231 1732.93 1733.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.000128 2048 0.35 3700 152000 29.1876 17.6169 1737.43 519.988 2304.37 2304.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.000128 2048 0.35 3700 150400 28.9577 17.4598 1243.75 516.587 1806.9 1807.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1290 0.000128 2048 0.35 3696 153600 29.2023 17.6618 1285.76 523.308 1856.08 1856.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.000128 2048 0.35 3696 153600 29.3621 17.734 1364.07 523.849 1935.16 1935.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.000128 2048 0.35 3696 153600 29.2211 17.7378 1347.1 523.893 1918.09 1918.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 0.000128 2048 0.35 3696 153600 29.164 17.7091 865.527 523.546 1436.09 1436.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.000128 2048 0.35 3696 153216 29.2764 17.7031 1552.97 522.957 2123.06 2123.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.000128 2048 0.35 3696 152320 29.2121 17.7074 976.412 522.41 1545.88 1546.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.000128 2048 0.35 3696 153600 29.1995 17.6656 1462.28 523.479 2032.76 2032.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.000128 2048 0.35 3696 152576 29.1639 17.6451 944.814 522.721 1514.48 1514.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.000128 2048 0.35 3696 153216 29.2549 17.7485 1653.87 522.99 2224 2224.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.000128 2048 0.35 3696 153216 29.1551 17.6697 1159.8 522.719 1729.48 1729.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.000128 2048 0.35 3696 153600 29.2064 17.694 1571.79 523.849 2142.68 2142.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.000128 2048 0.35 3696 152320 29.1806 17.8483 1119.5 522.625 1689.29 1689.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.000128 2048 0.35 3696 153600 29.1468 17.7466 2017.98 524.077 2589.09 2589.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.000128 2048 0.35 3696 153600 29.1965 17.6745 1289.33 524.122 1860.47 1860.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.000128 2048 0.35 3696 153600 29.3337 17.7266 1980.81 524.379 2552.41 2552.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.000128 2048 0.35 3696 152000 29.1672 17.5981 1331.06 519.858 1897.83 1897.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.000128 2048 0.35 3696 152320 29.2007 17.645 1927.11 522.395 2496.5 2496.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.000128 2048 0.35 3696 150528 29.1619 17.5882 1260.32 520.115 1827.32 1827.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.000128 2048 0.35 3696 152640 29.352 17.7439 1871.88 523.622 2442.74 2442.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.000128 2048 0.35 3696 151680 29.16 17.6333 1203.34 520.959 1771.24 1771.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.000128 2048 0.35 3696 152576 29.1701 17.6292 1790.23 522.731 2359.9 2360.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.000128 2048 0.35 3696 151552 29.2488 17.6538 1197.49 522.714 1767.24 1767.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1290 0.000128 2048 0.35 3700 153600 29.1801 17.6644 1456.87 524.077 2027.94 2028.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.000128 2048 0.35 3700 153600 29.3565 17.7193 1314.42 524.217 1885.85 1885.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1290 0.000128 2048 0.35 3700 153600 29.2442 17.7029 849.079 523.961 1420.13 1420.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.000128 2048 0.35 3700 153600 29.2346 17.693 1394.68 523.707 1965.46 1965.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.000128 2048 0.35 3700 153600 29.1615 17.723 899.358 523.665 1470.04 1470.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.000128 2048 0.35 3700 153216 29.2935 17.6924 1487.31 523.208 2057.64 2057.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.000128 2048 0.35 3700 152320 29.1892 17.6549 938.622 522.699 1508.31 1508.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.000128 2048 0.35 3700 153600 29.2066 17.7046 1531.76 523.986 2102.81 2102.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.000128 2048 0.35 3700 152576 29.1669 17.7279 982.196 522.289 1551.52 1551.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.000128 2048 0.35 3700 153216 29.2435 17.7675 1652.45 522.484 2222.09 2222.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.000128 2048 0.35 3700 153216 29.1535 17.6596 1190.07 522.756 1759.78 1759.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.000128 2048 0.35 3700 153600 29.2105 17.7758 1611.87 524.327 2183.32 2183.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.000128 2048 0.35 3700 152320 29.1761 17.6324 1124.6 522.758 1694.3 1694.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.000128 2048 0.35 3700 153600 29.1613 17.6688 1959.08 524.019 2530.08 2530.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.000128 2048 0.35 3700 153600 29.1809 17.674 1315.74 524.343 1887.08 1887.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.000128 2048 0.35 3700 153600 29.3548 17.8591 1954.7 524.432 2526.5 2526.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.000128 2048 0.35 3700 152000 29.1652 17.5961 1305.18 519.841 1871.93 1872.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.000128 2048 0.35 3700 152320 29.2131 17.6525 1885.36 522.396 2454.77 2454.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.000128 2048 0.35 3700 150528 29.1757 17.5533 1226.53 520.304 1793.71 1793.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.000128 2048 0.35 3700 152640 29.3566 17.701 1830.57 523.512 2401.29 2401.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.000128 2048 0.35 3700 151680 29.1617 17.666 1205.51 520.948 1773.43 1773.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.000128 2048 0.35 3700 152576 29.1586 17.6267 1750.96 522.74 2320.63 2320.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.000128 2048 0.35 3700 151552 29.2614 17.6436 1228.76 523.01 1798.82 1798.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1290 0.000128 2048 0.35 3712 153344 29.2082 17.662 1280.19 523.902 1851.11 1851.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1290 0.000128 2048 0.35 3712 153088 29.2542 17.7807 824.075 523.931 1395.18 1395.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.000128 2048 0.35 3712 153600 29.335 17.7111 1311.03 523.767 1881.98 1882.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1290 0.000128 2048 0.35 3712 153600 29.2142 17.7148 841.851 523.947 1412.86 1412.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.000128 2048 0.35 3712 153216 29.2365 17.7285 1420.71 523.451 1991.27 1991.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.000128 2048 0.35 3712 152832 29.2148 17.6742 908.853 524.034 1479.91 1480.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.000128 2048 0.35 3712 153216 29.2909 17.706 1397.93 523.334 1968.4 1968.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.000128 2048 0.35 3712 152320 29.1966 17.6536 887.455 522.282 1456.73 1456.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.000128 2048 0.35 3712 153216 29.2938 17.705 732.419 523.639 1303.2 1303.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.000128 2048 0.35 3712 153088 29.2457 17.731 1378.77 523.515 1949.4 1949.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.000128 2048 0.35 3712 152576 29.1556 17.6799 899.65 522.636 1469.27 1469.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.000128 2048 0.35 3712 152064 29.2772 17.6763 750.325 523.838 1321.25 1321.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.000128 2048 0.35 3712 152640 29.2896 17.6811 2016.77 522.499 2586.39 2586.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.000128 2048 0.35 3712 152064 29.2356 17.7029 1267.9 523.114 1838.09 1838.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.000128 2048 0.35 3712 150336 29.3309 17.6011 1037.5 520.213 1604.78 1604.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.000128 2048 0.35 3712 153600 29.2105 17.7044 1889.51 523.856 2460.43 2460.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.000128 2048 0.35 3712 152320 29.1752 17.6845 1264.23 522.613 1833.84 1833.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.000128 2048 0.35 3712 151680 29.1808 17.6171 1053.29 520.876 1621.11 1621.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.000128 2048 0.35 3712 152832 29.2289 17.6763 1784.44 524.305 2355.8 2355.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.000128 2048 0.35 3712 152064 29.2787 17.6758 1152.76 524.322 1724.17 1724.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.000128 2048 0.35 3712 149760 29.2051 17.5891 990.224 520.134 1557.3 1557.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.000128 2048 0.35 3712 153600 29.3351 17.7435 1767.33 524.369 2338.92 2339.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.000128 2048 0.35 3712 152000 29.1604 17.6101 1214.97 519.915 1781.8 1781.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.000128 2048 0.35 3712 151200 29.4094 17.686 1004.77 522.765 1574.77 1574.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.000128 2048 0.35 3712 152320 29.2008 17.6402 1701.04 522.343 2270.38 2270.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.000128 2048 0.35 3712 150528 29.1631 17.5941 1174.28 519.888 1741.07 1741.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.000128 2048 0.35 3712 150528 29.2126 17.5881 967.846 520.071 1534.86 1534.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.000128 2048 0.35 3712 152640 29.352 17.6929 1670.56 523.62 2241.37 2241.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.000128 2048 0.35 3712 151680 29.1769 17.6288 1191.93 520.875 1759.74 1759.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.000128 2048 0.35 3712 149760 29.304 17.5439 973.238 518.618 1538.84 1538.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.000128 2048 0.35 3712 152576 29.1615 17.6579 1683.06 522.207 2252.24 2252.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.000128 2048 0.35 3712 151552 29.236 17.6563 1132.08 523.065 1702.18 1702.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.000128 2048 0.35 3712 150528 29.2029 17.5766 1017.02 520.225 1584.17 1584.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1290 0.000128 2048 0.35 3720 153344 29.2074 17.6767 1303.77 523.279 1874.07 1874.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1290 0.000128 2048 0.35 3720 153088 29.2325 17.6698 836.622 523.93 1407.59 1407.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.000128 2048 0.35 3720 153600 29.31 17.7446 1474.75 524.226 2046.17 2046.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1290 0.000128 2048 0.35 3720 153600 29.2017 17.7727 946.56 524.259 1517.93 1518.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1290 0.000128 2048 0.35 3720 152640 29.348 17.6925 771.821 523.516 1342.51 1342.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.000128 2048 0.35 3720 153216 29.2507 17.7268 1367.32 523.768 1938.21 1938.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.000128 2048 0.35 3720 152832 29.1998 17.665 894.54 524.075 1465.62 1465.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.000128 2048 0.35 3720 152064 29.2558 17.6652 731.375 522.603 1301.04 1301.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.000128 2048 0.35 3720 153216 29.2764 17.7213 1959.99 523.335 2530.47 2530.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.000128 2048 0.35 3720 152320 29.1947 17.6573 1228.57 522.35 1797.91 1798.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.000128 2048 0.35 3720 153216 29.2988 17.7193 1004.4 523.716 1575.27 1575.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.000128 2048 0.35 3720 153088 29.2254 17.6717 1815.33 523.887 2386.26 2386.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.000128 2048 0.35 3720 152576 29.1704 17.7468 1128.06 522.795 1697.91 1698.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.000128 2048 0.35 3720 152064 29.2911 17.7582 920.539 524.335 1492.07 1492.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.000128 2048 0.35 3720 152640 29.2976 17.6845 1866.78 522.923 2436.83 2436.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.000128 2048 0.35 3720 152064 29.2482 17.8176 1211.86 523.174 1782.25 1782.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.000128 2048 0.35 3720 150336 29.3263 17.5934 1057.14 520.161 1624.37 1624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.000128 2048 0.35 3720 149760 29.2093 17.5704 937.662 519.983 1504.57 1504.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.000128 2048 0.35 3720 153600 29.2227 17.7111 1763.96 524.321 2335.36 2335.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.000128 2048 0.35 3720 152320 29.167 17.6506 1188.07 522.331 1757.37 1757.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.000128 2048 0.35 3720 151680 29.1479 17.6085 994.341 520.96 1562.2 1562.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.000128 2048 0.35 3720 151040 29.2963 17.6845 978.84 523.248 1549.21 1549.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.000128 2048 0.35 3720 152832 29.2182 17.6661 1653.73 524.376 2225.14 2225.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.000128 2048 0.35 3720 152064 29.293 17.6678 1171.97 523.711 1742.78 1742.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.000128 2048 0.35 3720 149760 29.2172 17.5539 953.76 519.989 1520.66 1520.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.000128 2048 0.35 3720 150528 29.2029 17.5699 900.933 520.725 1468.57 1468.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.000128 2048 0.35 3720 153600 29.3349 17.7445 1722.72 524.429 2294.37 2294.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.000128 2048 0.35 3720 152000 29.1772 17.6736 1163.41 520.24 1730.65 1730.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.000128 2048 0.35 3720 151200 29.422 17.6895 1001.98 522.398 1571.63 1571.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.000128 2048 0.35 3720 150400 28.9459 17.4568 917.081 516.231 1479.86 1479.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1290 0.000128 2048 0.35 3696 153088 29.1881 17.7398 1409.16 524.167 1980.39 1980.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1290 0.000128 2048 0.35 3696 153088 29.2353 17.6654 904.467 523.574 1475.08 1475.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1290 0.000128 2048 0.35 3696 152832 29.2024 17.6744 749.062 523.656 1319.73 1319.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.000128 2048 0.35 3696 152960 29.4032 17.7437 1357.33 524.169 1928.8 1928.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.000128 2048 0.35 3696 152960 29.2605 17.7337 892.659 523.955 1463.74 1463.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1290 0.000128 2048 0.35 3696 152640 29.3571 17.7072 726.797 523.207 1297.21 1297.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.000128 2048 0.35 3696 152832 29.278 17.6845 1898.31 523.458 2468.87 2468.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.000128 2048 0.35 3696 152832 29.2158 17.6685 1195.37 523.505 1765.9 1766.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.000128 2048 0.35 3696 152064 29.2431 17.7439 959.498 523.124 1529.75 1529.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1290 0.000128 2048 0.35 3696 152064 29.2963 17.7219 812.668 524.21 1384.03 1384.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.000128 2048 0.35 3696 152768 29.3311 17.6928 1754.41 523.45 2325.02 2325.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.000128 2048 0.35 3696 152320 29.1916 17.6774 1105.86 521.897 1674.76 1674.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.000128 2048 0.35 3696 151872 29.3951 17.7213 907.364 523.248 1477.87 1477.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.000128 2048 0.35 3696 150528 29.1562 17.5903 810.012 519.806 1376.7 1376.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.000128 2048 0.35 3696 153088 29.2346 17.7912 1676.1 523.564 2246.84 2246.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.000128 2048 0.35 3696 152576 29.1665 17.6786 1071.07 522.249 1640.3 1640.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.000128 2048 0.35 3696 152064 29.2905 17.71 883.116 523.788 1454.05 1454.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.000128 2048 0.35 3696 151552 29.2488 17.6394 778.849 522.712 1348.59 1348.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.000128 2048 0.35 3696 152640 29.2973 17.7056 1664.19 522.502 2233.85 2233.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.000128 2048 0.35 3696 152064 29.2474 17.6641 1154.93 522.669 1724.65 1724.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.000128 2048 0.35 3696 150336 29.3197 17.6128 969.333 519.682 1536.09 1536.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.000128 2048 0.35 3696 149760 29.21 17.5641 967.811 519.971 1534.69 1534.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.000128 2048 0.35 3696 152960 29.2484 17.8053 1651.16 524.373 2222.73 2222.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.000128 2048 0.35 3696 152320 29.1716 17.6317 1179.39 522.315 1748.64 1748.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.000128 2048 0.35 3696 151680 29.1627 17.6202 969.729 521.312 1537.97 1538.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.000128 2048 0.35 3696 151040 29.2923 17.6415 903.034 523.249 1473.36 1473.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1290 0.000128 2048 0.35 3700 153088 29.2048 17.6587 1469.65 528.545 2045.2 2045.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1290 0.000128 2048 0.35 3700 153088 29.2199 17.705 933.871 523.567 1504.5 1504.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1290 0.000128 2048 0.35 3700 152832 29.2127 17.7152 766.466 524.069 1337.61 1337.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.000128 2048 0.35 3700 153280 29.3567 17.7172 1366.05 523.634 1936.89 1937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.000128 2048 0.35 3700 152960 29.2594 17.6988 878.403 523.947 1449.45 1449.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1290 0.000128 2048 0.35 3700 152640 29.3626 17.6968 731.118 523.138 1301.45 1301.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1290 0.000128 2048 0.35 3700 152320 29.1785 17.635 627.728 522.752 1197.43 1197.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.000128 2048 0.35 3700 153216 29.2289 17.7273 1868.79 523.437 2439.33 2439.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.000128 2048 0.35 3700 152832 29.2264 17.7007 1163.3 524.02 1734.39 1734.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.000128 2048 0.35 3700 152064 29.251 17.666 943.45 522.602 1513.11 1513.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 0.000128 2048 0.35 3700 152064 29.2676 17.6742 804.004 524.218 1375.3 1375.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.000128 2048 0.35 3700 152768 29.332 17.6907 1708.79 528.097 2284.06 2284.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.000128 2048 0.35 3700 152320 29.1968 17.6476 1084.14 522.34 1653.48 1653.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.000128 2048 0.35 3700 151872 29.3928 17.7231 887.496 523.696 1458.45 1458.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.000128 2048 0.35 3700 150528 29.1515 17.7215 793.065 519.803 1359.88 1360.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.000128 2048 0.35 3700 153088 29.2158 17.662 1673.83 523.566 2244.42 2244.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.000128 2048 0.35 3700 152576 29.1692 17.7218 1084.24 522.804 1654.07 1654.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.000128 2048 0.35 3700 152064 29.2751 17.6644 902.11 523.766 1472.95 1473.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.000128 2048 0.35 3700 151552 29.2541 17.6393 789.899 522.506 1359.44 1359.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.000128 2048 0.35 3700 152640 29.3051 17.6828 1736.4 522.985 2306.52 2306.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.000128 2048 0.35 3700 152064 29.2578 17.676 1232.06 523.169 1802.31 1802.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.000128 2048 0.35 3700 150336 29.3025 17.5884 1005.07 519.654 1571.75 1571.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.000128 2048 0.35 3700 149760 29.2383 17.6093 950.168 519.853 1517.02 1517.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.000128 2048 0.35 3700 149760 29.2913 17.5447 871.257 518.673 1436.91 1437.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.000128 2048 0.35 3700 152960 29.2676 17.7067 1684.56 523.893 2255.57 2255.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.000128 2048 0.35 3700 152320 29.1588 17.6745 1159.1 522.45 1728.54 1728.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.000128 2048 0.35 3700 151680 29.1607 17.7729 978.372 521.308 1546.76 1546.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.000128 2048 0.35 3700 151040 29.297 17.651 901.76 523.197 1472.05 1472.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.000128 2048 0.35 3700 147200 29.1765 17.4546 843.516 516.592 1406.88 1406.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1290 0.000128 2048 0.35 3720 153344 29.1842 17.7193 1354.52 523.421 1924.98 1925.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1290 0.000128 2048 0.35 3720 153088 29.2236 17.6839 890.133 523.499 1460.68 1460.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1290 0.000128 2048 0.35 3720 152832 29.2153 17.7642 718.397 524.02 1289.54 1289.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1290 0.000128 2048 0.35 3720 152576 29.1553 17.7299 622.708 522.666 1192.4 1192.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.000128 2048 0.35 3720 153600 29.291 17.7152 1882.14 523.647 2452.93 2453.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.000128 2048 0.35 3720 153600 29.2119 17.6927 1173.19 523.963 1744.2 1744.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1290 0.000128 2048 0.35 3720 152640 29.3414 17.6979 949.687 523.216 1520.08 1520.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1290 0.000128 2048 0.35 3720 152320 29.1805 17.6353 803.521 522.373 1372.85 1372.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.000128 2048 0.35 3720 153216 29.2307 17.6824 1720.28 524.095 2291.42 2291.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.000128 2048 0.35 3720 152832 29.2098 17.7564 1079.3 523.508 1649.92 1650.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.000128 2048 0.35 3720 152064 29.2489 17.662 883.162 523.123 1453.34 1453.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.000128 2048 0.35 3720 152064 29.2887 17.7828 798.166 523.715 1369.1 1369.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1290 0.000128 2048 0.35 3720 151680 29.1782 17.6099 688.901 521.243 1257.07 1257.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.000128 2048 0.35 3720 153216 29.2712 17.7008 1643.17 523.031 2213.31 2213.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.000128 2048 0.35 3720 152320 29.1908 17.6609 1041 522.395 1610.39 1610.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.000128 2048 0.35 3720 153216 29.2934 17.7112 877.14 523.128 1447.41 1447.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.000128 2048 0.35 3720 150528 29.1704 17.5496 758.685 520.297 1325.84 1325.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.000128 2048 0.35 3720 152320 29.4047 17.7992 677.057 523.65 1248.04 1248.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.000128 2048 0.35 3720 153088 29.2475 17.6772 1524.23 523.363 2094.67 2094.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.000128 2048 0.35 3720 152576 29.1593 17.6333 1025.3 522.288 1594.52 1594.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.000128 2048 0.35 3720 152064 29.2942 17.8264 848.676 523.844 1419.78 1419.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.000128 2048 0.35 3720 151552 29.2572 17.7824 766.731 523.138 1337.06 1337.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.000128 2048 0.35 3720 151040 29.3165 17.7316 699.913 522.673 1269.77 1269.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1290 0.000128 2048 0.35 3712 153088 29.2116 17.6865 1334.7 523.791 1905.53 1905.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1290 0.000128 2048 0.35 3712 153088 29.2142 17.742 860.323 528.621 1436.04 1436.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1290 0.000128 2048 0.35 3712 152832 29.2129 17.6647 708.451 523.595 1279.06 1279.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1290 0.000128 2048 0.35 3712 152576 29.1363 17.6376 612.292 522.731 1181.94 1182.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.000128 2048 0.35 3712 153280 29.3328 17.7227 1811.91 523.71 2382.81 2382.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.000128 2048 0.35 3712 152960 29.2649 17.6968 1105.06 524.366 1676.53 1676.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1290 0.000128 2048 0.35 3712 152640 29.3378 17.7015 911.028 523.572 1481.78 1481.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1290 0.000128 2048 0.35 3712 152320 29.1782 17.7336 780.357 522.377 1349.78 1349.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1290 0.000128 2048 0.35 3712 150400 29.3119 17.7111 703.562 520.405 1271.13 1271.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.000128 2048 0.35 3712 153216 29.2271 17.7249 1667.72 523.486 2238.3 2238.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.000128 2048 0.35 3712 152832 29.2168 17.6711 1040.41 523.948 1611.38 1611.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.000128 2048 0.35 3712 152064 29.258 17.945 851.661 522.667 1421.67 1421.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.000128 2048 0.35 3712 152064 29.2915 17.8319 757.785 523.839 1328.89 1329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.000128 2048 0.35 3712 151680 29.1781 17.6141 664.298 520.742 1231.98 1232.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.000128 2048 0.35 3712 152768 29.3396 17.7112 1565.2 523.399 2135.79 2135.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.000128 2048 0.35 3712 152320 29.1988 17.6696 988.944 522.28 1558.23 1558.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.000128 2048 0.35 3712 151872 29.3925 17.706 834.938 523.26 1405.44 1405.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.000128 2048 0.35 3712 150528 29.166 17.5555 727.867 519.792 1294.52 1294.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.000128 2048 0.35 3712 152320 29.3735 17.7636 652.243 523.529 1223.05 1223.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.000128 2048 0.35 3712 153088 29.242 17.6701 1518.43 523.5 2088.99 2089.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.000128 2048 0.35 3712 152576 29.1625 17.6257 1000.93 522.36 1570.23 1570.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.000128 2048 0.35 3712 152064 29.2892 17.6746 824.999 523.922 1396.02 1396.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.000128 2048 0.35 3712 151552 29.2472 17.699 746.293 522.643 1316.02 1316.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.000128 2048 0.35 3712 151040 29.2912 17.641 684.673 523.252 1255 1255.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.000128 2048 0.35 3712 150528 29.2034 17.5964 638.098 520.726 1205.77 1205.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1290 0.000128 2048 0.35 3712 152192 29.2963 17.7098 1330.08 524.087 1901.31 1901.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1290 0.000128 2048 0.35 3712 152064 29.2534 17.6713 1493.89 523.418 2064.37 2064.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1290 0.000128 2048 0.35 3712 152064 29.2602 17.8893 968.868 523.499 1539.65 1539.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1290 0.000128 2048 0.35 3712 152064 29.2555 17.6674 788.922 523.965 1359.95 1360.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1290 0.000128 2048 0.35 3712 151552 29.2386 17.6312 702.826 522.374 1272.21 1272.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1290 0.000128 2048 0.35 3712 151040 29.2312 17.6699 643.722 522.82 1213.58 1213.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1290 0.000128 2048 0.35 3712 152064 29.2854 17.7057 598.366 524.275 1169.77 1169.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1290 0.000128 2048 0.35 3712 150528 29.1726 17.6555 558.134 520.297 1125.4 1125.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1290 0.000128 2048 0.35 3712 151552 29.2751 17.6498 533.538 523.016 1103.62 1103.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1290 0.000128 2048 0.35 3720 150528 29.1679 17.5775 512.605 519.929 1079.42 1079.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1290 0.000128 2048 0.35 3712 150528 29.162 17.5796 501.128 519.96 1067.97 1068.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1290 0.000128 2048 0.35 3700 152320 29.361 17.7148 518.793 523.952 1089.96 1090.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1290 0.000128 2048 0.35 3696 152320 29.3782 17.7085 517.619 524.058 1088.91 1089.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1290 0.000128 2048 0.35 3712 152576 29.1561 17.6374 590.987 522.303 1160.23 1160.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1290 0.000128 2048 0.35 3712 149760 28.9555 17.5625 886.96 516.445 1450.07 1450.19
