{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725052243828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725052243829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 18:10:43 2024 " "Processing started: Fri Aug 30 18:10:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725052243829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052243829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB_robot -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB_robot -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052243829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725052244176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725052244176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/onedrive/documentos/verilog/labia-2024/modelsim/map.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mathe/onedrive/documentos/verilog/labia-2024/modelsim/map.v" { { "Info" "ISGN_ENTITY_NAME" "1 Map " "Found entity 1: Map" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grafico.v 1 1 " "Found 1 design units, including 1 entities, in source file grafico.v" { { "Info" "ISGN_ENTITY_NAME" "1 Grafico " "Found entity 1: Grafico" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robo.v 1 1 " "Found 1 design units, including 1 entities, in source file robo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Robo " "Found entity 1: Robo" {  } { { "robo.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/robo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file interface_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 interface_top " "Found entity 1: interface_top" {  } { { "interface_top.bdf" "" { Schematic "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/interface_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamepad.v 1 1 " "Found 1 design units, including 1 entities, in source file gamepad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gamepad " "Found entity 1: Gamepad" {  } { { "gamepad.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/gamepad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725052253103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Map Map:b2v_inst " "Elaborating entity \"Map\" for hierarchy \"Map:b2v_inst\"" {  } { { "top.v" "b2v_inst" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FileiraMapa map.v(14) " "Verilog HDL or VHDL warning at map.v(14): object \"FileiraMapa\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_LinhaLixo1 map.v(42) " "Verilog HDL or VHDL warning at map.v(42): object \"temp_LinhaLixo1\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_LinhaLixo2 map.v(43) " "Verilog HDL or VHDL warning at map.v(43): object \"temp_LinhaLixo2\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_LinhaLixo3 map.v(44) " "Verilog HDL or VHDL warning at map.v(44): object \"temp_LinhaLixo3\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_ColunaLixo1 map.v(46) " "Verilog HDL or VHDL warning at map.v(46): object \"temp_ColunaLixo1\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_ColunaLixo2 map.v(47) " "Verilog HDL or VHDL warning at map.v(47): object \"temp_ColunaLixo2\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_ColunaLixo3 map.v(48) " "Verilog HDL or VHDL warning at map.v(48): object \"temp_ColunaLixo3\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lixo3 map.v(50) " "Verilog HDL or VHDL warning at map.v(50): object \"flag_lixo3\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lixo2 map.v(50) " "Verilog HDL or VHDL warning at map.v(50): object \"flag_lixo2\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lixo1 map.v(50) " "Verilog HDL or VHDL warning at map.v(50): object \"flag_lixo1\" assigned a value but never read" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "map.v(158) " "Verilog HDL Case Statement information at map.v(158): all case item expressions in this case statement are onehot" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 158 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ColunaLixo1 map.v(93) " "Verilog HDL Always Construct warning at map.v(93): inferring latch(es) for variable \"ColunaLixo1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ColunaLixo2 map.v(93) " "Verilog HDL Always Construct warning at map.v(93): inferring latch(es) for variable \"ColunaLixo2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ColunaLixo3 map.v(93) " "Verilog HDL Always Construct warning at map.v(93): inferring latch(es) for variable \"ColunaLixo3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725052253116 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 map.v(250) " "Verilog HDL assignment warning at map.v(250): truncated value with size 32 to match size of target (4)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 map.v(257) " "Verilog HDL assignment warning at map.v(257): truncated value with size 32 to match size of target (4)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 map.v(264) " "Verilog HDL assignment warning at map.v(264): truncated value with size 32 to match size of target (5)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 map.v(271) " "Verilog HDL assignment warning at map.v(271): truncated value with size 32 to match size of target (5)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 map.v(283) " "Verilog HDL assignment warning at map.v(283): truncated value with size 32 to match size of target (6)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "60 32 map.v(88) " "Verilog HDL assignment warning at map.v(88): truncated value with size 60 to match size of target (32)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253117 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[9\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[9\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253118 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253119 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[8\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[8\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253120 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[7\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[7\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253121 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253122 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[6\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[6\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253123 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253124 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[5\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[5\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253125 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253126 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[4\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[4\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253127 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253128 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[3\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[3\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253129 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253130 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[2\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[2\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253131 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[1\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[1\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[0\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[1\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[2\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[3\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[4\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253132 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[5\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[5\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[6\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[6\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[7\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[7\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[8\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[8\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[9\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[9\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[10\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[10\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[11\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[11\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[12\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[12\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[13\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[13\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[14\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[14\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[15\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[15\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[16\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[16\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[17\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[17\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[18\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[18\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[19\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[19\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[20\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[20\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[21\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[21\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[22\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[22\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[23\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[23\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[24\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[24\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[25\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[25\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[26\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[26\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[27\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[27\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[28\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[28\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[29\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[29\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[30\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[30\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[31\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[31\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[32\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[32\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[33\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[33\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[34\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[34\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[35\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[35\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[36\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[36\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[37\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[37\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[38\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[38\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[39\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[39\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[40\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[40\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[41\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[41\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[42\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[42\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[43\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[43\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[44\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[44\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253133 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[45\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[45\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[46\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[46\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[47\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[47\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[48\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[48\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[49\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[49\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[50\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[50\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[51\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[51\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[52\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[52\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[53\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[53\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[54\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[54\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[55\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[55\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[56\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[56\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[57\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[57\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[58\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[58\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraMapa\[0\]\[59\] map.v(93) " "Inferred latch for \"FileiraMapa\[0\]\[59\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo3\[0\] map.v(93) " "Inferred latch for \"ColunaLixo3\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo3\[1\] map.v(93) " "Inferred latch for \"ColunaLixo3\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo3\[2\] map.v(93) " "Inferred latch for \"ColunaLixo3\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo3\[3\] map.v(93) " "Inferred latch for \"ColunaLixo3\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo3\[4\] map.v(93) " "Inferred latch for \"ColunaLixo3\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo2\[0\] map.v(93) " "Inferred latch for \"ColunaLixo2\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo2\[1\] map.v(93) " "Inferred latch for \"ColunaLixo2\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo2\[2\] map.v(93) " "Inferred latch for \"ColunaLixo2\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo2\[3\] map.v(93) " "Inferred latch for \"ColunaLixo2\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo2\[4\] map.v(93) " "Inferred latch for \"ColunaLixo2\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo1\[0\] map.v(93) " "Inferred latch for \"ColunaLixo1\[0\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo1\[1\] map.v(93) " "Inferred latch for \"ColunaLixo1\[1\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo1\[2\] map.v(93) " "Inferred latch for \"ColunaLixo1\[2\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo1\[3\] map.v(93) " "Inferred latch for \"ColunaLixo1\[3\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaLixo1\[4\] map.v(93) " "Inferred latch for \"ColunaLixo1\[4\]\" at map.v(93)" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253134 "|top|Map:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Robo Robo:b2v_inst2 " "Elaborating entity \"Robo\" for hierarchy \"Robo:b2v_inst2\"" {  } { { "top.v" "b2v_inst2" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253136 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "robo.v(87) " "Verilog HDL Case Statement information at robo.v(87): all case item expressions in this case statement are onehot" {  } { { "robo.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/robo.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725052253137 "|top|Robo:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:b2v_inst3 " "Elaborating entity \"PLL\" for hierarchy \"PLL:b2v_inst3\"" {  } { { "top.v" "b2v_inst3" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:b2v_inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:b2v_inst3\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:b2v_inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:b2v_inst3\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:b2v_inst3\|altpll:altpll_component " "Instantiated megafunction \"PLL:b2v_inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052253191 ""}  } { { "PLL.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725052253191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725052253250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:b2v_inst3\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:b2v_inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gamepad Gamepad:b2v_inst4 " "Elaborating entity \"Gamepad\" for hierarchy \"Gamepad:b2v_inst4\"" {  } { { "top.v" "b2v_inst4" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 gamepad.v(67) " "Verilog HDL assignment warning at gamepad.v(67): truncated value with size 32 to match size of target (13)" {  } { { "gamepad.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/gamepad.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253257 "|top|Gamepad:b2v_inst4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gamepad.v(147) " "Verilog HDL Case Statement information at gamepad.v(147): all case item expressions in this case statement are onehot" {  } { { "gamepad.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/gamepad.v" 147 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725052253257 "|top|Gamepad:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:b2v_inst6 " "Elaborating entity \"VGA\" for hierarchy \"VGA:b2v_inst6\"" {  } { { "top.v" "b2v_inst6" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(22) " "Verilog HDL assignment warning at vga.v(22): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253259 "|top|VGA:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(26) " "Verilog HDL assignment warning at vga.v(26): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253260 "|top|VGA:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(35) " "Verilog HDL assignment warning at vga.v(35): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253260 "|top|VGA:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(36) " "Verilog HDL assignment warning at vga.v(36): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253260 "|top|VGA:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(37) " "Verilog HDL assignment warning at vga.v(37): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/vga.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253260 "|top|VGA:b2v_inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grafico Grafico:b2v_inst7 " "Elaborating entity \"Grafico\" for hierarchy \"Grafico:b2v_inst7\"" {  } { { "top.v" "b2v_inst7" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052253261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 grafico.v(359) " "Verilog HDL assignment warning at grafico.v(359): truncated value with size 32 to match size of target (5)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253289 "|top|Grafico:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 grafico.v(545) " "Verilog HDL assignment warning at grafico.v(545): truncated value with size 32 to match size of target (5)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725052253326 "|top|Grafico:b2v_inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "grafico.v(717) " "Verilog HDL or VHDL warning at the grafico.v(717): index expression is not wide enough to address all of the elements in the array" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 717 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1725052253333 "|top|Grafico:b2v_inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "grafico.v(771) " "Verilog HDL or VHDL warning at the grafico.v(771): index expression is not wide enough to address all of the elements in the array" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 771 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1725052253344 "|top|Grafico:b2v_inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "grafico.v(789) " "Verilog HDL or VHDL warning at the grafico.v(789): index expression is not wide enough to address all of the elements in the array" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 789 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1725052253345 "|top|Grafico:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ColunaMapa grafico.v(552) " "Verilog HDL Always Construct warning at grafico.v(552): inferring latch(es) for variable \"ColunaMapa\", which holds its previous value in one or more paths through the always construct" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725052253348 "|top|Grafico:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FileiraPixelsTemp grafico.v(552) " "Verilog HDL Always Construct warning at grafico.v(552): inferring latch(es) for variable \"FileiraPixelsTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725052253349 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[31\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[31\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[31\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[31\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[31\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[31\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[30\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[30\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[30\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[30\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[30\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[30\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[29\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[29\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[29\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[29\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[29\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[29\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253403 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[28\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[28\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[28\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[28\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[28\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[28\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[27\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[27\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[27\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[27\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[27\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[27\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[26\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[26\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[26\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[26\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[26\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[26\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[25\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[25\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[25\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[25\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[25\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[25\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[24\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[24\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[24\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[24\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253404 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[24\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[24\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[23\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[23\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[23\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[23\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[23\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[23\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[22\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[22\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[22\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[22\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[22\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[22\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[21\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[21\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[21\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[21\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[21\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[21\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[20\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[20\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253405 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[20\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[20\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[20\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[20\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[19\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[19\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[19\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[19\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[19\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[19\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[18\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[18\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[18\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[18\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[18\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[18\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[17\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[17\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[17\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[17\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[17\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[17\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[16\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[16\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253406 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[16\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[16\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[16\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[16\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[15\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[15\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[15\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[15\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[15\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[15\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[14\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[14\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[14\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[14\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[14\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[14\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[13\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[13\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[13\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[13\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[13\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[13\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[12\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[12\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[12\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[12\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[12\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[12\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[11\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[11\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[11\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[11\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253407 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[11\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[11\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[10\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[10\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[10\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[10\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[10\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[10\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[9\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[9\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[9\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[9\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[9\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[9\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[8\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[8\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[8\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[8\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[8\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[8\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[7\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[7\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[7\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[7\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[7\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[7\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[6\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[6\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253408 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[6\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[6\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[6\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[6\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[5\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[5\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[5\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[5\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[5\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[5\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[4\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[4\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[4\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[4\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[4\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[4\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[3\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[3\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[3\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[3\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[3\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[3\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[2\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[2\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[2\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[2\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[2\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[2\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[1\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[1\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[1\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[1\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[1\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[1\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[0\]\[0\] grafico.v(552) " "Inferred latch for \"VetorPixels\[0\]\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253409 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[0\]\[1\] grafico.v(552) " "Inferred latch for \"VetorPixels\[0\]\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253410 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VetorPixels\[0\]\[2\] grafico.v(552) " "Inferred latch for \"VetorPixels\[0\]\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253410 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[0\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253410 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[1\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253410 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[2\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253410 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[3\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[3\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253410 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[4\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[4\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253410 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[5\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[5\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253410 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[6\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[6\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253411 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[7\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[7\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253411 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[8\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[8\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253411 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[9\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[9\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253411 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[10\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[10\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253411 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[11\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[11\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253411 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[12\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[12\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253412 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[13\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[13\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253412 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[14\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[14\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253412 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[15\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[15\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253412 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[16\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[16\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253412 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[17\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[17\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253412 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[18\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[18\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253412 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[19\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[19\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253413 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[20\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[20\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253413 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[21\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[21\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253413 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[22\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[22\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253413 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[23\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[23\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253413 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[24\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[24\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253413 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[25\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[25\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253414 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[26\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[26\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253414 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[27\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[27\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253414 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[28\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[28\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253414 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[29\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[29\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253414 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[30\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[30\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253414 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[31\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[31\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253414 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[32\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[32\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253415 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[33\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[33\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253415 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[34\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[34\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253415 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[35\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[35\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253415 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[36\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[36\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253415 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[37\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[37\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253415 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[38\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[38\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253415 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[39\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[39\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253416 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[40\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[40\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253416 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[41\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[41\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253416 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[42\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[42\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253416 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[43\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[43\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253416 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[44\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[44\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253416 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[45\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[45\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253417 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[46\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[46\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253417 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FileiraPixelsTemp\[47\] grafico.v(552) " "Inferred latch for \"FileiraPixelsTemp\[47\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253417 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaMapa\[0\] grafico.v(552) " "Inferred latch for \"ColunaMapa\[0\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253417 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaMapa\[1\] grafico.v(552) " "Inferred latch for \"ColunaMapa\[1\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253417 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaMapa\[2\] grafico.v(552) " "Inferred latch for \"ColunaMapa\[2\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253417 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaMapa\[3\] grafico.v(552) " "Inferred latch for \"ColunaMapa\[3\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253417 "|top|Grafico:b2v_inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ColunaMapa\[4\] grafico.v(552) " "Inferred latch for \"ColunaMapa\[4\]\" at grafico.v(552)" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052253417 "|top|Grafico:b2v_inst7"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Map:b2v_inst\|selected_clock " "Found clock multiplexer Map:b2v_inst\|selected_clock" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725052254292 "|top|Map:b2v_inst|selected_clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1725052254292 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Grafico:b2v_inst7\|FileiraPixelsTemp\[4\] Grafico:b2v_inst7\|FileiraPixelsTemp\[43\] " "Duplicate LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[4\]\" merged with LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[43\]\"" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052261963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Grafico:b2v_inst7\|FileiraPixelsTemp\[5\] Grafico:b2v_inst7\|FileiraPixelsTemp\[44\] " "Duplicate LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[5\]\" merged with LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[44\]\"" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052261963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Grafico:b2v_inst7\|FileiraPixelsTemp\[0\] Grafico:b2v_inst7\|FileiraPixelsTemp\[45\] " "Duplicate LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[0\]\" merged with LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[45\]\"" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052261963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Grafico:b2v_inst7\|FileiraPixelsTemp\[1\] Grafico:b2v_inst7\|FileiraPixelsTemp\[46\] " "Duplicate LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[1\]\" merged with LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[46\]\"" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052261963 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Grafico:b2v_inst7\|FileiraPixelsTemp\[2\] Grafico:b2v_inst7\|FileiraPixelsTemp\[47\] " "Duplicate LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[2\]\" merged with LATCH primitive \"Grafico:b2v_inst7\|FileiraPixelsTemp\[47\]\"" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725052261963 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1725052261963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[15\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261967 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[16\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261967 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[17\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261967 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[18\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261967 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[19\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261967 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[20\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[21\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[22\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[23\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[12\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[13\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[14\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[30\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[31\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[32\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[27\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261968 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[28\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[29\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[33\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[34\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[35\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[24\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[25\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[26\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[39\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[40\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261969 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[41\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[42\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[43\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[44\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[45\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[46\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[47\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[36\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[37\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[38\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[6\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261970 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[7\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261971 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[8\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261971 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[3\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261971 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[9\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261971 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[10\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_CURSOR" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261971 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Grafico:b2v_inst7\|FileiraPixelsTemp\[11\] " "Latch Grafico:b2v_inst7\|FileiraPixelsTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grafico:b2v_inst7\|EstadoAtual.LER_ROBO " "Ports D and ENA on the latch are fed by the same signal Grafico:b2v_inst7\|EstadoAtual.LER_ROBO" {  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725052261971 ""}  } { { "grafico.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Quartus/grafico.v" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725052261971 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 132 -1 0 } } { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 192 -1 0 } } { "../Modelsim/map.v" "" { Text "C:/Users/mathe/OneDrive/Documentos/Verilog/LABIA-2024/Modelsim/map.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725052261983 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725052261983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725052265558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725052277831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725052278274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725052278274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4062 " "Implemented 4062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725052278618 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725052278618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4014 " "Implemented 4014 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725052278618 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725052278618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725052278618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725052278688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 18:11:18 2024 " "Processing ended: Fri Aug 30 18:11:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725052278688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725052278688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725052278688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725052278688 ""}
