verilog work "/home/enyi/SUTD/compstruc/Mojo/projects/fsm/work/planAhead/cst/cst.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "/home/enyi/SUTD/compstruc/Mojo/projects/fsm/work/planAhead/cst/cst.srcs/sources_1/imports/verilog/counter_3.v"
verilog work "/home/enyi/SUTD/compstruc/Mojo/projects/fsm/work/planAhead/cst/cst.srcs/sources_1/imports/verilog/counter_2.v"
verilog work "/home/enyi/SUTD/compstruc/Mojo/projects/fsm/work/planAhead/cst/cst.srcs/sources_1/imports/verilog/mojo_top_0.v"
