$date
	Thu Mar  6 09:49:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module segment_display $end
$scope module cdu_uut $end
$var wire 1 ! clk $end
$var wire 7 " decimal_value [6:0] $end
$var reg 4 # c [3:0] $end
$var reg 4 $ d [3:0] $end
$var reg 4 % u [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
1!
$end
#5
0!
#10
b0 #
b0 $
b0 %
1!
b0 "
#15
0!
#20
b10 $
b11 %
1!
b10111 "
#25
0!
#30
b1000 $
b1001 %
1!
b1011001 "
#35
0!
#40
b1 #
b1 $
b10 %
1!
b1110000 "
#45
0!
#50
b0 #
b101 $
b110 %
1!
b111000 "
#55
0!
#60
b11 $
b100 %
1!
b100010 "
