15:24:18 DEBUG : Logs will be stored at 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/IDE.log'.
15:24:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\temp_xsdb_launch_script.tcl
15:24:21 INFO  : Registering command handlers for Vitis TCF services
15:24:21 INFO  : Platform repository initialization has completed.
15:24:23 INFO  : XSCT server has started successfully.
15:24:25 INFO  : plnx-install-location is set to ''
15:24:25 INFO  : Successfully done setting XSCT server connection channel  
15:24:25 INFO  : Successfully done query RDI_DATADIR 
15:24:25 INFO  : Successfully done setting workspace for the tool. 
15:25:17 INFO  : Result from executing command 'getProjects': Signal_Souce_Control_BD_wrapper
15:25:17 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:25:17 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:25:17 INFO  : Platform 'Signal_Souce_Control_BD_wrapper' is added to custom repositories.
15:25:19 INFO  : Platform 'Signal_Souce_Control_BD_wrapper' is added to custom repositories.
16:10:02 INFO  : Result from executing command 'getProjects': Signal_Souce_Control_BD_wrapper
16:10:02 INFO  : Result from executing command 'getPlatforms': Signal_Souce_Control_BD_wrapper|D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/Signal_Souce_Control_BD_wrapper.xpfm;xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:10:02 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:10:21 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:32:19 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:32:44 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:33:28 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:34:07 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:41:18 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:43:03 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:43:46 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:45:29 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:45:47 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:46:17 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:46:59 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:48:23 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:48:39 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:49:01 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:50:33 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:51:07 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:59:31 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
16:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:39 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308AE6122' is selected.
16:59:39 INFO  : 'jtag frequency' command is executed.
16:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}' command is executed.
16:59:48 INFO  : Device configured successfully with "D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit"
16:59:48 INFO  : Context for processor 'microblaze_0' is selected.
16:59:48 INFO  : Hardware design and registers information is loaded from 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa'.
16:59:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:59:48 INFO  : Context for processor 'microblaze_0' is selected.
16:59:48 INFO  : System reset is completed.
16:59:51 INFO  : 'after 3000' command is executed.
16:59:51 INFO  : Context for processor 'microblaze_0' is selected.
16:59:51 INFO  : The application 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf' is downloaded to processor 'microblaze_0'.
16:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}
fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf
----------------End of Script----------------

16:59:51 INFO  : Context for processor 'microblaze_0' is selected.
16:59:51 INFO  : 'con' command is executed.
16:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:59:51 INFO  : Launch script is exported to file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App_system\_ide\scripts\debugger_signal_source_control_app-default.tcl'
17:00:07 INFO  : Disconnected from the channel tcfchan#2.
17:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:00:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308AE6122' is selected.
17:00:22 INFO  : 'jtag frequency' command is executed.
17:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}' command is executed.
17:00:31 INFO  : Device configured successfully with "D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit"
17:00:31 INFO  : Context for processor 'microblaze_0' is selected.
17:00:31 INFO  : Hardware design and registers information is loaded from 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa'.
17:00:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:00:31 INFO  : Context for processor 'microblaze_0' is selected.
17:00:31 INFO  : System reset is completed.
17:00:34 INFO  : 'after 3000' command is executed.
17:00:34 INFO  : Context for processor 'microblaze_0' is selected.
17:00:34 INFO  : The application 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf' is downloaded to processor 'microblaze_0'.
17:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}
fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf
----------------End of Script----------------

17:00:34 INFO  : Context for processor 'microblaze_0' is selected.
17:00:34 INFO  : 'con' command is executed.
17:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:00:34 INFO  : Launch script is exported to file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App_system\_ide\scripts\debugger_signal_source_control_app-default.tcl'
17:02:00 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
17:02:04 INFO  : Disconnected from the channel tcfchan#3.
17:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:02:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:19 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308AE6122' is selected.
17:02:19 INFO  : 'jtag frequency' command is executed.
17:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}' command is executed.
17:02:28 INFO  : Device configured successfully with "D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit"
17:02:28 INFO  : Context for processor 'microblaze_0' is selected.
17:02:28 INFO  : Hardware design and registers information is loaded from 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa'.
17:02:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:02:28 INFO  : Context for processor 'microblaze_0' is selected.
17:02:28 INFO  : System reset is completed.
17:02:31 INFO  : 'after 3000' command is executed.
17:02:31 INFO  : Context for processor 'microblaze_0' is selected.
17:02:31 INFO  : The application 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf' is downloaded to processor 'microblaze_0'.
17:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}
fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf
----------------End of Script----------------

17:02:32 INFO  : Context for processor 'microblaze_0' is selected.
17:02:32 INFO  : 'con' command is executed.
17:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:02:32 INFO  : Launch script is exported to file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App_system\_ide\scripts\debugger_signal_source_control_app-default.tcl'
17:03:58 INFO  : Disconnected from the channel tcfchan#4.
17:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:59 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308AE6122' is selected.
17:03:59 INFO  : 'jtag frequency' command is executed.
17:04:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}' command is executed.
17:04:02 ERROR : 'fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit' is cancelled.
17:04:02 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit' is cancelled.
17:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:04:02 ERROR : 'fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit' is cancelled.
17:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:29 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308AE6122' is selected.
17:37:29 INFO  : 'jtag frequency' command is executed.
17:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}' command is executed.
17:37:38 INFO  : Device configured successfully with "D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit"
17:37:38 INFO  : Context for processor 'microblaze_0' is selected.
17:37:38 INFO  : Hardware design and registers information is loaded from 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa'.
17:37:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:37:38 INFO  : Context for processor 'microblaze_0' is selected.
17:37:38 INFO  : System reset is completed.
17:37:41 INFO  : 'after 3000' command is executed.
17:37:41 INFO  : Context for processor 'microblaze_0' is selected.
17:37:41 INFO  : The application 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf' is downloaded to processor 'microblaze_0'.
17:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}
fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf
----------------End of Script----------------

17:37:41 INFO  : Context for processor 'microblaze_0' is selected.
17:37:41 INFO  : 'con' command is executed.
17:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:37:41 INFO  : Launch script is exported to file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App_system\_ide\scripts\systemdebugger_signal_source_control_app_system_standalone.tcl'
17:37:50 INFO  : Hardware specification for platform project 'Signal_Souce_Control_BD_wrapper' is updated.
17:38:05 INFO  : Result from executing command 'getProjects': Signal_Souce_Control_BD_wrapper
17:38:05 INFO  : Result from executing command 'getPlatforms': Signal_Souce_Control_BD_wrapper|D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/Signal_Souce_Control_BD_wrapper.xpfm;xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:38:06 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
17:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:09 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308AE6122' is selected.
17:38:10 INFO  : 'jtag frequency' command is executed.
17:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}' command is executed.
17:38:18 INFO  : Device configured successfully with "D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit"
17:38:18 INFO  : Context for processor 'microblaze_0' is selected.
17:38:18 INFO  : Hardware design and registers information is loaded from 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa'.
17:38:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:38:18 INFO  : Context for processor 'microblaze_0' is selected.
17:38:18 INFO  : System reset is completed.
17:38:21 INFO  : 'after 3000' command is executed.
17:38:21 INFO  : Context for processor 'microblaze_0' is selected.
17:38:22 INFO  : The application 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf' is downloaded to processor 'microblaze_0'.
17:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}
fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf
----------------End of Script----------------

17:38:22 INFO  : Context for processor 'microblaze_0' is selected.
17:38:22 INFO  : 'con' command is executed.
17:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:38:22 INFO  : Launch script is exported to file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App_system\_ide\scripts\debugger_signal_source_control_app-default.tcl'
17:39:29 INFO  : Result from executing command 'removePlatformRepo': 
17:39:35 INFO  : Result from executing command 'getProjects': Signal_Souce_Control_BD_wrapper
17:39:35 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:39:47 INFO  : Hardware specification for platform project 'Signal_Souce_Control_BD_wrapper' is updated.
17:42:00 INFO  : Result from executing command 'getProjects': Signal_Souce_Control_BD_wrapper
17:42:00 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:42:01 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
17:42:10 INFO  : Disconnected from the channel tcfchan#5.
17:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:11 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308AE6122' is selected.
17:42:11 INFO  : 'jtag frequency' command is executed.
17:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}' command is executed.
17:42:20 INFO  : Device configured successfully with "D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit"
17:42:20 INFO  : Context for processor 'microblaze_0' is selected.
17:42:20 INFO  : Hardware design and registers information is loaded from 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa'.
17:42:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:42:20 INFO  : Context for processor 'microblaze_0' is selected.
17:42:20 INFO  : System reset is completed.
17:42:23 INFO  : 'after 3000' command is executed.
17:42:23 INFO  : Context for processor 'microblaze_0' is selected.
17:42:23 INFO  : The application 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf' is downloaded to processor 'microblaze_0'.
17:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}
fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf
----------------End of Script----------------

17:42:23 INFO  : Context for processor 'microblaze_0' is selected.
17:42:23 INFO  : 'con' command is executed.
17:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:42:23 INFO  : Launch script is exported to file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App_system\_ide\scripts\debugger_signal_source_control_app-default.tcl'
17:45:08 INFO  : Hardware specification for platform project 'Signal_Souce_Control_BD_wrapper' is updated.
17:45:25 INFO  : Result from executing command 'getProjects': Signal_Souce_Control_BD_wrapper
17:45:25 INFO  : Result from executing command 'getPlatforms': Signal_Souce_Control_BD_wrapper|D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/Signal_Souce_Control_BD_wrapper.xpfm;xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:45:25 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
17:45:29 INFO  : Disconnected from the channel tcfchan#10.
17:45:30 INFO  : The hardware specification used by project 'Signal_Source_Control_App' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:45:30 INFO  : The file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App\_ide\bitstream\Signal_Souce_Control_BD_wrapper.bit' stored in project is removed.
17:45:30 INFO  : The file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App\_ide\bitstream\Signal_Souce_Control_BD_wrapper.mmi' stored in project is removed.
17:45:31 INFO  : The updated bitstream files are copied from platform to folder 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App\_ide\bitstream' in project 'Signal_Source_Control_App'.
17:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:31 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308AE6122' is selected.
17:45:31 INFO  : 'jtag frequency' command is executed.
17:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}' command is executed.
17:45:40 INFO  : Device configured successfully with "D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit"
17:45:40 INFO  : Context for processor 'microblaze_0' is selected.
17:45:40 INFO  : Hardware design and registers information is loaded from 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa'.
17:45:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:45:40 INFO  : Context for processor 'microblaze_0' is selected.
17:45:40 INFO  : System reset is completed.
17:45:43 INFO  : 'after 3000' command is executed.
17:45:43 INFO  : Context for processor 'microblaze_0' is selected.
17:45:43 INFO  : The application 'D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf' is downloaded to processor 'microblaze_0'.
17:45:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AE6122" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AE6122-04a62093-0"}
fpga -file D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/_ide/bitstream/Signal_Souce_Control_BD_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Souce_Control_BD_wrapper/export/Signal_Souce_Control_BD_wrapper/hw/Signal_Souce_Control_BD_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vitis/Signal_Source_Control_App/Debug/Signal_Source_Control_App.elf
----------------End of Script----------------

17:45:43 INFO  : Context for processor 'microblaze_0' is selected.
17:45:43 INFO  : 'con' command is executed.
17:45:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:45:43 INFO  : Launch script is exported to file 'D:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vitis\Signal_Source_Control_App_system\_ide\scripts\debugger_signal_source_control_app-default.tcl'
18:05:23 INFO  : Checking for BSP changes to sync application flags for project 'Signal_Source_Control_App'...
