Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 13 13:49:42 2019
| Host         : CAE-24 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Project_File_control_sets_placed.rpt
| Design       : Project_File
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |              33 |           11 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------+--------------------------+------------------+----------------+
|       Clock Signal       |     Enable Signal    |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------------+----------------------+--------------------------+------------------+----------------+
|  stage2/y1_reg_i_1_n_0   |                      |                          |                1 |              1 |
|  stage2/y3_reg_i_1_n_0   |                      |                          |                1 |              1 |
|  stage2/current_state[1] |                      |                          |                1 |              1 |
| ~stage2/current_state[1] |                      |                          |                1 |              1 |
|  stage5/eqOp             |                      |                          |                1 |              1 |
|  out_clock_BUFG          | stage2/clear         | stage2/flag0_n_0         |                1 |              1 |
|  stage2/flag0_n_0        |                      |                          |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG     |                      |                          |                2 |              2 |
|  CLK100MHZ_IBUF_BUFG     | stage2/E[0]          |                          |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG     | stage2/Q_reg[0][0]   |                          |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG     | stage2/Q_reg[0]_0[0] |                          |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG     | stage2/LED17_R_OBUF  |                          |                2 |              9 |
|  CLK100MHZ_IBUF_BUFG     |                      | stage0/count[13]_i_1_n_0 |                4 |             13 |
|  out_clock_BUFG          |                      | stage2/clear             |                8 |             32 |
+--------------------------+----------------------+--------------------------+------------------+----------------+


