{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "Mult1" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "Mult0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mady_cen.v" "Mult1" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_mady_cen.v" "Mult0" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_mady_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "Mult1" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|Mult0\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "Mult0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_mady_cen.v" "Mult1" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0\"" {  } { { "db/ip/nco/submodules/asj_nco_mady_cen.v" "Mult0" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1617214747284 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1617214747284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\"" {  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1617214747698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Instantiated megafunction \"tx_nco:TX_NCO\|tx_nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214747700 ""}  } { { "db/ip/tx_nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/tx_nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1617214747700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/FPGA/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214747875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214747875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\"" {  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1617214748396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1 " "Instantiated megafunction \"nco:RX_NCO\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214748396 ""}  } { { "db/ip/nco/submodules/asj_nco_madx_cen.v" "" { Text "C:/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1617214748396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/FPGA/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214748595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214748595 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TO_LCELLS_TOP_MSG" "2 " "Converted the following 2 logical RAM block slices to logic cells" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP_TO_LCELLS" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ALTSYNCRAM " "Converted the following logical RAM block \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ALTSYNCRAM\" slices to logic cells" { { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a53 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a53\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1735 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a54 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a54\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1767 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a55 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a55\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1799 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a56 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a56\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1831 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a57 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a57\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1863 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a58 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a58\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1895 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a59 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a59\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1927 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a60 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a60\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1959 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a61 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a61\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1991 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a62 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a62\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2023 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a63 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a63\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2055 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a64 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a64\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2087 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a65 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a65\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2119 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a66 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a66\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2151 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a67 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a67\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2183 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a68 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a68\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2215 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a69 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a69\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2247 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a70 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a70\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2279 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a71 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a71\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2311 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a72 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a72\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2343 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a73 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a73\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2375 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a74 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a74\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2407 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a75 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a75\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2439 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a76 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a76\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2471 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a77 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a77\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2503 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a78 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a78\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2535 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a79 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a79\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2567 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a80 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a80\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2599 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a81 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a81\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2631 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a82 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a82\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2663 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a83 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a83\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2695 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a84 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a84\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2727 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a52 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a52\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1703 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a51 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a51\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1671 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a50 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a50\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1639 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a49 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a49\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1607 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a48 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a48\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1575 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a47 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a47\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1543 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a46 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a46\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1511 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a45 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a45\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1479 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a44 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a44\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1447 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a43 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a43\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1415 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a42 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a42\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1383 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a41 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a41\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1351 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a40 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a40\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1319 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a39 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a39\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1287 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a38 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a38\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1255 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a37 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a37\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1223 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a36 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a36\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1191 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a35 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1159 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a34 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1127 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a33 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1095 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a32 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1063 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a31 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1031 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a30 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 999 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a29 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 967 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a28 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 935 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a27 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 903 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a26 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 871 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a25 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 839 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a24 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 807 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a23 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 775 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a22 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 743 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a21 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 711 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a20 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 679 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a19 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 647 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a18 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 615 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a17 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 583 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a16 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 551 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a15 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 519 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a14 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 487 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a13 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 455 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a12 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 423 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a11 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 391 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a10 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 359 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a9 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 327 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a8 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 295 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a7 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 263 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a6 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 231 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a5 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 199 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a4 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 167 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a3 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 135 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a2 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 103 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a1 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 71 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a0 " "RAM block slice \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 39 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { 272 896 1152 544 "RX_CIC_Q" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""}  } {  } 0 270022 "Converted the following logical RAM block \"%1!s!\" slices to logic cells" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP_TO_LCELLS" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ALTSYNCRAM " "Converted the following logical RAM block \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ALTSYNCRAM\" slices to logic cells" { { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a53 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a53\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1735 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a54 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a54\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1767 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a55 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a55\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1799 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a56 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a56\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1831 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a57 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a57\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1863 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a58 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a58\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1895 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a59 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a59\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1927 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a60 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a60\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1959 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a61 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a61\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1991 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a62 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a62\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2023 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a63 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a63\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2055 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a64 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a64\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2087 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a65 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a65\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2119 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a66 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a66\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2151 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a67 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a67\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2183 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a68 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a68\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2215 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a69 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a69\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2247 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a70 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a70\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2279 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a71 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a71\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2311 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a72 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a72\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2343 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a73 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a73\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2375 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a74 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a74\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2407 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a75 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a75\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2439 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a76 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a76\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2471 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a77 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a77\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2503 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a78 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a78\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2535 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a79 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a79\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2567 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a80 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a80\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2599 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a81 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a81\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2631 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a82 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a82\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2663 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a83 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a83\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2695 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a84 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a84\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 2727 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a52 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a52\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1703 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a51 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a51\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1671 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a50 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a50\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1639 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a49 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a49\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1607 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a48 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a48\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1575 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a47 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a47\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1543 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a46 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a46\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1511 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a45 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a45\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1479 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a44 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a44\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1447 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a43 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a43\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1415 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a42 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a42\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1383 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a41 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a41\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1351 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a40 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a40\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1319 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a39 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a39\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1287 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a38 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a38\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1255 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a37 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a37\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1223 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a36 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a36\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1191 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a35 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1159 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a34 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1127 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a33 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1095 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a32 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1063 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a31 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 1031 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a30 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 999 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a29 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 967 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a28 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 935 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a27 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 903 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a26 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 871 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a25 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 839 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a24 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 807 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a23 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 775 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a22 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 743 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a21 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 711 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a20 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 679 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a19 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 647 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a18 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 615 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a17 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 583 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a16 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 551 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a15 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 519 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a14 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 487 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a13 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 455 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a12 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 423 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a11 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 391 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a10 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 359 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a9 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 327 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a8 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 295 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a7 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 263 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a6 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 231 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a5 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 199 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a4 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 167 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a3 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 135 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a2 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 103 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a1 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 71 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""} { "Info" "IBAL_BAL_RAM_SLICE" "rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a0 " "RAM block slice \"rx_cic:RX_CIC_I\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 39 2 0 } } { "db/a_dpfifo_4ku.tdf" "" { Text "C:/FPGA/db/a_dpfifo_4ku.tdf" 42 2 0 } } { "db/scfifo_pm51.tdf" "" { Text "C:/FPGA/db/scfifo_pm51.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_dec_siso.sv" 367 0 0 } } { "db/ip/rx_cic/submodules/alt_cic_core.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/alt_cic_core.sv" 475 0 0 } } { "db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" "" { Text "C:/FPGA/db/ip/rx_cic/submodules/rx_cic_cic_ii_0.sv" 213 0 0 } } { "db/ip/rx_cic/rx_cic.v" "" { Text "C:/FPGA/db/ip/rx_cic/rx_cic.v" 32 0 0 } } { "WOLF-LITE.bdf" "" { Schematic "C:/FPGA/WOLF-LITE.bdf" { { -8 896 1152 264 "RX_CIC_I" "" } } } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 0 1617214749566 ""}  } {  } 0 270022 "Converted the following logical RAM block \"%1!s!\" slices to logic cells" 0 0 "Design Software" 0 0 1617214749566 ""}  } {  } 0 270023 "Converted the following %1!d! logical RAM block slices to logic cells" 0 0 "Analysis & Synthesis" 0 0 1617214749566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1617214750267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|altsyncram:ram_block1a0 " "Instantiated megafunction \"rx_cic:RX_CIC_Q\|rx_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_pm51:auto_generated\|a_dpfifo_4ku:dpfifo\|altsyncram_j7h1:FIFOram\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 85 " "Parameter \"WIDTH_A\" = \"85\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 85 " "Parameter \"WIDTH_B\" = \"85\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 4 " "Parameter \"MAXIMUM_DEPTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES ON " "Parameter \"IMPLEMENT_IN_LES\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1617214750267 ""}  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/FPGA/db/altsyncram_j7h1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1617214750267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lci3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lci3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lci3 " "Found entity 1: altsyncram_lci3" {  } { { "db/altsyncram_lci3.tdf" "" { Text "C:/FPGA/db/altsyncram_lci3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214750512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214750512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/FPGA/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214750778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214750778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rob " "Found entity 1: mux_rob" {  } { { "db/mux_rob.tdf" "" { Text "C:/FPGA/db/mux_rob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1617214751033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214751033 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1617214753213 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 102 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 102 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 0 1617214753685 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/rx_ciccomp/rx_ciccomp_0002_rtl_core.vhd" 388 -1 0 } } { "tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" "" { Text "C:/FPGA/tx_ciccomp/tx_ciccomp_0002_rtl_core.vhd" 299 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1617214754076 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1617214754076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1617214761017 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1617214771659 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214772323 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 0 1617214774011 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.276      clk_sys " "  16.276      clk_sys" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000  clock_stm32 " "  40.000  clock_stm32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  81.380 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20833.280 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "20833.280 MAIN_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.510 TX_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1617214774011 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214774011 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 0 1617214775099 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 0 1617214775450 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 0 1617214775476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10680 " "Implemented 10680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10205 " "Implemented 10205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_RAMS" "354 " "Implemented 354 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1617214775615 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1617214775615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1617214775615 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DEBUG2 16 " "Ignored 16 assignments for entity \"DEBUG2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1617214776316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1617214776663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 21:19:36 2021 " "Processing ended: Wed Mar 31 21:19:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1617214776663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1617214776663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1617214776663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1617214776663 ""}
