read_verilog ../top.v
proc
tee -o result.log sat -set-all-undef-at 3 x  middle
