// Seed: 3354414462
module module_0 (
    output tri id_0,
    output tri id_1
);
  reg
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50;
  wire id_51;
  assign id_22 = &id_11 < id_28;
  initial id_24 = id_18;
endmodule
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input supply0 id_5,
    output uwire module_1
);
  assign id_1 = id_5;
  xor primCall (id_0, id_5, id_4, id_2, id_3);
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
