/Verilog
/out
/.bloop
/.metals
/.vscode
*/build
*/.vscode
*/gen
config.json