// Seed: 1174786363
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input id_6
);
  logic id_7;
  assign id_1 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
endmodule
