{
  "module_name": "vce_4_0_offset.h",
  "hash_id": "db20c4b3b8baae95ddd7710a36ab1701af3011bc9d5faee8d068213a289f2103",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/vce/vce_4_0_offset.h",
  "human_readable_source": " \n#ifndef _vce_4_0_OFFSET_HEADER\n#define _vce_4_0_OFFSET_HEADER\n\n\n\n\n\n#define mmVCE_STATUS                                                                                   0x0a01\n#define mmVCE_STATUS_BASE_IDX                                                                          0\n#define mmVCE_VCPU_CNTL                                                                                0x0a05\n#define mmVCE_VCPU_CNTL_BASE_IDX                                                                       0\n#define mmVCE_VCPU_CACHE_OFFSET0                                                                       0x0a09\n#define mmVCE_VCPU_CACHE_OFFSET0_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE0                                                                         0x0a0a\n#define mmVCE_VCPU_CACHE_SIZE0_BASE_IDX                                                                0\n#define mmVCE_VCPU_CACHE_OFFSET1                                                                       0x0a0b\n#define mmVCE_VCPU_CACHE_OFFSET1_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE1                                                                         0x0a0c\n#define mmVCE_VCPU_CACHE_SIZE1_BASE_IDX                                                                0\n#define mmVCE_VCPU_CACHE_OFFSET2                                                                       0x0a0d\n#define mmVCE_VCPU_CACHE_OFFSET2_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE2                                                                         0x0a0e\n#define mmVCE_VCPU_CACHE_SIZE2_BASE_IDX                                                                0\n#define mmVCE_VCPU_CACHE_OFFSET3                                                                       0x0a0f\n#define mmVCE_VCPU_CACHE_OFFSET3_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE3                                                                         0x0a10\n#define mmVCE_VCPU_CACHE_SIZE3_BASE_IDX                                                                0\n#define mmVCE_VCPU_CACHE_OFFSET4                                                                       0x0a11\n#define mmVCE_VCPU_CACHE_OFFSET4_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE4                                                                         0x0a12\n#define mmVCE_VCPU_CACHE_SIZE4_BASE_IDX                                                                0\n#define mmVCE_VCPU_CACHE_OFFSET5                                                                       0x0a13\n#define mmVCE_VCPU_CACHE_OFFSET5_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE5                                                                         0x0a14\n#define mmVCE_VCPU_CACHE_SIZE5_BASE_IDX                                                                0\n#define mmVCE_VCPU_CACHE_OFFSET6                                                                       0x0a15\n#define mmVCE_VCPU_CACHE_OFFSET6_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE6                                                                         0x0a16\n#define mmVCE_VCPU_CACHE_SIZE6_BASE_IDX                                                                0\n#define mmVCE_VCPU_CACHE_OFFSET7                                                                       0x0a17\n#define mmVCE_VCPU_CACHE_OFFSET7_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE7                                                                         0x0a18\n#define mmVCE_VCPU_CACHE_SIZE7_BASE_IDX                                                                0\n#define mmVCE_VCPU_CACHE_OFFSET8                                                                       0x0a19\n#define mmVCE_VCPU_CACHE_OFFSET8_BASE_IDX                                                              0\n#define mmVCE_VCPU_CACHE_SIZE8                                                                         0x0a1a\n#define mmVCE_VCPU_CACHE_SIZE8_BASE_IDX                                                                0\n#define mmVCE_SOFT_RESET                                                                               0x0a48\n#define mmVCE_SOFT_RESET_BASE_IDX                                                                      0\n#define mmVCE_RB_BASE_LO2                                                                              0x0a5b\n#define mmVCE_RB_BASE_LO2_BASE_IDX                                                                     0\n#define mmVCE_RB_BASE_HI2                                                                              0x0a5c\n#define mmVCE_RB_BASE_HI2_BASE_IDX                                                                     0\n#define mmVCE_RB_SIZE2                                                                                 0x0a5d\n#define mmVCE_RB_SIZE2_BASE_IDX                                                                        0\n#define mmVCE_RB_RPTR2                                                                                 0x0a5e\n#define mmVCE_RB_RPTR2_BASE_IDX                                                                        0\n#define mmVCE_RB_WPTR2                                                                                 0x0a5f\n#define mmVCE_RB_WPTR2_BASE_IDX                                                                        0\n#define mmVCE_RB_BASE_LO                                                                               0x0a60\n#define mmVCE_RB_BASE_LO_BASE_IDX                                                                      0\n#define mmVCE_RB_BASE_HI                                                                               0x0a61\n#define mmVCE_RB_BASE_HI_BASE_IDX                                                                      0\n#define mmVCE_RB_SIZE                                                                                  0x0a62\n#define mmVCE_RB_SIZE_BASE_IDX                                                                         0\n#define mmVCE_RB_RPTR                                                                                  0x0a63\n#define mmVCE_RB_RPTR_BASE_IDX                                                                         0\n#define mmVCE_RB_WPTR                                                                                  0x0a64\n#define mmVCE_RB_WPTR_BASE_IDX                                                                         0\n#define mmVCE_RB_ARB_CTRL                                                                              0x0a9f\n#define mmVCE_RB_ARB_CTRL_BASE_IDX                                                                     0\n#define mmVCE_CLOCK_GATING_A                                                                           0x0abe\n#define mmVCE_CLOCK_GATING_A_BASE_IDX                                                                  0\n#define mmVCE_CLOCK_GATING_B                                                                           0x0abf\n#define mmVCE_CLOCK_GATING_B_BASE_IDX                                                                  0\n#define mmVCE_RB_BASE_LO3                                                                              0x0ad4\n#define mmVCE_RB_BASE_LO3_BASE_IDX                                                                     0\n#define mmVCE_RB_BASE_HI3                                                                              0x0ad5\n#define mmVCE_RB_BASE_HI3_BASE_IDX                                                                     0\n#define mmVCE_RB_SIZE3                                                                                 0x0ad6\n#define mmVCE_RB_SIZE3_BASE_IDX                                                                        0\n#define mmVCE_RB_RPTR3                                                                                 0x0ad7\n#define mmVCE_RB_RPTR3_BASE_IDX                                                                        0\n#define mmVCE_RB_WPTR3                                                                                 0x0ad8\n#define mmVCE_RB_WPTR3_BASE_IDX                                                                        0\n#define mmVCE_SYS_INT_EN                                                                               0x0b00\n#define mmVCE_SYS_INT_EN_BASE_IDX                                                                      0\n#define mmVCE_SYS_INT_ACK                                                                              0x0b01\n#define mmVCE_SYS_INT_ACK_BASE_IDX                                                                     0\n#define mmVCE_SYS_INT_STATUS                                                                           0x0b01\n#define mmVCE_SYS_INT_STATUS_BASE_IDX                                                                  0\n\n\n\n\n#define mmVCE_UENC_CLOCK_GATING                                                                        0x0bef\n#define mmVCE_UENC_CLOCK_GATING_BASE_IDX                                                               0\n#define mmVCE_UENC_REG_CLOCK_GATING                                                                    0x0bf0\n#define mmVCE_UENC_REG_CLOCK_GATING_BASE_IDX                                                           0\n#define mmVCE_UENC_CLOCK_GATING_2                                                                      0x0c10\n#define mmVCE_UENC_CLOCK_GATING_2_BASE_IDX                                                             0\n\n\n\n\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR                                                                 0x0fcc\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR_BASE_IDX                                                        0\n#define mmVCE_LMI_CTRL2                                                                                0x0fcf\n#define mmVCE_LMI_CTRL2_BASE_IDX                                                                       0\n#define mmVCE_LMI_SWAP_CNTL3                                                                           0x0fd0\n#define mmVCE_LMI_SWAP_CNTL3_BASE_IDX                                                                  0\n#define mmVCE_LMI_CTRL                                                                                 0x0fd6\n#define mmVCE_LMI_CTRL_BASE_IDX                                                                        0\n#define mmVCE_LMI_STATUS                                                                               0x0fd7\n#define mmVCE_LMI_STATUS_BASE_IDX                                                                      0\n#define mmVCE_LMI_VM_CTRL                                                                              0x0fd8\n#define mmVCE_LMI_VM_CTRL_BASE_IDX                                                                     0\n#define mmVCE_LMI_SWAP_CNTL                                                                            0x0fdd\n#define mmVCE_LMI_SWAP_CNTL_BASE_IDX                                                                   0\n#define mmVCE_LMI_SWAP_CNTL1                                                                           0x0fde\n#define mmVCE_LMI_SWAP_CNTL1_BASE_IDX                                                                  0\n#define mmVCE_LMI_SWAP_CNTL2                                                                           0x0fe2\n#define mmVCE_LMI_SWAP_CNTL2_BASE_IDX                                                                  0\n#define mmVCE_LMI_CACHE_CTRL                                                                           0x0fec\n#define mmVCE_LMI_CACHE_CTRL_BASE_IDX                                                                  0\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR0                                                                0x1086\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR0_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR1                                                                0x1087\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR1_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR2                                                                0x1088\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR2_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR3                                                                0x1089\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR3_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR4                                                                0x108a\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR4_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR5                                                                0x108b\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR5_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR6                                                                0x108c\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR6_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR7                                                                0x108d\n#define mmVCE_LMI_VCPU_CACHE_64BIT_BAR7_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR0                                                                0x1096\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR0_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR1                                                                0x1097\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR1_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR2                                                                0x1098\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR2_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR3                                                                0x1099\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR3_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR4                                                                0x109a\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR4_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR5                                                                0x109b\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR5_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR6                                                                0x109c\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR6_BASE_IDX                                                       0\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR7                                                                0x109d\n#define mmVCE_LMI_VCPU_CACHE_40BIT_BAR7_BASE_IDX                                                       0\n\n\n\n\n#define mmVCE_MMSCH_VF_VMID                                                                            0x10cb\n#define mmVCE_MMSCH_VF_VMID_BASE_IDX                                                                   0\n#define mmVCE_MMSCH_VF_CTX_ADDR_LO                                                                     0x10cc\n#define mmVCE_MMSCH_VF_CTX_ADDR_LO_BASE_IDX                                                            0\n#define mmVCE_MMSCH_VF_CTX_ADDR_HI                                                                     0x10cd\n#define mmVCE_MMSCH_VF_CTX_ADDR_HI_BASE_IDX                                                            0\n#define mmVCE_MMSCH_VF_CTX_SIZE                                                                        0x10ce\n#define mmVCE_MMSCH_VF_CTX_SIZE_BASE_IDX                                                               0\n#define mmVCE_MMSCH_VF_GPCOM_ADDR_LO                                                                   0x10cf\n#define mmVCE_MMSCH_VF_GPCOM_ADDR_LO_BASE_IDX                                                          0\n#define mmVCE_MMSCH_VF_GPCOM_ADDR_HI                                                                   0x10d0\n#define mmVCE_MMSCH_VF_GPCOM_ADDR_HI_BASE_IDX                                                          0\n#define mmVCE_MMSCH_VF_GPCOM_SIZE                                                                      0x10d1\n#define mmVCE_MMSCH_VF_GPCOM_SIZE_BASE_IDX                                                             0\n#define mmVCE_MMSCH_VF_MAILBOX_HOST                                                                    0x10d2\n#define mmVCE_MMSCH_VF_MAILBOX_HOST_BASE_IDX                                                           0\n#define mmVCE_MMSCH_VF_MAILBOX_RESP                                                                    0x10d3\n#define mmVCE_MMSCH_VF_MAILBOX_RESP_BASE_IDX                                                           0\n\n\n\n\n#define mmVCE_HW_VERSION                                                                               0x11e8\n#define mmVCE_HW_VERSION_BASE_IDX                                                                      0\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}