Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/cenema/Desktop/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 06686b229e3447a39b4f80dfe882f64e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tx_top_sim_behav xil_defaultlib.Tx_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Parity_en' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'up_down' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
