// Seed: 2025788839
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input tri   id_0,
    input tri   id_1,
    input uwire id_2,
    input tri0  id_3
);
  assign id_5 = 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  logic [7:0] id_6;
  assign id_5 = id_6[1];
endmodule
