//! **************************************************************************
// Written by: Map P.20131013 on Wed May 08 16:17:28 2019
//! **************************************************************************

SCHEMATIC START;
COMP "clk" LOCATE = SITE "V10" LEVEL 1;
COMP "uart_rx" LOCATE = SITE "B2" LEVEL 1;
COMP "uart_tx" LOCATE = SITE "C4" LEVEL 1;
COMP "rst_n" LOCATE = SITE "N4" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "tx_data_valid" BEL "tx_data_0" BEL "tx_data_1" BEL
        "tx_data_2" BEL "tx_data_3" BEL "tx_data_4" BEL "tx_data_5" BEL
        "tx_data_6" BEL "tx_data_7" BEL "wait_cnt_0" BEL "wait_cnt_1" BEL
        "wait_cnt_2" BEL "wait_cnt_3" BEL "wait_cnt_4" BEL "wait_cnt_5" BEL
        "wait_cnt_6" BEL "wait_cnt_7" BEL "wait_cnt_8" BEL "wait_cnt_9" BEL
        "wait_cnt_10" BEL "wait_cnt_11" BEL "wait_cnt_12" BEL "wait_cnt_13"
        BEL "wait_cnt_14" BEL "wait_cnt_15" BEL "wait_cnt_16" BEL
        "wait_cnt_17" BEL "wait_cnt_18" BEL "wait_cnt_19" BEL "wait_cnt_20"
        BEL "wait_cnt_21" BEL "wait_cnt_22" BEL "wait_cnt_23" BEL
        "wait_cnt_24" BEL "wait_cnt_25" BEL "wait_cnt_26" BEL "wait_cnt_27"
        BEL "wait_cnt_28" BEL "wait_cnt_29" BEL "wait_cnt_30" BEL
        "wait_cnt_31" BEL "state_FSM_FFd1" BEL "tx_cnt_0" BEL "tx_cnt_1" BEL
        "tx_cnt_2" BEL "tx_cnt_3" BEL "state_FSM_FFd2" BEL
        "uart_rx_inst/cycle_cnt_15" BEL "uart_rx_inst/cycle_cnt_14" BEL
        "uart_rx_inst/cycle_cnt_13" BEL "uart_rx_inst/cycle_cnt_12" BEL
        "uart_rx_inst/cycle_cnt_11" BEL "uart_rx_inst/cycle_cnt_10" BEL
        "uart_rx_inst/cycle_cnt_9" BEL "uart_rx_inst/cycle_cnt_8" BEL
        "uart_rx_inst/cycle_cnt_7" BEL "uart_rx_inst/cycle_cnt_6" BEL
        "uart_rx_inst/cycle_cnt_5" BEL "uart_rx_inst/cycle_cnt_4" BEL
        "uart_rx_inst/cycle_cnt_3" BEL "uart_rx_inst/cycle_cnt_2" BEL
        "uart_rx_inst/cycle_cnt_1" BEL "uart_rx_inst/cycle_cnt_0" BEL
        "uart_rx_inst/bit_cnt_2" BEL "uart_rx_inst/bit_cnt_1" BEL
        "uart_rx_inst/bit_cnt_0" BEL "uart_rx_inst/state_FSM_FFd2" BEL
        "uart_rx_inst/state_FSM_FFd3" BEL "uart_rx_inst/rx_data_7" BEL
        "uart_rx_inst/rx_data_6" BEL "uart_rx_inst/rx_data_5" BEL
        "uart_rx_inst/rx_data_4" BEL "uart_rx_inst/rx_data_3" BEL
        "uart_rx_inst/rx_data_2" BEL "uart_rx_inst/rx_data_1" BEL
        "uart_rx_inst/rx_data_0" BEL "uart_rx_inst/rx_bits_7" BEL
        "uart_rx_inst/rx_bits_6" BEL "uart_rx_inst/rx_bits_5" BEL
        "uart_rx_inst/rx_bits_4" BEL "uart_rx_inst/rx_bits_3" BEL
        "uart_rx_inst/rx_bits_2" BEL "uart_rx_inst/rx_bits_1" BEL
        "uart_rx_inst/rx_bits_0" BEL "uart_rx_inst/rx_d1" BEL
        "uart_rx_inst/rx_d0" BEL "uart_tx_inst/cycle_cnt_15" BEL
        "uart_tx_inst/cycle_cnt_14" BEL "uart_tx_inst/cycle_cnt_13" BEL
        "uart_tx_inst/cycle_cnt_12" BEL "uart_tx_inst/cycle_cnt_11" BEL
        "uart_tx_inst/cycle_cnt_10" BEL "uart_tx_inst/cycle_cnt_9" BEL
        "uart_tx_inst/cycle_cnt_8" BEL "uart_tx_inst/cycle_cnt_7" BEL
        "uart_tx_inst/cycle_cnt_6" BEL "uart_tx_inst/cycle_cnt_5" BEL
        "uart_tx_inst/cycle_cnt_4" BEL "uart_tx_inst/cycle_cnt_3" BEL
        "uart_tx_inst/cycle_cnt_2" BEL "uart_tx_inst/cycle_cnt_1" BEL
        "uart_tx_inst/cycle_cnt_0" BEL "uart_tx_inst/bit_cnt_2" BEL
        "uart_tx_inst/bit_cnt_1" BEL "uart_tx_inst/bit_cnt_0" BEL
        "uart_tx_inst/state_FSM_FFd1" BEL "uart_tx_inst/state_FSM_FFd2" BEL
        "uart_tx_inst/tx_reg" BEL "uart_tx_inst/tx_data_latch_7" BEL
        "uart_tx_inst/tx_data_latch_6" BEL "uart_tx_inst/tx_data_latch_5" BEL
        "uart_tx_inst/tx_data_latch_4" BEL "uart_tx_inst/tx_data_latch_3" BEL
        "uart_tx_inst/tx_data_latch_2" BEL "uart_tx_inst/tx_data_latch_1" BEL
        "uart_tx_inst/tx_data_latch_0" BEL "uart_rx_inst/rx_data_valid" BEL
        "uart_tx_inst/tx_data_ready" BEL "clk_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
SCHEMATIC END;

