// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sin_or_cos_double_s_HH_
#define _sin_or_cos_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dft_mul_170ns_53nhbi.h"
#include "dft_mux_83_1_1_1.h"
#include "dft_mux_164_1_1_1.h"
#include "sin_or_cos_doublebkb.h"
#include "sin_or_cos_doublecud.h"
#include "sin_or_cos_doubledEe.h"
#include "sin_or_cos_doubleeOg.h"
#include "sin_or_cos_doublefYi.h"
#include "sin_or_cos_doubleg8j.h"

namespace ap_rtl {

struct sin_or_cos_double_s : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<64> > t_in;
    sc_in< sc_logic > do_cos;
    sc_out< sc_lv<64> > ap_return;
    sc_signal< sc_lv<1> > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const1;


    // Module declarations
    sin_or_cos_double_s(sc_module_name name);
    SC_HAS_PROCESS(sin_or_cos_double_s);

    ~sin_or_cos_double_s();

    sc_trace_file* mVcdFile;

    sin_or_cos_doublebkb* ref_4oPi_table_256_V_U;
    sin_or_cos_doublecud* fourth_order_double_4_U;
    sin_or_cos_doubledEe* fourth_order_double_5_U;
    sin_or_cos_doubleeOg* fourth_order_double_6_U;
    sin_or_cos_doublefYi* fourth_order_double_7_U;
    sin_or_cos_doubleg8j* fourth_order_double_s_U;
    dft_mul_170ns_53nhbi<1,2,170,53,223>* dft_mul_170ns_53nhbi_U1;
    dft_mux_83_1_1_1<1,1,1,1,1,1,1,1,1,1,3,1>* dft_mux_83_1_1_1_U2;
    dft_mux_164_1_1_1<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,4,1>* dft_mux_164_1_1_1_U3;
    dft_mux_164_1_1_1<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,4,1>* dft_mux_164_1_1_1_U4;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > ref_4oPi_table_256_V_address0;
    sc_signal< sc_logic > ref_4oPi_table_256_V_ce0;
    sc_signal< sc_lv<256> > ref_4oPi_table_256_V_q0;
    sc_signal< sc_lv<8> > fourth_order_double_4_address0;
    sc_signal< sc_logic > fourth_order_double_4_ce0;
    sc_signal< sc_lv<59> > fourth_order_double_4_q0;
    sc_signal< sc_lv<8> > fourth_order_double_5_address0;
    sc_signal< sc_logic > fourth_order_double_5_ce0;
    sc_signal< sc_lv<52> > fourth_order_double_5_q0;
    sc_signal< sc_lv<8> > fourth_order_double_6_address0;
    sc_signal< sc_logic > fourth_order_double_6_ce0;
    sc_signal< sc_lv<44> > fourth_order_double_6_q0;
    sc_signal< sc_lv<8> > fourth_order_double_7_address0;
    sc_signal< sc_logic > fourth_order_double_7_ce0;
    sc_signal< sc_lv<33> > fourth_order_double_7_q0;
    sc_signal< sc_lv<8> > fourth_order_double_s_address0;
    sc_signal< sc_logic > fourth_order_double_s_ce0;
    sc_signal< sc_lv<25> > fourth_order_double_s_q0;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter1_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter2_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter3_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter4_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter5_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter6_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter7_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter8_reg;
    sc_signal< sc_lv<1> > do_cos_read_reg_1542_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1549;
    sc_signal< sc_lv<1> > p_Result_s_reg_1549_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1549_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1549_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_1549_pp0_iter4_reg;
    sc_signal< sc_lv<11> > tmp_V_fu_320_p4;
    sc_signal< sc_lv<11> > tmp_V_reg_1555;
    sc_signal< sc_lv<11> > tmp_V_reg_1555_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_V_reg_1555_pp0_iter2_reg;
    sc_signal< sc_lv<11> > tmp_V_reg_1555_pp0_iter3_reg;
    sc_signal< sc_lv<52> > tmp_V_1_fu_330_p1;
    sc_signal< sc_lv<52> > tmp_V_1_reg_1562;
    sc_signal< sc_lv<52> > tmp_V_1_reg_1562_pp0_iter1_reg;
    sc_signal< sc_lv<1> > closepath_fu_334_p2;
    sc_signal< sc_lv<1> > closepath_reg_1568;
    sc_signal< sc_lv<1> > closepath_reg_1568_pp0_iter1_reg;
    sc_signal< sc_lv<1> > closepath_reg_1568_pp0_iter2_reg;
    sc_signal< sc_lv<1> > closepath_reg_1568_pp0_iter3_reg;
    sc_signal< sc_lv<7> > trunc_ln601_fu_369_p1;
    sc_signal< sc_lv<7> > trunc_ln601_reg_1579;
    sc_signal< sc_lv<170> > ret_V_14_reg_1584;
    sc_signal< sc_lv<1> > icmp_ln833_1_fu_412_p2;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1599;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1599_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1599_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1599_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1599_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1599_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1599_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln833_1_reg_1599_pp0_iter9_reg;
    sc_signal< sc_lv<124> > p_Val2_36_reg_1605;
    sc_signal< sc_lv<3> > trunc_ln_i_reg_1611;
    sc_signal< sc_lv<3> > p_Val2_37_fu_449_p3;
    sc_signal< sc_lv<3> > p_Val2_37_reg_1616;
    sc_signal< sc_lv<63> > Mx_V_reg_1622;
    sc_signal< sc_lv<63> > Mx_V_reg_1622_pp0_iter5_reg;
    sc_signal< sc_lv<63> > Mx_V_reg_1622_pp0_iter6_reg;
    sc_signal< sc_lv<63> > Mx_V_reg_1622_pp0_iter7_reg;
    sc_signal< sc_lv<11> > Ex_V_fu_543_p2;
    sc_signal< sc_lv<11> > Ex_V_reg_1629;
    sc_signal< sc_lv<11> > Ex_V_reg_1629_pp0_iter5_reg;
    sc_signal< sc_lv<11> > Ex_V_reg_1629_pp0_iter6_reg;
    sc_signal< sc_lv<11> > Ex_V_reg_1629_pp0_iter7_reg;
    sc_signal< sc_lv<11> > Ex_V_reg_1629_pp0_iter8_reg;
    sc_signal< sc_lv<11> > Ex_V_reg_1629_pp0_iter9_reg;
    sc_signal< sc_lv<1> > isNeg_fu_553_p3;
    sc_signal< sc_lv<1> > isNeg_reg_1634;
    sc_signal< sc_lv<12> > ush_fu_567_p3;
    sc_signal< sc_lv<12> > ush_reg_1639;
    sc_signal< sc_lv<1> > icmp_ln833_fu_575_p2;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1644;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1644_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1644_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1644_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1644_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1644_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln833_2_fu_580_p2;
    sc_signal< sc_lv<1> > icmp_ln833_2_reg_1650;
    sc_signal< sc_lv<1> > icmp_ln833_2_reg_1650_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln833_2_reg_1650_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln833_2_reg_1650_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln833_2_reg_1650_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln833_2_reg_1650_pp0_iter9_reg;
    sc_signal< sc_lv<1> > cos_basis_fu_636_p3;
    sc_signal< sc_lv<1> > cos_basis_reg_1658;
    sc_signal< sc_lv<1> > cos_basis_reg_1658_pp0_iter6_reg;
    sc_signal< sc_lv<1> > cos_basis_reg_1658_pp0_iter7_reg;
    sc_signal< sc_lv<1> > cos_basis_reg_1658_pp0_iter8_reg;
    sc_signal< sc_lv<1> > cos_basis_reg_1658_pp0_iter9_reg;
    sc_signal< sc_lv<56> > B_V_fu_653_p1;
    sc_signal< sc_lv<56> > B_V_reg_1664;
    sc_signal< sc_lv<98> > r_V_5_fu_667_p1;
    sc_signal< sc_lv<98> > r_V_5_reg_1669;
    sc_signal< sc_lv<49> > B_squared_V_reg_1674;
    sc_signal< sc_lv<64> > zext_ln498_fu_706_p1;
    sc_signal< sc_lv<64> > zext_ln498_reg_1680;
    sc_signal< sc_lv<1> > and_ln300_fu_802_p2;
    sc_signal< sc_lv<1> > and_ln300_reg_1697;
    sc_signal< sc_lv<1> > and_ln300_reg_1697_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln300_reg_1697_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln300_reg_1697_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln300_reg_1697_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Repl2_2_fu_822_p3;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_1703;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_1703_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_1703_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_1703_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_1703_pp0_iter9_reg;
    sc_signal< sc_lv<42> > B_third_power_V_reg_1708;
    sc_signal< sc_lv<35> > B_fourth_power_V_reg_1713;
    sc_signal< sc_lv<56> > trunc_ln1_reg_1723;
    sc_signal< sc_lv<48> > trunc_ln662_1_reg_1728;
    sc_signal< sc_lv<64> > ret_V_fu_1000_p2;
    sc_signal< sc_lv<64> > ret_V_reg_1743;
    sc_signal< sc_lv<63> > result_V_reg_1748;
    sc_signal< sc_lv<16> > p_Result_1_i_reg_1754;
    sc_signal< sc_lv<16> > p_Result_13_1_i_reg_1759;
    sc_signal< sc_lv<16> > p_Result_13_2_i_reg_1764;
    sc_signal< sc_lv<16> > p_Result_13_2_i_reg_1764_pp0_iter9_reg;
    sc_signal< sc_lv<15> > p_Result_i_49_reg_1769;
    sc_signal< sc_lv<15> > p_Result_i_49_reg_1769_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_i_i2_fu_1123_p3;
    sc_signal< sc_lv<32> > tmp_i_i2_reg_1774;
    sc_signal< sc_lv<32> > tmp_i2_i_fu_1141_p3;
    sc_signal< sc_lv<32> > tmp_i2_i_reg_1780;
    sc_signal< sc_lv<63> > shl_ln1253_fu_1153_p2;
    sc_signal< sc_lv<63> > shl_ln1253_reg_1787;
    sc_signal< sc_lv<1> > icmp_ln1452_fu_1158_p2;
    sc_signal< sc_lv<1> > icmp_ln1452_reg_1793;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln635_fu_364_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_308_p1;
    sc_signal< sc_lv<11> > add_ln114_1_fu_340_p2;
    sc_signal< sc_lv<11> > addr_V_fu_346_p3;
    sc_signal< sc_lv<4> > p_Result_i_i_fu_354_p4;
    sc_signal< sc_lv<256> > zext_ln744_fu_373_p1;
    sc_signal< sc_lv<256> > r_V_17_fu_376_p2;
    sc_signal< sc_lv<53> > p_Result_20_fu_392_p3;
    sc_signal< sc_lv<170> > grp_fu_406_p0;
    sc_signal< sc_lv<53> > grp_fu_406_p1;
    sc_signal< sc_lv<223> > grp_fu_406_p2;
    sc_signal< sc_lv<11> > add_ln114_fu_437_p2;
    sc_signal< sc_lv<1> > trunc_ln745_fu_455_p1;
    sc_signal< sc_lv<124> > Mx_bits_V_1_fu_459_p2;
    sc_signal< sc_lv<124> > p_Val2_7_fu_464_p3;
    sc_signal< sc_lv<61> > p_Result_i_i_48_fu_471_p4;
    sc_signal< sc_lv<62> > p_Result_21_fu_481_p3;
    sc_signal< sc_lv<62> > p_Result_8_fu_489_p4;
    sc_signal< sc_lv<64> > p_Result_22_fu_499_p3;
    sc_signal< sc_lv<64> > tmp_i_i_fu_507_p3;
    sc_signal< sc_lv<6> > Mx_zeros_V_fu_515_p1;
    sc_signal< sc_lv<124> > zext_ln1253_fu_519_p1;
    sc_signal< sc_lv<124> > r_V_18_fu_523_p2;
    sc_signal< sc_lv<11> > select_ln482_fu_442_p3;
    sc_signal< sc_lv<11> > zext_ln655_fu_539_p1;
    sc_signal< sc_lv<12> > sext_ln1334_fu_549_p1;
    sc_signal< sc_lv<12> > sub_ln1311_fu_561_p2;
    sc_signal< sc_lv<32> > sext_ln1311_fu_585_p1;
    sc_signal< sc_lv<63> > zext_ln1287_fu_588_p1;
    sc_signal< sc_lv<63> > r_V_fu_592_p2;
    sc_signal< sc_lv<63> > r_V_3_fu_597_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_609_p10;
    sc_signal< sc_lv<1> > xor_ln271_fu_630_p2;
    sc_signal< sc_lv<63> > r_V_19_fu_602_p3;
    sc_signal< sc_lv<49> > B_trunc_V_fu_657_p4;
    sc_signal< sc_lv<49> > r_V_20_fu_671_p0;
    sc_signal< sc_lv<49> > r_V_20_fu_671_p1;
    sc_signal< sc_lv<98> > r_V_20_fu_671_p2;
    sc_signal< sc_lv<1> > xor_ln29_fu_687_p2;
    sc_signal< sc_lv<1> > sin_basis_fu_692_p2;
    sc_signal< sc_lv<7> > p_Result_i_fu_643_p4;
    sc_signal< sc_lv<8> > p_Result_23_fu_698_p3;
    sc_signal< sc_lv<4> > p_Result_29_fu_712_p3;
    sc_signal< sc_lv<1> > tmp_fu_718_p18;
    sc_signal< sc_lv<1> > tmp_2_fu_756_p18;
    sc_signal< sc_lv<1> > select_ln271_fu_794_p3;
    sc_signal< sc_lv<1> > xor_ln311_fu_811_p2;
    sc_signal< sc_lv<1> > and_ln307_fu_806_p2;
    sc_signal< sc_lv<1> > and_ln311_fu_816_p2;
    sc_signal< sc_lv<49> > r_V_21_fu_833_p0;
    sc_signal< sc_lv<49> > r_V_21_fu_833_p1;
    sc_signal< sc_lv<98> > r_V_8_fu_830_p1;
    sc_signal< sc_lv<98> > r_V_21_fu_833_p2;
    sc_signal< sc_lv<49> > r_V_22_fu_848_p0;
    sc_signal< sc_lv<49> > r_V_22_fu_848_p1;
    sc_signal< sc_lv<98> > r_V_22_fu_848_p2;
    sc_signal< sc_lv<56> > r_V_23_fu_871_p0;
    sc_signal< sc_lv<52> > r_V_23_fu_871_p1;
    sc_signal< sc_lv<108> > r_V_23_fu_871_p2;
    sc_signal< sc_lv<49> > r_V_24_fu_894_p0;
    sc_signal< sc_lv<44> > r_V_24_fu_894_p1;
    sc_signal< sc_lv<93> > r_V_24_fu_894_p2;
    sc_signal< sc_lv<42> > r_V_25_fu_925_p0;
    sc_signal< sc_lv<33> > r_V_25_fu_925_p1;
    sc_signal< sc_lv<75> > r_V_25_fu_925_p2;
    sc_signal< sc_lv<35> > r_V_26_fu_948_p0;
    sc_signal< sc_lv<25> > r_V_26_fu_948_p1;
    sc_signal< sc_lv<60> > r_V_26_fu_948_p2;
    sc_signal< sc_lv<63> > t1_V_fu_910_p3;
    sc_signal< sc_lv<64> > lhs_V_1_fu_964_p1;
    sc_signal< sc_lv<64> > rhs_V_2_fu_968_p1;
    sc_signal< sc_lv<64> > ret_V_16_fu_971_p2;
    sc_signal< sc_lv<64> > sext_ln657_fu_977_p1;
    sc_signal< sc_lv<37> > tmp_3_fu_931_p4;
    sc_signal< sc_lv<64> > ret_V_17_fu_980_p2;
    sc_signal< sc_lv<64> > zext_ln657_fu_986_p1;
    sc_signal< sc_lv<29> > tmp_4_fu_954_p4;
    sc_signal< sc_lv<64> > ret_V_18_fu_990_p2;
    sc_signal< sc_lv<64> > zext_ln657_1_fu_996_p1;
    sc_signal< sc_lv<63> > select_ln272_1_fu_1006_p3;
    sc_signal< sc_lv<64> > r_V_27_fu_1019_p0;
    sc_signal< sc_lv<63> > r_V_27_fu_1019_p1;
    sc_signal< sc_lv<126> > r_V_27_fu_1019_p2;
    sc_signal< sc_lv<17> > tmp_i_fu_1075_p3;
    sc_signal< sc_lv<17> > tmp_4_i_fu_1094_p3;
    sc_signal< sc_lv<32> > p_Val2_27_fu_1082_p5;
    sc_signal< sc_lv<32> > p_Result_25_fu_1113_p4;
    sc_signal< sc_lv<32> > p_Val2_28_fu_1101_p5;
    sc_signal< sc_lv<32> > p_Result_26_fu_1131_p4;
    sc_signal< sc_lv<63> > zext_ln1287_1_fu_1149_p1;
    sc_signal< sc_lv<11> > select_ln272_fu_1163_p3;
    sc_signal< sc_lv<17> > tmp_5_i_fu_1173_p3;
    sc_signal< sc_lv<16> > tmp_6_i_fu_1192_p3;
    sc_signal< sc_lv<32> > p_Val2_29_fu_1180_p5;
    sc_signal< sc_lv<32> > p_Result_27_fu_1211_p4;
    sc_signal< sc_lv<32> > p_Result_24_fu_1199_p5;
    sc_signal< sc_lv<32> > p_Result_28_fu_1229_p4;
    sc_signal< sc_lv<63> > zext_ln1287_2_fu_1257_p1;
    sc_signal< sc_lv<32> > add_ln442_fu_1252_p2;
    sc_signal< sc_lv<32> > tmp_i4_i_fu_1221_p3;
    sc_signal< sc_lv<63> > shl_ln1253_1_fu_1260_p2;
    sc_signal< sc_lv<63> > zext_ln1287_3_fu_1276_p1;
    sc_signal< sc_lv<32> > add_ln442_1_fu_1270_p2;
    sc_signal< sc_lv<32> > tmp_i6_i_fu_1239_p3;
    sc_signal< sc_lv<63> > shl_ln1253_2_fu_1280_p2;
    sc_signal< sc_lv<63> > zext_ln1287_4_fu_1298_p1;
    sc_signal< sc_lv<1> > icmp_ln444_1_fu_1265_p2;
    sc_signal< sc_lv<1> > icmp_ln444_fu_1247_p2;
    sc_signal< sc_lv<1> > xor_ln444_fu_1308_p2;
    sc_signal< sc_lv<1> > icmp_ln444_2_fu_1286_p2;
    sc_signal< sc_lv<1> > and_ln444_1_fu_1320_p2;
    sc_signal< sc_lv<1> > and_ln444_2_fu_1326_p2;
    sc_signal< sc_lv<1> > and_ln444_fu_1314_p2;
    sc_signal< sc_lv<32> > add_ln442_2_fu_1292_p2;
    sc_signal< sc_lv<1> > or_ln444_fu_1332_p2;
    sc_signal< sc_lv<32> > select_ln444_fu_1338_p3;
    sc_signal< sc_lv<32> > select_ln444_1_fu_1346_p3;
    sc_signal< sc_lv<12> > rhs_V_fu_1169_p1;
    sc_signal< sc_lv<12> > add_ln452_fu_1361_p2;
    sc_signal< sc_lv<32> > sext_ln452_fu_1367_p1;
    sc_signal< sc_lv<32> > select_ln444_2_fu_1353_p3;
    sc_signal< sc_lv<32> > newexp_fu_1371_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_1377_p3;
    sc_signal< sc_lv<63> > shl_ln1253_3_fu_1302_p2;
    sc_signal< sc_lv<52> > tmp_5_fu_1394_p4;
    sc_signal< sc_lv<52> > tmp_6_fu_1404_p4;
    sc_signal< sc_lv<52> > tmp_7_fu_1422_p4;
    sc_signal< sc_lv<52> > tmp_8_fu_1432_p4;
    sc_signal< sc_lv<52> > select_ln444_3_fu_1414_p3;
    sc_signal< sc_lv<52> > select_ln444_4_fu_1441_p3;
    sc_signal< sc_lv<1> > or_ln453_fu_1385_p2;
    sc_signal< sc_lv<52> > select_ln444_5_fu_1449_p3;
    sc_signal< sc_lv<1> > or_ln311_fu_1479_p2;
    sc_signal< sc_lv<11> > select_ln311_1_fu_1472_p3;
    sc_signal< sc_lv<11> > empty_fu_1390_p1;
    sc_signal< sc_lv<11> > select_ln307_fu_1465_p3;
    sc_signal< sc_lv<11> > select_ln311_fu_1484_p3;
    sc_signal< sc_lv<1> > and_ln300_1_fu_1499_p2;
    sc_signal< sc_lv<1> > xor_ln300_fu_1503_p2;
    sc_signal< sc_lv<1> > or_ln300_fu_1517_p2;
    sc_signal< sc_lv<52> > select_ln300_2_fu_1509_p3;
    sc_signal< sc_lv<52> > significand_V_fu_1457_p3;
    sc_signal< sc_lv<11> > ret_V_12_fu_1492_p3;
    sc_signal< sc_lv<52> > ret_V_13_fu_1521_p3;
    sc_signal< sc_lv<64> > p_Result_30_fu_1529_p4;
    sc_signal< sc_logic > grp_fu_406_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to9;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<223> > grp_fu_406_p00;
    sc_signal< sc_lv<223> > grp_fu_406_p10;
    sc_signal< sc_lv<108> > r_V_23_fu_871_p00;
    sc_signal< sc_lv<93> > r_V_24_fu_894_p00;
    sc_signal< sc_lv<75> > r_V_25_fu_925_p00;
    sc_signal< sc_lv<75> > r_V_25_fu_925_p10;
    sc_signal< sc_lv<60> > r_V_26_fu_948_p00;
    sc_signal< sc_lv<60> > r_V_26_fu_948_p10;
    sc_signal< sc_lv<126> > r_V_27_fu_1019_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_3FE;
    static const sc_lv<11> ap_const_lv11_44D;
    static const sc_lv<11> ap_const_lv11_4A;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_A6;
    static const sc_lv<32> ap_const_lv32_A7;
    static const sc_lv<32> ap_const_lv32_A9;
    static const sc_lv<11> ap_const_lv11_403;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<124> ap_const_lv124_0;
    static const sc_lv<32> ap_const_lv32_7B;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<63> ap_const_lv63_7FFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_7D;
    static const sc_lv<32> ap_const_lv32_6E;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<32> ap_const_lv32_6D;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_5D;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<12> ap_const_lv12_3FF;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<52> ap_const_lv52_FFFFFFFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_B_V_fu_653_p1();
    void thread_B_trunc_V_fu_657_p4();
    void thread_Ex_V_fu_543_p2();
    void thread_Mx_bits_V_1_fu_459_p2();
    void thread_Mx_zeros_V_fu_515_p1();
    void thread_add_ln114_1_fu_340_p2();
    void thread_add_ln114_fu_437_p2();
    void thread_add_ln442_1_fu_1270_p2();
    void thread_add_ln442_2_fu_1292_p2();
    void thread_add_ln442_fu_1252_p2();
    void thread_add_ln452_fu_1361_p2();
    void thread_addr_V_fu_346_p3();
    void thread_and_ln300_1_fu_1499_p2();
    void thread_and_ln300_fu_802_p2();
    void thread_and_ln307_fu_806_p2();
    void thread_and_ln311_fu_816_p2();
    void thread_and_ln444_1_fu_1320_p2();
    void thread_and_ln444_2_fu_1326_p2();
    void thread_and_ln444_fu_1314_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to9();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_closepath_fu_334_p2();
    void thread_cos_basis_fu_636_p3();
    void thread_empty_fu_1390_p1();
    void thread_fourth_order_double_4_address0();
    void thread_fourth_order_double_4_ce0();
    void thread_fourth_order_double_5_address0();
    void thread_fourth_order_double_5_ce0();
    void thread_fourth_order_double_6_address0();
    void thread_fourth_order_double_6_ce0();
    void thread_fourth_order_double_7_address0();
    void thread_fourth_order_double_7_ce0();
    void thread_fourth_order_double_s_address0();
    void thread_fourth_order_double_s_ce0();
    void thread_grp_fu_406_ce();
    void thread_grp_fu_406_p0();
    void thread_grp_fu_406_p00();
    void thread_grp_fu_406_p1();
    void thread_grp_fu_406_p10();
    void thread_icmp_ln1452_fu_1158_p2();
    void thread_icmp_ln444_1_fu_1265_p2();
    void thread_icmp_ln444_2_fu_1286_p2();
    void thread_icmp_ln444_fu_1247_p2();
    void thread_icmp_ln833_1_fu_412_p2();
    void thread_icmp_ln833_2_fu_580_p2();
    void thread_icmp_ln833_fu_575_p2();
    void thread_isNeg_fu_553_p3();
    void thread_lhs_V_1_fu_964_p1();
    void thread_newexp_fu_1371_p2();
    void thread_or_ln300_fu_1517_p2();
    void thread_or_ln311_fu_1479_p2();
    void thread_or_ln444_fu_1332_p2();
    void thread_or_ln453_fu_1385_p2();
    void thread_p_Repl2_2_fu_822_p3();
    void thread_p_Result_20_fu_392_p3();
    void thread_p_Result_21_fu_481_p3();
    void thread_p_Result_22_fu_499_p3();
    void thread_p_Result_23_fu_698_p3();
    void thread_p_Result_24_fu_1199_p5();
    void thread_p_Result_25_fu_1113_p4();
    void thread_p_Result_26_fu_1131_p4();
    void thread_p_Result_27_fu_1211_p4();
    void thread_p_Result_28_fu_1229_p4();
    void thread_p_Result_29_fu_712_p3();
    void thread_p_Result_30_fu_1529_p4();
    void thread_p_Result_8_fu_489_p4();
    void thread_p_Result_i_fu_643_p4();
    void thread_p_Result_i_i_48_fu_471_p4();
    void thread_p_Result_i_i_fu_354_p4();
    void thread_p_Val2_27_fu_1082_p5();
    void thread_p_Val2_28_fu_1101_p5();
    void thread_p_Val2_29_fu_1180_p5();
    void thread_p_Val2_37_fu_449_p3();
    void thread_p_Val2_7_fu_464_p3();
    void thread_p_Val2_s_fu_308_p1();
    void thread_r_V_17_fu_376_p2();
    void thread_r_V_18_fu_523_p2();
    void thread_r_V_19_fu_602_p3();
    void thread_r_V_20_fu_671_p0();
    void thread_r_V_20_fu_671_p1();
    void thread_r_V_20_fu_671_p2();
    void thread_r_V_21_fu_833_p0();
    void thread_r_V_21_fu_833_p1();
    void thread_r_V_21_fu_833_p2();
    void thread_r_V_22_fu_848_p0();
    void thread_r_V_22_fu_848_p1();
    void thread_r_V_22_fu_848_p2();
    void thread_r_V_23_fu_871_p0();
    void thread_r_V_23_fu_871_p00();
    void thread_r_V_23_fu_871_p1();
    void thread_r_V_23_fu_871_p2();
    void thread_r_V_24_fu_894_p0();
    void thread_r_V_24_fu_894_p00();
    void thread_r_V_24_fu_894_p1();
    void thread_r_V_24_fu_894_p2();
    void thread_r_V_25_fu_925_p0();
    void thread_r_V_25_fu_925_p00();
    void thread_r_V_25_fu_925_p1();
    void thread_r_V_25_fu_925_p10();
    void thread_r_V_25_fu_925_p2();
    void thread_r_V_26_fu_948_p0();
    void thread_r_V_26_fu_948_p00();
    void thread_r_V_26_fu_948_p1();
    void thread_r_V_26_fu_948_p10();
    void thread_r_V_26_fu_948_p2();
    void thread_r_V_27_fu_1019_p0();
    void thread_r_V_27_fu_1019_p1();
    void thread_r_V_27_fu_1019_p10();
    void thread_r_V_27_fu_1019_p2();
    void thread_r_V_3_fu_597_p2();
    void thread_r_V_5_fu_667_p1();
    void thread_r_V_8_fu_830_p1();
    void thread_r_V_fu_592_p2();
    void thread_ref_4oPi_table_256_V_address0();
    void thread_ref_4oPi_table_256_V_ce0();
    void thread_ret_V_12_fu_1492_p3();
    void thread_ret_V_13_fu_1521_p3();
    void thread_ret_V_16_fu_971_p2();
    void thread_ret_V_17_fu_980_p2();
    void thread_ret_V_18_fu_990_p2();
    void thread_ret_V_fu_1000_p2();
    void thread_rhs_V_2_fu_968_p1();
    void thread_rhs_V_fu_1169_p1();
    void thread_select_ln271_fu_794_p3();
    void thread_select_ln272_1_fu_1006_p3();
    void thread_select_ln272_fu_1163_p3();
    void thread_select_ln300_2_fu_1509_p3();
    void thread_select_ln307_fu_1465_p3();
    void thread_select_ln311_1_fu_1472_p3();
    void thread_select_ln311_fu_1484_p3();
    void thread_select_ln444_1_fu_1346_p3();
    void thread_select_ln444_2_fu_1353_p3();
    void thread_select_ln444_3_fu_1414_p3();
    void thread_select_ln444_4_fu_1441_p3();
    void thread_select_ln444_5_fu_1449_p3();
    void thread_select_ln444_fu_1338_p3();
    void thread_select_ln482_fu_442_p3();
    void thread_sext_ln1311_fu_585_p1();
    void thread_sext_ln1334_fu_549_p1();
    void thread_sext_ln452_fu_1367_p1();
    void thread_sext_ln657_fu_977_p1();
    void thread_shl_ln1253_1_fu_1260_p2();
    void thread_shl_ln1253_2_fu_1280_p2();
    void thread_shl_ln1253_3_fu_1302_p2();
    void thread_shl_ln1253_fu_1153_p2();
    void thread_significand_V_fu_1457_p3();
    void thread_sin_basis_fu_692_p2();
    void thread_sub_ln1311_fu_561_p2();
    void thread_t1_V_fu_910_p3();
    void thread_tmp_11_fu_1377_p3();
    void thread_tmp_3_fu_931_p4();
    void thread_tmp_4_fu_954_p4();
    void thread_tmp_4_i_fu_1094_p3();
    void thread_tmp_5_fu_1394_p4();
    void thread_tmp_5_i_fu_1173_p3();
    void thread_tmp_6_fu_1404_p4();
    void thread_tmp_6_i_fu_1192_p3();
    void thread_tmp_7_fu_1422_p4();
    void thread_tmp_8_fu_1432_p4();
    void thread_tmp_V_1_fu_330_p1();
    void thread_tmp_V_fu_320_p4();
    void thread_tmp_i2_i_fu_1141_p3();
    void thread_tmp_i4_i_fu_1221_p3();
    void thread_tmp_i6_i_fu_1239_p3();
    void thread_tmp_i_fu_1075_p3();
    void thread_tmp_i_i2_fu_1123_p3();
    void thread_tmp_i_i_fu_507_p3();
    void thread_trunc_ln601_fu_369_p1();
    void thread_trunc_ln745_fu_455_p1();
    void thread_ush_fu_567_p3();
    void thread_xor_ln271_fu_630_p2();
    void thread_xor_ln29_fu_687_p2();
    void thread_xor_ln300_fu_1503_p2();
    void thread_xor_ln311_fu_811_p2();
    void thread_xor_ln444_fu_1308_p2();
    void thread_zext_ln1253_fu_519_p1();
    void thread_zext_ln1287_1_fu_1149_p1();
    void thread_zext_ln1287_2_fu_1257_p1();
    void thread_zext_ln1287_3_fu_1276_p1();
    void thread_zext_ln1287_4_fu_1298_p1();
    void thread_zext_ln1287_fu_588_p1();
    void thread_zext_ln498_fu_706_p1();
    void thread_zext_ln635_fu_364_p1();
    void thread_zext_ln655_fu_539_p1();
    void thread_zext_ln657_1_fu_996_p1();
    void thread_zext_ln657_fu_986_p1();
    void thread_zext_ln744_fu_373_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
