// Seed: 1858966115
module module_0 (
    input wor   id_0,
    input uwire id_1,
    input tri1  id_2,
    input tri   id_3
);
  assign id_5 = 1;
  wire id_6;
  wor  id_7;
  always @(*) id_5 = 1;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7
);
  wire id_9;
  wire id_10;
  xor (id_4, id_0, id_2, id_10, id_7);
  module_0(
      id_6, id_0, id_1, id_1
  );
endmodule
