fusesoc-deps := \
  /home/veronia/core-v-mini-mcu/core-v-mini-mcu.core \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/include/addr_map_rule_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/include/obi_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/include/reg_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/include/core_v_mini_mcu_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/core_v_mini_mcu.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/cpu_subsystem.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/memory_subsystem.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/system_bus.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/system_xbar.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/debug_subsystem.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/peripheral_subsystem.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/reg_to_tlul.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/wrappers/cv32e40p_fp_wrapper.sv \
  /home/veronia/core-v-mini-mcu/hw/simulation/sram_wrapper.sv \
  /home/veronia/core-v-mini-mcu/tb/tb_util.svh \
  /home/veronia/core-v-mini-mcu/tb/testharness.sv \
  /home/veronia/core-v-mini-mcu/hw/core-v-mini-mcu/core_v_mini_mcu.vlt \
  /home/veronia/core-v-mini-mcu/hw/ip/soc_ctrl/soc_ctrl.vlt \
  /home/veronia/core-v-mini-mcu/hw/ip_examples/slow_memory/slow_memory.vlt \
  /home/veronia/core-v-mini-mcu/tb/tb_top.cpp \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/verilator_waiver.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/cv32e40p.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/common_cells.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/fpnew.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/tech_cells_generic.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/riscv_dbg.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/register_interface.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/uart.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/uartdpi.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/waiver/lint/cluster_interconnect.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/dv/dpi/uartdpi/uartdpi.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/dv/dpi/uartdpi/uartdpi.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/dv/dpi/uartdpi/uartdpi.c \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/dv/dpi/uartdpi/uartdpi.h \
  /home/veronia/core-v-mini-mcu/hw/ip_examples/slow_memory/example_slow_memory.core \
  /home/veronia/core-v-mini-mcu/hw/ip_examples/slow_memory/rtl/slow_memory.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_tech_cells_generic.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/ibex_core.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/lint/verilator_waiver.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_alu.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_branch_predict.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_compressed_decoder.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_controller.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_cs_registers.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_csr.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_counter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_decoder.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_ex_block.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_fetch_fifo.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_id_stage.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_if_stage.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_load_store_unit.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_multdiv_fast.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_multdiv_slow.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_prefetch_buffer.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_pmp.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_wb_stage.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_dummy_instr.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_core.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_pmp_reset_default.svh \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/ibex_pkg.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e20/rtl/ibex_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_clock_gating.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/prim_generic_clock_gating.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/lint/prim_generic_clock_gating.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_gating.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/primgen.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_pkg.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_prim_pkg-impl_0.1/prim_pkg.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_prim_pkg-impl_0.1/prim_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/lint/common.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/lint/tools/verilator/common.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_assert.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_dummy_macros.svh \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_yosys_macros.svh \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_assert_standard_macros.svh \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/uart/uart.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/uart/lint/uart.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_reg_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_reg_top.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_rx.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_tx.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart_core.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/uart/rtl/uart.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/tlul.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/adapter_reg.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/lint/tlul_adapter_reg.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_adapter_reg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/trans_intg.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_cmd_intg_gen.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_cmd_intg_chk.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_rsp_intg_gen.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_rsp_intg_chk.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/common.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/lint/tlul_common.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_fifo_sync.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_fifo_async.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_assert.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_err.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_assert_multiple.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/headers.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/tlul/rtl/tlul_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_fifo.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/lint/prim_fifo.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_fifo_async.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_fifo_sync.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_flop_2sync.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/prim_generic_flop_2sync.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_2sync.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_flop.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/prim_generic_flop.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_secded.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_22_16_dec.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_22_16_enc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_28_22_dec.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_28_22_enc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_39_32_dec.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_39_32_enc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_64_57_dec.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_64_57_enc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_72_64_dec.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_72_64_enc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/lint/prim.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_clock_gating_sync.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_receiver.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_esc_sender.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sram_arbiter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_slicer.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_reqack.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_reqack_data.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_sync_slow_fast.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_keccak.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_packer.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_packer_fifo.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_gate_gen.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_pulse_sync.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_filter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_filter_ctr.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_intr_hw.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_xor2.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_xor2-impl_0/prim_xor2.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_xor2-impl_0/prim_xor2.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/prim_generic_xor2.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_xor2.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_cipher.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subst_perm.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_present.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_prince.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_cipher_pkg.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_cipher_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_subreg.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/lint/prim_subreg.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_arb.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_ext.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_subreg_shadow.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_alert.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_receiver.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_alert_sender.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_arbiter.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/lint/prim_arbiter.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_ppc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_tree.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_arbiter_fixed.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_flop_en.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/prim_generic_flop_en.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_en.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_buf.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/prim_generic_buf.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_buf.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_clock_mux2.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/prim_generic_clock_mux2.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/lint/prim_generic_clock_mux2.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_pad_wrapper.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_pad_wrapper-impl_0/prim_pad_wrapper.core \
  /home/veronia/core-v-mini-mcu/build/openhwgroup.org_systems_core-v-mini-mcu_0/sim-verilator/generated/lowrisc_prim_pad_wrapper-impl_0/prim_pad_wrapper.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/prim_generic_pad_wrapper.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/lint/prim_generic_pad_wrapper.vlt \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_pad_wrapper.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_pad_wrapper_pkg.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_pad_wrapper_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_diff_decode.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_diff_decode.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/prim_util.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/rtl/prim_util_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/top_earlgrey/top_pkg.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/top_earlgrey/rtl/top_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/lint/comportable.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/lint/tools/verilator/comportable.vlt \
  /home/veronia/core-v-mini-mcu/hw/ip/soc_ctrl/openhwgroup_soc_ctrl.core \
  /home/veronia/core-v-mini-mcu/hw/ip/soc_ctrl/rtl/soc_ctrl_reg_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/ip/soc_ctrl/rtl/soc_ctrl_reg_top.sv \
  /home/veronia/core-v-mini-mcu/hw/ip/soc_ctrl/rtl/soc_ctrl.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_register_interface.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_register_interface/src/reg_intf.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_register_interface/src/periph_to_reg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_register_interface/src/reg_demux.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_riscv_dbg/src/dm_top.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_cluster_interconnect.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_cluster_interconnect/rtl/tcdm_variable_latency_interconnect/xbar_varlat.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_cluster_interconnect/rtl/tcdm_variable_latency_interconnect/addr_dec_resp_mux_varlat.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/common_cells.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/include/common_cells/registers.svh \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/binary_to_gray.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/cdc_2phase.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/clk_div.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/delta_counter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/ecc_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/exp_backoff.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/fifo_v3.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/gray_to_binary.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/lfsr.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/mv_filter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/plru_tree.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/popcount.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/serial_deglitch.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/shift_reg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/spill_register.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_demux.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_filter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_fork.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_intf.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_join.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_mux.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/sub_per_hash.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/sync.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/sync_wedge.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/unread.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/addr_decode.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/cb_filter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/counter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/ecc_decode.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/ecc_encode.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/edge_detect.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/lzc.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/max_counter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/rstgen.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_delay.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_fifo.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_xbar.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/fall_through_register.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/id_queue.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_to_mem.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_omega_net.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_register.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/stream_arbiter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/edge_propagator.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_fma.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/pulp_platform_fpnew/src/fpnew_top.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40n_data_xbar.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_core_log.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_ff.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/primgen.core \
  /home/veronia/core-v-mini-mcu/hw/vendor/lowrisc_opentitan/hw/ip/prim/util/primgen.py
