#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 19 16:14:54 2018
# Process ID: 3928
# Log file: C:/Users/Administrator/Desktop/shudian2/LAB_5/vivado.log
# Journal file: C:/Users/Administrator/Desktop/shudian2/LAB_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab5tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab5tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 50fded62b3024a6bbc464c441edb6738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5tb_behav xil_defaultlib.lab5tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <lab4> not found while processing module instance <fun> [C:/Users/Administrator/Desktop/shudian2/lab5.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/elaborate.log' file for more information.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab5tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab5tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/lab5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 50fded62b3024a6bbc464c441edb6738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5tb_behav xil_defaultlib.lab5tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] counter(initial_=4'b010,mode=4'b1001) expects 7 arguments [C:/Users/Administrator/Desktop/shudian2/lab5.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/shudian2/LAB_5/LAB_5.sim/sim_1/behav/elaborate.log' file for more information.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 19 16:23:36 2018...
