Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 20:31:20 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.120        0.000                      0                 2880        0.107        0.000                      0                 2880        3.000        0.000                       0                  1126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.120        0.000                      0                 2880        0.107        0.000                      0                 2880        3.000        0.000                       0                  1126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.929ns (42.906%)  route 3.898ns (57.094%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.649    add0/out_reg[19]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.763 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.763    add0/out_reg[23]_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.877    add0/out_reg[27]_i_2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.190 r  add0/out_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.304     7.494    add0/add0_out[31]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.306     7.800 r  add0/out[31]_i_3__1/O
                         net (fo=1, routed)           0.000     7.800    sum0/out_reg[31]_1
    SLICE_X40Y54         FDRE                                         r  sum0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X40Y54         FDRE                                         r  sum0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031     7.920    sum0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 2.947ns (43.087%)  route 3.893ns (56.913%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.649    add0/out_reg[19]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.763 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.763    add0/out_reg[23]_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.877    add0/out_reg[27]_i_2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.211 r  add0/out_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.299     7.510    add0/add0_out[29]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.303     7.813 r  add0/out[29]_i_1__0/O
                         net (fo=1, routed)           0.000     7.813    sum0/out_reg[29]_1
    SLICE_X42Y53         FDRE                                         r  sum0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X42Y53         FDRE                                         r  sum0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.081     7.970    sum0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 2.833ns (42.172%)  route 3.885ns (57.828%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.649    add0/out_reg[19]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.763 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.763    add0/out_reg[23]_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.097 r  add0/out_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.291     7.388    add0/add0_out[25]
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.303     7.691 r  add0/out[25]_i_1__0/O
                         net (fo=1, routed)           0.000     7.691    sum0/out_reg[25]_1
    SLICE_X43Y52         FDRE                                         r  sum0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X43Y52         FDRE                                         r  sum0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.029     7.918    sum0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.831ns (42.149%)  route 3.886ns (57.851%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.649    add0/out_reg[19]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.763 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.763    add0/out_reg[23]_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.877    add0/out_reg[27]_i_2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.099 r  add0/out_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.292     7.391    add0/add0_out[28]
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.299     7.690 r  add0/out[28]_i_1__0/O
                         net (fo=1, routed)           0.000     7.690    sum0/out_reg[28]_1
    SLICE_X43Y53         FDRE                                         r  sum0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X43Y53         FDRE                                         r  sum0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.032     7.921    sum0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 2.851ns (42.279%)  route 3.892ns (57.721%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.649    add0/out_reg[19]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.763 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.763    add0/out_reg[23]_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  add0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.877    add0/out_reg[27]_i_2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.116 r  add0/out_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.299     7.414    add0/add0_out[30]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.302     7.716 r  add0/out[30]_i_1__0/O
                         net (fo=1, routed)           0.000     7.716    sum0/out_reg[30]_1
    SLICE_X42Y53         FDRE                                         r  sum0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X42Y53         FDRE                                         r  sum0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.079     7.968    sum0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 2.815ns (41.757%)  route 3.926ns (58.243%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.649    add0/out_reg[19]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.763 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.763    add0/out_reg[23]_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.076 r  add0/out_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.333     7.408    add0/add0_out[27]
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.306     7.714 r  add0/out[27]_i_1__0/O
                         net (fo=1, routed)           0.000     7.714    sum0/out_reg[27]_1
    SLICE_X38Y51         FDRE                                         r  sum0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X38Y51         FDRE                                         r  sum0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)        0.079     7.968    sum0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.489ns (37.297%)  route 4.184ns (62.703%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.757 r  add0/out_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.591     7.347    add0/add0_out[16]
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.299     7.646 r  add0/out[16]_i_1__0/O
                         net (fo=1, routed)           0.000     7.646    sum0/out_reg[16]_1
    SLICE_X40Y50         FDRE                                         r  sum0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X40Y50         FDRE                                         r  sum0/out_reg[16]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.029     7.918    sum0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 2.473ns (37.154%)  route 4.183ns (62.846%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.733 r  add0/out_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.590     7.323    add0/add0_out[15]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.306     7.629 r  add0/out[15]_i_1__0/O
                         net (fo=1, routed)           0.000     7.629    sum0/out_reg[15]_1
    SLICE_X40Y49         FDRE                                         r  sum0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X40Y49         FDRE                                         r  sum0/out_reg[15]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.032     7.921    sum0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.719ns (41.071%)  route 3.901ns (58.929%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.649    add0/out_reg[19]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.983 r  add0/out_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.307     7.290    add0/add0_out[21]
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.303     7.593 r  add0/out[21]_i_1__0/O
                         net (fo=1, routed)           0.000     7.593    sum0/out_reg[21]_1
    SLICE_X39Y51         FDRE                                         r  sum0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X39Y51         FDRE                                         r  sum0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)        0.029     7.918    sum0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 fsm1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.737ns (41.330%)  route 3.885ns (58.670%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.973     0.973    fsm1/clk
    SLICE_X41Y46         FDRE                                         r  fsm1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[16]/Q
                         net (fo=3, routed)           0.814     2.243    fsm1/fsm1_out[16]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     2.367 r  fsm1/y_addr0[3]_INST_0_i_38/O
                         net (fo=2, routed)           0.655     3.022    fsm1/y_addr0[3]_INST_0_i_38_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.146 r  fsm1/y_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.824     3.970    fsm1/y_addr0[3]_INST_0_i_23_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.094 f  fsm1/y_addr0[3]_INST_0_i_10/O
                         net (fo=72, routed)          0.516     4.610    fsm1/out_reg[3]_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.734 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=131, routed)         0.784     5.518    add0/out_reg[31]_i_5_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  add0/out[3]_i_9/O
                         net (fo=1, routed)           0.000     5.642    add0/out[3]_i_9_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.192 r  add0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.192    add0/out_reg[3]_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.306 r  add0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.306    add0/out_reg[7]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.420 r  add0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.420    add0/out_reg[11]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.534 r  add0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.535    add0/out_reg[15]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  add0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.649    add0/out_reg[19]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.763 r  add0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.763    add0/out_reg[23]_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.002 r  add0/out_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.292     7.293    add0/add0_out[26]
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.302     7.595 r  add0/out[26]_i_1__0/O
                         net (fo=1, routed)           0.000     7.595    sum0/out_reg[26]_1
    SLICE_X43Y52         FDRE                                         r  sum0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1129, unset)         0.924     7.924    sum0/clk
    SLICE_X43Y52         FDRE                                         r  sum0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.032     7.921    sum0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  0.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 div0/quotient_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    div0/clk
    SLICE_X35Y64         FDRE                                         r  div0/quotient_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_reg[17]/Q
                         net (fo=2, routed)           0.063     0.614    div0/quotient_reg_n_0_[17]
    SLICE_X34Y64         FDRE                                         r  div0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    div0/clk
    SLICE_X34Y64         FDRE                                         r  div0/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.076     0.508    div0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 zRead00/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    zRead00/clk
    SLICE_X45Y65         FDRE                                         r  zRead00/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[17]/Q
                         net (fo=1, routed)           0.101     0.652    yWrite10/out_reg[17]_1
    SLICE_X47Y65         FDRE                                         r  yWrite10/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    yWrite10/clk
    SLICE_X47Y65         FDRE                                         r  yWrite10/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    yWrite10/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            beta0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    mult0/clk
    SLICE_X35Y56         FDRE                                         r  mult0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[15]/Q
                         net (fo=1, routed)           0.110     0.661    beta0/out[15]
    SLICE_X35Y55         FDRE                                         r  beta0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    beta0/clk
    SLICE_X35Y55         FDRE                                         r  beta0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    beta0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult2/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    mult2/clk
    SLICE_X45Y47         FDRE                                         r  mult2/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    mult2/done_buf_reg[0]__0
    SLICE_X45Y48         FDRE                                         r  mult2/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    mult2/clk
    SLICE_X45Y48         FDRE                                         r  mult2/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 zRead00/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    zRead00/clk
    SLICE_X41Y65         FDRE                                         r  zRead00/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[25]/Q
                         net (fo=1, routed)           0.110     0.661    yWrite10/out_reg[25]_1
    SLICE_X41Y64         FDRE                                         r  yWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    yWrite10/clk
    SLICE_X41Y64         FDRE                                         r  yWrite10/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.070     0.502    yWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zRead00/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    zRead00/clk
    SLICE_X41Y65         FDRE                                         r  zRead00/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[31]/Q
                         net (fo=1, routed)           0.113     0.664    yWrite10/out_reg[31]_1
    SLICE_X41Y64         FDRE                                         r  yWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    yWrite10/clk
    SLICE_X41Y64         FDRE                                         r  yWrite10/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.072     0.504    yWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 div0/quotient_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    div0/clk
    SLICE_X39Y62         FDRE                                         r  div0/quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_reg[7]/Q
                         net (fo=2, routed)           0.112     0.663    div0/quotient_reg_n_0_[7]
    SLICE_X37Y62         FDRE                                         r  div0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    div0/clk
    SLICE_X37Y62         FDRE                                         r  div0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.071     0.503    div0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 div0/quotient_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    div0/clk
    SLICE_X37Y63         FDRE                                         r  div0/quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_reg[9]/Q
                         net (fo=2, routed)           0.121     0.672    div0/quotient_reg_n_0_[9]
    SLICE_X37Y62         FDRE                                         r  div0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    div0/clk
    SLICE_X37Y62         FDRE                                         r  div0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.078     0.510    div0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    mult2/clk
    SLICE_X39Y47         FDRE                                         r  mult2/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.114     0.665    mult2/p_1_in[11]
    SLICE_X41Y48         FDRE                                         r  mult2/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    mult2/clk
    SLICE_X41Y48         FDRE                                         r  mult2/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zRead00/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.410     0.410    zRead00/clk
    SLICE_X44Y60         FDRE                                         r  zRead00/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[3]/Q
                         net (fo=1, routed)           0.115     0.666    yWrite10/out_reg[3]_1
    SLICE_X44Y61         FDRE                                         r  yWrite10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1129, unset)         0.432     0.432    yWrite10/clk
    SLICE_X44Y61         FDRE                                         r  yWrite10/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.070     0.502    yWrite10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y19   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y18   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y17   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y25   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y24   mult3/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X28Y50  mult0/out_tmp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X28Y54  mult0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y50  mult0/out_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y54  mult0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y57  mult0/out_tmp_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y57  mult0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y56  mult0/out_tmp_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y57  mult0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y56  mult0/out_tmp_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  mult0/out_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y50  mult0/out_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y50  mult0/out_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y50  mult0/out_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y54  mult0/out_tmp_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y57  mult0/out_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y57  mult0/out_tmp_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y56  mult0/out_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y57  mult0/out_tmp_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y56  mult0/out_tmp_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  mult0/out_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y50  mult0/out_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y50  mult0/out_tmp_reg[2]/C



