// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0,
        denom_row_address0,
        denom_row_ce0,
        denom_row_we0,
        denom_row_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0;
output  [7:0] denom_row_address0;
output   denom_row_ce0;
output   denom_row_we0;
output  [23:0] denom_row_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln36_fu_290_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln38_fu_314_p2;
reg   [0:0] icmp_ln38_reg_626;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] trunc_ln36_fu_336_p1;
reg   [7:0] trunc_ln36_reg_631;
wire   [2:0] trunc_ln38_fu_368_p1;
reg   [2:0] trunc_ln38_reg_641;
reg   [2:0] lshr_ln_reg_645;
wire   [0:0] icmp_ln38_1_fu_406_p2;
reg   [0:0] icmp_ln38_1_reg_650;
reg   [7:0] denom_row_addr_reg_654;
wire   [63:0] zext_ln40_1_fu_363_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln36_fu_340_p1;
wire   [63:0] zext_ln41_fu_443_p1;
reg   [23:0] empty_fu_114;
wire  signed [23:0] select_ln42_1_fu_517_p3;
wire    ap_loop_init;
reg   [6:0] j_fu_118;
wire   [6:0] add_ln38_fu_400_p2;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_122;
wire   [8:0] select_ln36_2_fu_328_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [14:0] indvar_flatten_fu_126;
wire   [14:0] add_ln36_1_fu_296_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
reg    A_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local;
reg    denom_row_we0_local;
wire   [23:0] select_ln44_1_fu_581_p3;
reg    denom_row_ce0_local;
wire   [8:0] add_ln36_fu_308_p2;
wire   [6:0] select_ln36_fu_320_p3;
wire   [13:0] tmp_s_fu_345_p3;
wire   [13:0] zext_ln40_fu_353_p1;
wire   [13:0] add_ln40_fu_357_p2;
wire   [10:0] tmp_113_fu_437_p3;
wire  signed [23:0] select_ln36_1_fu_430_p3;
wire  signed [23:0] sext_ln42_1_fu_459_p0;
wire  signed [23:0] add_ln42_fu_463_p0;
wire  signed [24:0] sext_ln42_1_fu_459_p1;
wire  signed [24:0] sext_ln42_fu_455_p1;
wire   [24:0] add_ln42_1_fu_469_p2;
wire   [23:0] add_ln42_fu_463_p2;
wire   [0:0] tmp_fu_475_p3;
wire   [0:0] tmp_115_fu_483_p3;
wire   [0:0] xor_ln42_fu_491_p2;
wire   [0:0] and_ln42_fu_497_p2;
wire   [0:0] xor_ln42_1_fu_503_p2;
wire   [23:0] select_ln42_fu_509_p3;
wire  signed [24:0] sext_ln44_fu_525_p1;
wire   [24:0] add_ln44_fu_529_p2;
wire   [0:0] tmp_116_fu_535_p3;
wire   [0:0] tmp_117_fu_547_p3;
wire   [0:0] xor_ln44_fu_555_p2;
wire   [0:0] and_ln44_fu_561_p2;
wire   [0:0] xor_ln44_1_fu_567_p2;
wire   [23:0] select_ln44_fu_573_p3;
wire   [23:0] trunc_ln44_fu_543_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 empty_fu_114 = 24'd0;
#0 j_fu_118 = 7'd0;
#0 i_fu_122 = 9'd0;
#0 indvar_flatten_fu_126 = 15'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_114 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_fu_114 <= select_ln42_1_fu_517_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln36_fu_290_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_122 <= select_ln36_2_fu_328_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_122 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln36_fu_290_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_126 <= add_ln36_1_fu_296_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_126 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln36_fu_290_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_118 <= add_ln38_fu_400_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_118 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denom_row_addr_reg_654 <= zext_ln36_fu_340_p1;
        icmp_ln38_1_reg_650 <= icmp_ln38_1_fu_406_p2;
        icmp_ln38_reg_626 <= icmp_ln38_fu_314_p2;
        lshr_ln_reg_645 <= {{select_ln36_fu_320_p3[5:3]}};
        trunc_ln36_reg_631 <= trunc_ln36_fu_336_p1;
        trunc_ln38_reg_641 <= trunc_ln38_fu_368_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_ce0_local = 1'b1;
    end else begin
        A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_290_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denom_row_ce0_local = 1'b1;
    end else begin
        denom_row_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln38_1_reg_650 == 1'd1))) begin
        denom_row_we0_local = 1'b1;
    end else begin
        denom_row_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln38_reg_641 == 3'd6))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln38_reg_641 == 3'd5))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln38_reg_641 == 3'd4))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln38_reg_641 == 3'd3))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln38_reg_641 == 3'd2))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln38_reg_641 == 3'd1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln38_reg_641 == 3'd0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln38_reg_641 == 3'd7))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = zext_ln40_1_fu_363_p1;

assign A_ce0 = A_ce0_local;

assign add_ln36_1_fu_296_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln36_fu_308_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln38_fu_400_p2 = (select_ln36_fu_320_p3 + 7'd1);

assign add_ln40_fu_357_p2 = (tmp_s_fu_345_p3 + zext_ln40_fu_353_p1);

assign add_ln42_1_fu_469_p2 = ($signed(sext_ln42_1_fu_459_p1) + $signed(sext_ln42_fu_455_p1));

assign add_ln42_fu_463_p0 = A_q0;

assign add_ln42_fu_463_p2 = ($signed(add_ln42_fu_463_p0) + $signed(select_ln36_1_fu_430_p3));

assign add_ln44_fu_529_p2 = ($signed(sext_ln44_fu_525_p1) + $signed(25'd65536));

assign and_ln42_fu_497_p2 = (xor_ln42_fu_491_p2 & tmp_115_fu_483_p3);

assign and_ln44_fu_561_p2 = (xor_ln44_fu_555_p2 & tmp_117_fu_547_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign denom_row_address0 = denom_row_addr_reg_654;

assign denom_row_ce0 = denom_row_ce0_local;

assign denom_row_d0 = select_ln44_1_fu_581_p3;

assign denom_row_we0 = denom_row_we0_local;

assign icmp_ln36_fu_290_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln38_1_fu_406_p2 = ((add_ln38_fu_400_p2 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_314_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign select_ln36_1_fu_430_p3 = ((icmp_ln38_reg_626[0:0] == 1'b1) ? 24'd0 : empty_fu_114);

assign select_ln36_2_fu_328_p3 = ((icmp_ln38_fu_314_p2[0:0] == 1'b1) ? add_ln36_fu_308_p2 : ap_sig_allocacmp_i_load);

assign select_ln36_fu_320_p3 = ((icmp_ln38_fu_314_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign select_ln42_1_fu_517_p3 = ((xor_ln42_1_fu_503_p2[0:0] == 1'b1) ? select_ln42_fu_509_p3 : add_ln42_fu_463_p2);

assign select_ln42_fu_509_p3 = ((and_ln42_fu_497_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln44_1_fu_581_p3 = ((xor_ln44_1_fu_567_p2[0:0] == 1'b1) ? select_ln44_fu_573_p3 : trunc_ln44_fu_543_p1);

assign select_ln44_fu_573_p3 = ((and_ln44_fu_561_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln42_1_fu_459_p0 = A_q0;

assign sext_ln42_1_fu_459_p1 = sext_ln42_1_fu_459_p0;

assign sext_ln42_fu_455_p1 = select_ln36_1_fu_430_p3;

assign sext_ln44_fu_525_p1 = select_ln42_1_fu_517_p3;

assign tmp_113_fu_437_p3 = {{trunc_ln36_reg_631}, {lshr_ln_reg_645}};

assign tmp_115_fu_483_p3 = add_ln42_fu_463_p2[32'd23];

assign tmp_116_fu_535_p3 = add_ln44_fu_529_p2[32'd24];

assign tmp_117_fu_547_p3 = add_ln44_fu_529_p2[32'd23];

assign tmp_fu_475_p3 = add_ln42_1_fu_469_p2[32'd24];

assign tmp_s_fu_345_p3 = {{trunc_ln36_fu_336_p1}, {6'd0}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0 = zext_ln41_fu_443_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0 = A_q0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0 = zext_ln41_fu_443_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0 = A_q0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0 = zext_ln41_fu_443_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0 = A_q0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0 = zext_ln41_fu_443_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0 = A_q0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0 = zext_ln41_fu_443_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0 = A_q0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0 = zext_ln41_fu_443_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0 = A_q0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0 = zext_ln41_fu_443_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0 = A_q0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0 = zext_ln41_fu_443_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0 = A_q0;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0_local;

assign trunc_ln36_fu_336_p1 = select_ln36_2_fu_328_p3[7:0];

assign trunc_ln38_fu_368_p1 = select_ln36_fu_320_p3[2:0];

assign trunc_ln44_fu_543_p1 = add_ln44_fu_529_p2[23:0];

assign xor_ln42_1_fu_503_p2 = (tmp_fu_475_p3 ^ tmp_115_fu_483_p3);

assign xor_ln42_fu_491_p2 = (tmp_fu_475_p3 ^ 1'd1);

assign xor_ln44_1_fu_567_p2 = (tmp_117_fu_547_p3 ^ tmp_116_fu_535_p3);

assign xor_ln44_fu_555_p2 = (tmp_116_fu_535_p3 ^ 1'd1);

assign zext_ln36_fu_340_p1 = select_ln36_2_fu_328_p3;

assign zext_ln40_1_fu_363_p1 = add_ln40_fu_357_p2;

assign zext_ln40_fu_353_p1 = select_ln36_fu_320_p3;

assign zext_ln41_fu_443_p1 = tmp_113_fu_437_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3
