

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Sat Dec 28 19:43:35 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25201|  25201|  25201|  25201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25200|  25200|      1575|          -|          -|    16|    no    |
        | + Loop 1.1  |   1571|   1571|         5|          1|          1|  1568|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    409|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|      14|      4|    -|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        0|      -|     625|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     639|    811|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |network_mux_1287_16_1_1_x_U121  |network_mux_1287_16_1_1_x  |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |Total                           |                           |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_9ns_9s_12_1_1_U122  |network_mac_muladd_4ns_9ns_9s_12_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_32_1_1_U123        |network_mul_mul_16s_16s_32_1_1        |    i0 * i1   |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_469_p2        |     +    |      0|  0|  12|          12|           8|
    |add_ln20_fu_553_p2        |     +    |      0|  0|  13|          11|           1|
    |add_ln21_fu_703_p2        |     +    |      0|  0|  15|           8|           1|
    |add_ln29_4_fu_683_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln29_fu_541_p2        |     +    |      0|  0|  15|           9|           9|
    |add_ln34_1_fu_1028_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln34_fu_1018_p2       |     +    |      0|  0|  12|          12|          12|
    |buffer_fu_1059_p2         |     +    |      0|  0|  29|          22|          22|
    |in_d_fu_697_p2            |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_481_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_559_p2           |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_651_p2           |     +    |      0|  0|  13|           4|           1|
    |tmp_3_fu_739_p129         |     +    |      0|  0|  15|           7|           7|
    |sub_ln29_2_fu_603_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln29_fu_531_p2        |     -    |      0|  0|  15|           9|           9|
    |and_ln29_fu_637_p2        |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_475_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln20_fu_547_p2       |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln21_fu_565_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln24_2_fu_1013_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_631_p2       |   icmp   |      0|  0|  11|           4|           5|
    |or_ln24_fu_657_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln20_fu_643_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln21_fu_709_p3     |  select  |      0|  0|   8|           1|           1|
    |select_ln24_3_fu_663_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln24_4_fu_671_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln24_5_fu_689_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln24_fu_1040_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln29_3_fu_1034_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln29_4_fu_609_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln29_5_fu_617_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln29_fu_571_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln33_fu_1083_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_625_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_1077_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 409|         204|         246|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_462_p4   |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_441_p4  |   9|          2|    4|          8|
    |buffer_0_reg_448                  |   9|          2|   22|         44|
    |in_d_0_reg_458                    |   9|          2|    4|          8|
    |indvar_flatten20_reg_404          |   9|          2|   11|         22|
    |indvar_flatten_reg_426            |   9|          2|    8|         16|
    |out_d_0_reg_381                   |   9|          2|    5|         10|
    |out_h_0_reg_415                   |   9|          2|    4|          8|
    |out_w_0_reg_437                   |   9|          2|    4|          8|
    |phi_mul_reg_392                   |   9|          2|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 141|         30|   81|        166|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln19_reg_1121                     |  12|   0|   12|          0|
    |add_ln34_1_reg_1237                   |  13|   0|   13|          0|
    |and_ln29_reg_1175                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |buffer_0_reg_448                      |  22|   0|   22|          0|
    |icmp_ln20_reg_1156                    |   1|   0|    1|          0|
    |icmp_ln21_reg_1165                    |   1|   0|    1|          0|
    |icmp_ln24_2_reg_1233                  |   1|   0|    1|          0|
    |in_d_0_reg_458                        |   4|   0|    4|          0|
    |in_d_reg_1202                         |   4|   0|    4|          0|
    |indvar_flatten20_reg_404              |  11|   0|   11|          0|
    |indvar_flatten_reg_426                |   8|   0|    8|          0|
    |input_load_reg_1218                   |  16|   0|   16|          0|
    |mul_ln29_reg_1228                     |  32|   0|   32|          0|
    |out_d_0_reg_381                       |   5|   0|    5|          0|
    |out_d_reg_1129                        |   5|   0|    5|          0|
    |out_h_0_reg_415                       |   4|   0|    4|          0|
    |out_w_0_reg_437                       |   4|   0|    4|          0|
    |phi_mul_reg_392                       |  12|   0|   12|          0|
    |select_ln24_3_reg_1185                |   4|   0|    4|          0|
    |select_ln24_3_reg_1185_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln24_4_reg_1191                |   4|   0|    4|          0|
    |select_ln24_5_reg_1197                |   9|   0|    9|          0|
    |select_ln29_4_reg_1170                |   8|   0|    9|          1|
    |sext_ln29_reg_1144                    |  22|   0|   22|          0|
    |shl_ln_reg_1151                       |   4|   0|    7|          3|
    |tmp_3_reg_1223                        |  16|   0|   16|          0|
    |trunc_ln29_reg_1139                   |   4|   0|    4|          0|
    |and_ln29_reg_1175                     |  64|  32|    1|          0|
    |icmp_ln20_reg_1156                    |  64|  32|    1|          0|
    |icmp_ln21_reg_1165                    |  64|  32|    1|          0|
    |in_d_reg_1202                         |  64|  32|    4|          0|
    |select_ln24_4_reg_1191                |  64|  32|    4|          0|
    |select_ln29_4_reg_1170                |  64|  32|    9|          1|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 625| 192|  265|          5|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

