// Seed: 2043462543
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input wand id_7,
    output wor id_8,
    output tri1 id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wor id_13#(
        .id_25(""),
        .id_26(1'b0)
    ),
    input supply0 id_14,
    input wire id_15,
    input tri0 id_16,
    output supply0 id_17,
    input wire id_18,
    input tri0 id_19,
    input wand id_20,
    input tri1 id_21
    , id_27,
    input tri0 id_22,
    input wand id_23
);
  wire id_28;
endmodule
program module_1 (
    input tri1 id_0,
    output tri id_1,
    output wor id_2,
    output tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7
);
  if (id_6) assign id_2 = id_0 <-> 1;
  else assign id_1 = 1 + id_7;
  module_0(
      id_2,
      id_5,
      id_6,
      id_0,
      id_6,
      id_6,
      id_7,
      id_6,
      id_3,
      id_3,
      id_3,
      id_5,
      id_6,
      id_7,
      id_0,
      id_7,
      id_0,
      id_3,
      id_7,
      id_6,
      id_0,
      id_6,
      id_7,
      id_7
  );
endprogram
