// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module fetch_packet_decoder(	// src/main/scala/Frontend/decoder.scala:211:7
  input         clock,	// src/main/scala/Frontend/decoder.scala:211:7
                reset,	// src/main/scala/Frontend/decoder.scala:211:7
                io_flush,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_fetch_packet_ready,	// src/main/scala/Frontend/decoder.scala:213:16
  input         io_fetch_packet_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [31:0] io_fetch_packet_bits_fetch_PC,	// src/main/scala/Frontend/decoder.scala:213:16
  input         io_fetch_packet_bits_valid_bits_0,	// src/main/scala/Frontend/decoder.scala:213:16
                io_fetch_packet_bits_valid_bits_1,	// src/main/scala/Frontend/decoder.scala:213:16
                io_fetch_packet_bits_valid_bits_2,	// src/main/scala/Frontend/decoder.scala:213:16
                io_fetch_packet_bits_valid_bits_3,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [15:0] io_fetch_packet_bits_GHR,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [6:0]  io_fetch_packet_bits_NEXT,	// src/main/scala/Frontend/decoder.scala:213:16
                io_fetch_packet_bits_TOS,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_predictions_in_ready,	// src/main/scala/Frontend/decoder.scala:213:16
  input         io_predictions_in_valid,	// src/main/scala/Frontend/decoder.scala:213:16
                io_predictions_in_bits_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [31:0] io_predictions_in_bits_fetch_PC,	// src/main/scala/Frontend/decoder.scala:213:16
  input         io_predictions_in_bits_is_misprediction,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [31:0] io_predictions_in_bits_predicted_PC,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [5:0]  io_predictions_in_bits_ROB_index,	// src/main/scala/Frontend/decoder.scala:213:16
  input         io_predictions_in_bits_T_NT,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [2:0]  io_predictions_in_bits_br_type,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [1:0]  io_predictions_in_bits_dominant_index,	// src/main/scala/Frontend/decoder.scala:213:16
  input  [31:0] io_predictions_in_bits_resolved_PC,	// src/main/scala/Frontend/decoder.scala:213:16
  input         io_decoded_fetch_packet_ready,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [31:0] io_decoded_fetch_packet_bits_fetch_PC,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/Frontend/decoder.scala:213:16
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RDold,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RD,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS1,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS2,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_0_IMM,	// src/main/scala/Frontend/decoder.scala:213:16
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_portID,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_0_access_width,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/Frontend/decoder.scala:213:16
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RDold,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RD,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS1,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS2,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_1_IMM,	// src/main/scala/Frontend/decoder.scala:213:16
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_portID,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_1_access_width,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/Frontend/decoder.scala:213:16
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RDold,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RD,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS1,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS2,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_2_IMM,	// src/main/scala/Frontend/decoder.scala:213:16
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_portID,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_2_access_width,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/Frontend/decoder.scala:213:16
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RDold,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RD,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS1,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS2,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_3_IMM,	// src/main/scala/Frontend/decoder.scala:213:16
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_portID,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_decoded_instruction_3_access_width,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_decoded_fetch_packet_bits_valid_bits_0,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_valid_bits_1,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_valid_bits_2,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_valid_bits_3,	// src/main/scala/Frontend/decoder.scala:213:16
  output [15:0] io_decoded_fetch_packet_bits_GHR,	// src/main/scala/Frontend/decoder.scala:213:16
  output [6:0]  io_decoded_fetch_packet_bits_TOS,	// src/main/scala/Frontend/decoder.scala:213:16
                io_decoded_fetch_packet_bits_NEXT,	// src/main/scala/Frontend/decoder.scala:213:16
  output [7:0]  io_decoded_fetch_packet_bits_free_list_front_pointer,	// src/main/scala/Frontend/decoder.scala:213:16
  input         io_predictions_out_ready,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_predictions_out_valid,	// src/main/scala/Frontend/decoder.scala:213:16
                io_predictions_out_bits_valid,	// src/main/scala/Frontend/decoder.scala:213:16
  output [31:0] io_predictions_out_bits_fetch_PC,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_predictions_out_bits_is_misprediction,	// src/main/scala/Frontend/decoder.scala:213:16
  output [31:0] io_predictions_out_bits_predicted_PC,	// src/main/scala/Frontend/decoder.scala:213:16
  output [5:0]  io_predictions_out_bits_ROB_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output        io_predictions_out_bits_T_NT,	// src/main/scala/Frontend/decoder.scala:213:16
  output [2:0]  io_predictions_out_bits_br_type,	// src/main/scala/Frontend/decoder.scala:213:16
  output [1:0]  io_predictions_out_bits_dominant_index,	// src/main/scala/Frontend/decoder.scala:213:16
  output [31:0] io_predictions_out_bits_resolved_PC	// src/main/scala/Frontend/decoder.scala:213:16
);

  wire [4:0]  _decoders_3_io_decoded_instruction_bits_RDold;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RD;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_3_io_decoded_instruction_bits_RD_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RS1;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_3_io_decoded_instruction_bits_RS1_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RS2;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_3_io_decoded_instruction_bits_RS2_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [20:0] _decoders_3_io_decoded_instruction_bits_IMM;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [2:0]  _decoders_3_io_decoded_instruction_bits_FUNCT3;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_packet_index;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [4:0]  _decoders_3_io_decoded_instruction_bits_instructionType;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_portID;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_RS_type;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_3_io_decoded_instruction_bits_needs_ALU;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_3_io_decoded_instruction_bits_needs_branch_unit;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_3_io_decoded_instruction_bits_SUBTRACT;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_3_io_decoded_instruction_bits_MULTIPLY;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_3_io_decoded_instruction_bits_IS_IMM;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_memory_type;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_access_width;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [4:0]  _decoders_2_io_decoded_instruction_bits_RDold;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RD;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_2_io_decoded_instruction_bits_RD_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RS1;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_2_io_decoded_instruction_bits_RS1_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RS2;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_2_io_decoded_instruction_bits_RS2_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [20:0] _decoders_2_io_decoded_instruction_bits_IMM;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [2:0]  _decoders_2_io_decoded_instruction_bits_FUNCT3;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_packet_index;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [4:0]  _decoders_2_io_decoded_instruction_bits_instructionType;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_portID;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_RS_type;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_2_io_decoded_instruction_bits_needs_ALU;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_2_io_decoded_instruction_bits_needs_branch_unit;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_2_io_decoded_instruction_bits_SUBTRACT;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_2_io_decoded_instruction_bits_MULTIPLY;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_2_io_decoded_instruction_bits_IS_IMM;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_memory_type;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_access_width;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [4:0]  _decoders_1_io_decoded_instruction_bits_RDold;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RD;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_1_io_decoded_instruction_bits_RD_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RS1;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_1_io_decoded_instruction_bits_RS1_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RS2;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_1_io_decoded_instruction_bits_RS2_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [20:0] _decoders_1_io_decoded_instruction_bits_IMM;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [2:0]  _decoders_1_io_decoded_instruction_bits_FUNCT3;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_packet_index;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [4:0]  _decoders_1_io_decoded_instruction_bits_instructionType;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_portID;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_RS_type;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_1_io_decoded_instruction_bits_needs_ALU;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_1_io_decoded_instruction_bits_needs_branch_unit;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_1_io_decoded_instruction_bits_SUBTRACT;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_1_io_decoded_instruction_bits_MULTIPLY;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_1_io_decoded_instruction_bits_IS_IMM;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_memory_type;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_access_width;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [4:0]  _decoders_0_io_decoded_instruction_bits_RDold;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RD;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_0_io_decoded_instruction_bits_RD_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RS1;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_0_io_decoded_instruction_bits_RS1_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RS2;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_0_io_decoded_instruction_bits_RS2_valid;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [20:0] _decoders_0_io_decoded_instruction_bits_IMM;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [2:0]  _decoders_0_io_decoded_instruction_bits_FUNCT3;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_packet_index;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [4:0]  _decoders_0_io_decoded_instruction_bits_instructionType;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_portID;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_RS_type;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_0_io_decoded_instruction_bits_needs_ALU;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_0_io_decoded_instruction_bits_needs_branch_unit;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_0_io_decoded_instruction_bits_SUBTRACT;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_0_io_decoded_instruction_bits_MULTIPLY;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        _decoders_0_io_decoded_instruction_bits_IS_IMM;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_memory_type;	// src/main/scala/Frontend/decoder.scala:231:15
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_access_width;	// src/main/scala/Frontend/decoder.scala:231:15
  wire        predictions_out_Q_io_deq_ready =
    io_decoded_fetch_packet_ready & io_predictions_out_ready;	// src/main/scala/Frontend/decoder.scala:277:90
  reg         io_fetch_packet_ready_REG;	// src/main/scala/Frontend/decoder.scala:287:67
  reg         io_predictions_in_ready_REG;	// src/main/scala/Frontend/decoder.scala:288:67
  reg         monitor_output_REG;	// src/main/scala/Frontend/decoder.scala:312:30
  wire        monitor_output = monitor_output_REG;	// src/main/scala/Frontend/decoder.scala:311:30, :312:30
  always @(posedge clock) begin	// src/main/scala/Frontend/decoder.scala:211:7
    io_fetch_packet_ready_REG <= predictions_out_Q_io_deq_ready;	// src/main/scala/Frontend/decoder.scala:277:90, :287:67
    io_predictions_in_ready_REG <= predictions_out_Q_io_deq_ready;	// src/main/scala/Frontend/decoder.scala:277:90, :288:67
    monitor_output_REG <= io_fetch_packet_valid;	// src/main/scala/Frontend/decoder.scala:312:30
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Frontend/decoder.scala:211:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/decoder.scala:211:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/decoder.scala:211:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Frontend/decoder.scala:211:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/Frontend/decoder.scala:211:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/decoder.scala:211:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/decoder.scala:211:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Frontend/decoder.scala:211:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/Frontend/decoder.scala:211:7
        io_fetch_packet_ready_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/Frontend/decoder.scala:211:7, :287:67
        io_predictions_in_ready_REG = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/Frontend/decoder.scala:211:7, :287:67, :288:67
        monitor_output_REG = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/Frontend/decoder.scala:211:7, :287:67, :312:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/decoder.scala:211:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/decoder.scala:211:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  decoder decoders_0 (	// src/main/scala/Frontend/decoder.scala:231:15
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_0),	// src/main/scala/Frontend/decoder.scala:237:70
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_decoded_instruction_bits_RDold
      (_decoders_0_io_decoded_instruction_bits_RDold),
    .io_decoded_instruction_bits_RD
      (_decoders_0_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_0_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_0_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_0_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_0_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_0_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_0_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_0_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_0_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_0_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_0_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_0_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_0_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_0_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_0_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_0_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_0_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_memory_type
      (_decoders_0_io_decoded_instruction_bits_memory_type),
    .io_decoded_instruction_bits_access_width
      (_decoders_0_io_decoded_instruction_bits_access_width)
  );	// src/main/scala/Frontend/decoder.scala:231:15
  decoder decoders_1 (	// src/main/scala/Frontend/decoder.scala:231:15
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_1),	// src/main/scala/Frontend/decoder.scala:237:70
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_decoded_instruction_bits_RDold
      (_decoders_1_io_decoded_instruction_bits_RDold),
    .io_decoded_instruction_bits_RD
      (_decoders_1_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_1_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_1_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_1_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_1_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_1_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_1_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_1_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_1_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_1_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_1_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_1_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_1_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_1_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_1_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_1_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_1_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_memory_type
      (_decoders_1_io_decoded_instruction_bits_memory_type),
    .io_decoded_instruction_bits_access_width
      (_decoders_1_io_decoded_instruction_bits_access_width)
  );	// src/main/scala/Frontend/decoder.scala:231:15
  decoder decoders_2 (	// src/main/scala/Frontend/decoder.scala:231:15
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_2),	// src/main/scala/Frontend/decoder.scala:237:70
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_decoded_instruction_bits_RDold
      (_decoders_2_io_decoded_instruction_bits_RDold),
    .io_decoded_instruction_bits_RD
      (_decoders_2_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_2_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_2_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_2_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_2_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_2_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_2_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_2_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_2_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_2_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_2_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_2_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_2_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_2_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_2_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_2_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_2_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_memory_type
      (_decoders_2_io_decoded_instruction_bits_memory_type),
    .io_decoded_instruction_bits_access_width
      (_decoders_2_io_decoded_instruction_bits_access_width)
  );	// src/main/scala/Frontend/decoder.scala:231:15
  decoder decoders_3 (	// src/main/scala/Frontend/decoder.scala:231:15
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_3),	// src/main/scala/Frontend/decoder.scala:237:70
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_decoded_instruction_bits_RDold
      (_decoders_3_io_decoded_instruction_bits_RDold),
    .io_decoded_instruction_bits_RD
      (_decoders_3_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_3_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_3_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_3_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_3_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_3_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_3_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_3_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_3_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_3_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_3_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_3_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_3_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_3_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_3_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_3_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_3_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_memory_type
      (_decoders_3_io_decoded_instruction_bits_memory_type),
    .io_decoded_instruction_bits_access_width
      (_decoders_3_io_decoded_instruction_bits_access_width)
  );	// src/main/scala/Frontend/decoder.scala:231:15
  Queue2_decoded_fetch_packet decoded_fetch_packet_out_Q (	// src/main/scala/Frontend/decoder.scala:267:65
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_valid
      (io_fetch_packet_valid & ~io_flush),	// src/main/scala/Frontend/decoder.scala:248:86, :272:82
    .io_enq_bits_fetch_PC
      (io_fetch_packet_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_0_RDold
      (_decoders_0_io_decoded_instruction_bits_RDold),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_RD
      (_decoders_0_io_decoded_instruction_bits_RD),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_RD_valid
      (_decoders_0_io_decoded_instruction_bits_RD_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_RS1
      (_decoders_0_io_decoded_instruction_bits_RS1),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (_decoders_0_io_decoded_instruction_bits_RS1_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_RS2
      (_decoders_0_io_decoded_instruction_bits_RS2),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (_decoders_0_io_decoded_instruction_bits_RS2_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_IMM
      (_decoders_0_io_decoded_instruction_bits_IMM),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (_decoders_0_io_decoded_instruction_bits_FUNCT3),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_packet_index
      (_decoders_0_io_decoded_instruction_bits_packet_index),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_ROB_index            (6'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_0_MOB_index            (4'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_0_FTQ_index            (4'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_0_instructionType
      (_decoders_0_io_decoded_instruction_bits_instructionType),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_portID
      (_decoders_0_io_decoded_instruction_bits_portID),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_RS_type
      (_decoders_0_io_decoded_instruction_bits_RS_type),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (_decoders_0_io_decoded_instruction_bits_needs_ALU),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_0_io_decoded_instruction_bits_needs_branch_unit),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_needs_CSRs           (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (_decoders_0_io_decoded_instruction_bits_SUBTRACT),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (_decoders_0_io_decoded_instruction_bits_MULTIPLY),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (_decoders_0_io_decoded_instruction_bits_IS_IMM),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_memory_type
      (_decoders_0_io_decoded_instruction_bits_memory_type),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_0_access_width
      (_decoders_0_io_decoded_instruction_bits_access_width),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_1_RDold
      (_decoders_1_io_decoded_instruction_bits_RDold),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_RD
      (_decoders_1_io_decoded_instruction_bits_RD),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_RD_valid
      (_decoders_1_io_decoded_instruction_bits_RD_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_RS1
      (_decoders_1_io_decoded_instruction_bits_RS1),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (_decoders_1_io_decoded_instruction_bits_RS1_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_RS2
      (_decoders_1_io_decoded_instruction_bits_RS2),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (_decoders_1_io_decoded_instruction_bits_RS2_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_IMM
      (_decoders_1_io_decoded_instruction_bits_IMM),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (_decoders_1_io_decoded_instruction_bits_FUNCT3),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_packet_index
      (_decoders_1_io_decoded_instruction_bits_packet_index),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_ROB_index            (6'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_1_MOB_index            (4'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_1_FTQ_index            (4'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_1_instructionType
      (_decoders_1_io_decoded_instruction_bits_instructionType),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_portID
      (_decoders_1_io_decoded_instruction_bits_portID),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_RS_type
      (_decoders_1_io_decoded_instruction_bits_RS_type),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (_decoders_1_io_decoded_instruction_bits_needs_ALU),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_1_io_decoded_instruction_bits_needs_branch_unit),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_needs_CSRs           (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (_decoders_1_io_decoded_instruction_bits_SUBTRACT),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (_decoders_1_io_decoded_instruction_bits_MULTIPLY),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (_decoders_1_io_decoded_instruction_bits_IS_IMM),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_memory_type
      (_decoders_1_io_decoded_instruction_bits_memory_type),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_1_access_width
      (_decoders_1_io_decoded_instruction_bits_access_width),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_2_RDold
      (_decoders_2_io_decoded_instruction_bits_RDold),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_RD
      (_decoders_2_io_decoded_instruction_bits_RD),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_RD_valid
      (_decoders_2_io_decoded_instruction_bits_RD_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_RS1
      (_decoders_2_io_decoded_instruction_bits_RS1),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (_decoders_2_io_decoded_instruction_bits_RS1_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_RS2
      (_decoders_2_io_decoded_instruction_bits_RS2),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (_decoders_2_io_decoded_instruction_bits_RS2_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_IMM
      (_decoders_2_io_decoded_instruction_bits_IMM),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (_decoders_2_io_decoded_instruction_bits_FUNCT3),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_packet_index
      (_decoders_2_io_decoded_instruction_bits_packet_index),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_ROB_index            (6'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_2_MOB_index            (4'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_2_FTQ_index            (4'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_2_instructionType
      (_decoders_2_io_decoded_instruction_bits_instructionType),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_portID
      (_decoders_2_io_decoded_instruction_bits_portID),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_RS_type
      (_decoders_2_io_decoded_instruction_bits_RS_type),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (_decoders_2_io_decoded_instruction_bits_needs_ALU),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_2_io_decoded_instruction_bits_needs_branch_unit),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_needs_CSRs           (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (_decoders_2_io_decoded_instruction_bits_SUBTRACT),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (_decoders_2_io_decoded_instruction_bits_MULTIPLY),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (_decoders_2_io_decoded_instruction_bits_IS_IMM),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_memory_type
      (_decoders_2_io_decoded_instruction_bits_memory_type),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_2_access_width
      (_decoders_2_io_decoded_instruction_bits_access_width),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_3_RDold
      (_decoders_3_io_decoded_instruction_bits_RDold),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_RD
      (_decoders_3_io_decoded_instruction_bits_RD),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_RD_valid
      (_decoders_3_io_decoded_instruction_bits_RD_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_RS1
      (_decoders_3_io_decoded_instruction_bits_RS1),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (_decoders_3_io_decoded_instruction_bits_RS1_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_RS2
      (_decoders_3_io_decoded_instruction_bits_RS2),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (_decoders_3_io_decoded_instruction_bits_RS2_valid),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_IMM
      (_decoders_3_io_decoded_instruction_bits_IMM),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (_decoders_3_io_decoded_instruction_bits_FUNCT3),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_packet_index
      (_decoders_3_io_decoded_instruction_bits_packet_index),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_ROB_index            (6'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_3_MOB_index            (4'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_3_FTQ_index            (4'h0),	// src/main/scala/Frontend/decoder.scala:231:15, :267:65
    .io_enq_bits_decoded_instruction_3_instructionType
      (_decoders_3_io_decoded_instruction_bits_instructionType),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_portID
      (_decoders_3_io_decoded_instruction_bits_portID),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_RS_type
      (_decoders_3_io_decoded_instruction_bits_RS_type),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (_decoders_3_io_decoded_instruction_bits_needs_ALU),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_3_io_decoded_instruction_bits_needs_branch_unit),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_needs_CSRs           (1'h0),	// src/main/scala/Frontend/decoder.scala:211:7
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (_decoders_3_io_decoded_instruction_bits_SUBTRACT),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (_decoders_3_io_decoded_instruction_bits_MULTIPLY),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (_decoders_3_io_decoded_instruction_bits_IS_IMM),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_memory_type
      (_decoders_3_io_decoded_instruction_bits_memory_type),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_decoded_instruction_3_access_width
      (_decoders_3_io_decoded_instruction_bits_access_width),	// src/main/scala/Frontend/decoder.scala:231:15
    .io_enq_bits_valid_bits_0
      (io_fetch_packet_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1
      (io_fetch_packet_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2
      (io_fetch_packet_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3
      (io_fetch_packet_bits_valid_bits_3),
    .io_enq_bits_GHR                                        (io_fetch_packet_bits_GHR),
    .io_enq_bits_TOS                                        (io_fetch_packet_bits_TOS),
    .io_enq_bits_NEXT                                       (io_fetch_packet_bits_NEXT),
    .io_enq_bits_free_list_front_pointer                    (8'h0),
    .io_deq_ready
      (predictions_out_Q_io_deq_ready),	// src/main/scala/Frontend/decoder.scala:277:90
    .io_deq_valid
      (io_decoded_fetch_packet_valid),
    .io_deq_bits_fetch_PC
      (io_decoded_fetch_packet_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_0_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_deq_bits_decoded_instruction_0_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_deq_bits_decoded_instruction_0_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_deq_bits_decoded_instruction_0_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_1_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_deq_bits_decoded_instruction_1_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_deq_bits_decoded_instruction_1_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_deq_bits_decoded_instruction_1_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_2_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_deq_bits_decoded_instruction_2_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_deq_bits_decoded_instruction_2_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_deq_bits_decoded_instruction_2_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_3_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_deq_bits_decoded_instruction_3_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_deq_bits_decoded_instruction_3_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_deq_bits_decoded_instruction_3_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_deq_bits_valid_bits_0
      (io_decoded_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1
      (io_decoded_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2
      (io_decoded_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3
      (io_decoded_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_GHR
      (io_decoded_fetch_packet_bits_GHR),
    .io_deq_bits_TOS
      (io_decoded_fetch_packet_bits_TOS),
    .io_deq_bits_NEXT
      (io_decoded_fetch_packet_bits_NEXT),
    .io_deq_bits_free_list_front_pointer
      (io_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );	// src/main/scala/Frontend/decoder.scala:267:65
  Queue2_FTQ_entry predictions_out_Q (	// src/main/scala/Frontend/decoder.scala:268:65
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid                 (io_predictions_in_valid & ~io_flush),	// src/main/scala/Frontend/decoder.scala:248:86, :273:84
    .io_enq_bits_valid            (io_predictions_in_bits_valid),
    .io_enq_bits_fetch_PC         (io_predictions_in_bits_fetch_PC),
    .io_enq_bits_is_misprediction (io_predictions_in_bits_is_misprediction),
    .io_enq_bits_predicted_PC     (io_predictions_in_bits_predicted_PC),
    .io_enq_bits_ROB_index        (io_predictions_in_bits_ROB_index),
    .io_enq_bits_T_NT             (io_predictions_in_bits_T_NT),
    .io_enq_bits_br_type          (io_predictions_in_bits_br_type),
    .io_enq_bits_dominant_index   (io_predictions_in_bits_dominant_index),
    .io_enq_bits_resolved_PC      (io_predictions_in_bits_resolved_PC),
    .io_deq_ready                 (predictions_out_Q_io_deq_ready),	// src/main/scala/Frontend/decoder.scala:277:90
    .io_deq_valid                 (io_predictions_out_valid),
    .io_deq_bits_valid            (io_predictions_out_bits_valid),
    .io_deq_bits_fetch_PC         (io_predictions_out_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_predictions_out_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_predictions_out_bits_predicted_PC),
    .io_deq_bits_ROB_index        (io_predictions_out_bits_ROB_index),
    .io_deq_bits_T_NT             (io_predictions_out_bits_T_NT),
    .io_deq_bits_br_type          (io_predictions_out_bits_br_type),
    .io_deq_bits_dominant_index   (io_predictions_out_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_predictions_out_bits_resolved_PC),
    .io_flush                     (io_flush)
  );	// src/main/scala/Frontend/decoder.scala:268:65
  assign io_fetch_packet_ready = io_fetch_packet_ready_REG;	// src/main/scala/Frontend/decoder.scala:211:7, :287:67
  assign io_predictions_in_ready = io_predictions_in_ready_REG;	// src/main/scala/Frontend/decoder.scala:211:7, :288:67
endmodule

