
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 20 15:32:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1435.195 ; gain = 0.000 ; free physical = 877 ; free virtual = 3153
INFO: [Netlist 29-17] Analyzing 485 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'banc_donnees' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/clem/Documents/GitHub/Kompilator/alume/alume.srcs/constrs_1/new/alume.xdc]
Finished Parsing XDC File [/home/clem/Documents/GitHub/Kompilator/alume/alume.srcs/constrs_1/new/alume.xdc]
Parsing XDC File [/home/clem/Documents/GitHub/Kompilator/alume/alume.srcs/constrs_1/new/micro_contraints.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal sw[12] cannot be placed on P3 (IOB_X1Y75) because the pad is already occupied by terminal pc_leds[2] possibly due to user constraint [/home/clem/Documents/GitHub/Kompilator/alume/alume.srcs/constrs_1/new/micro_contraints.xdc:61]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal sw[13] cannot be placed on N3 (IOB_X1Y76) because the pad is already occupied by terminal pc_leds[1] possibly due to user constraint [/home/clem/Documents/GitHub/Kompilator/alume/alume.srcs/constrs_1/new/micro_contraints.xdc:62]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal sw[14] cannot be placed on P1 (IOB_X1Y61) because the pad is already occupied by terminal pc_leds[0] possibly due to user constraint [/home/clem/Documents/GitHub/Kompilator/alume/alume.srcs/constrs_1/new/micro_contraints.xdc:63]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal sw[15] cannot be placed on L1 (IOB_X1Y87) because the pad is already occupied by terminal clk_led possibly due to user constraint [/home/clem/Documents/GitHub/Kompilator/alume/alume.srcs/constrs_1/new/micro_contraints.xdc:64]
Finished Parsing XDC File [/home/clem/Documents/GitHub/Kompilator/alume/alume.srcs/constrs_1/new/micro_contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1630.973 ; gain = 0.000 ; free physical = 802 ; free virtual = 3079
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1752.121 ; gain = 115.211 ; free physical = 663 ; free virtual = 2941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 282559e5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2168.043 ; gain = 415.922 ; free physical = 307 ; free virtual = 2602

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 282559e5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 183 ; free virtual = 2448

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 282559e5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 194 ; free virtual = 2448
Phase 1 Initialization | Checksum: 282559e5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 194 ; free virtual = 2448

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 282559e5f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 194 ; free virtual = 2448

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 282559e5f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 194 ; free virtual = 2448
Phase 2 Timer Update And Timing Data Collection | Checksum: 282559e5f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 194 ; free virtual = 2448

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 282559e5f

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 193 ; free virtual = 2448
Retarget | Checksum: 282559e5f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23662fd95

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 193 ; free virtual = 2448
Constant propagation | Checksum: 23662fd95
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 193 ; free virtual = 2448
Phase 5 Sweep | Checksum: 2432cee5a

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2508.996 ; gain = 0.000 ; free physical = 194 ; free virtual = 2449
Sweep | Checksum: 2432cee5a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2432cee5a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2541.012 ; gain = 32.016 ; free physical = 194 ; free virtual = 2449
BUFG optimization | Checksum: 2432cee5a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2432cee5a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2541.012 ; gain = 32.016 ; free physical = 194 ; free virtual = 2449
Shift Register Optimization | Checksum: 2432cee5a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2432cee5a

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2541.012 ; gain = 32.016 ; free physical = 194 ; free virtual = 2449
Post Processing Netlist | Checksum: 2432cee5a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2661f7a7b

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2541.012 ; gain = 32.016 ; free physical = 194 ; free virtual = 2449

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 194 ; free virtual = 2449
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2661f7a7b

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2541.012 ; gain = 32.016 ; free physical = 194 ; free virtual = 2449
Phase 9 Finalization | Checksum: 2661f7a7b

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2541.012 ; gain = 32.016 ; free physical = 194 ; free virtual = 2449
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2661f7a7b

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2541.012 ; gain = 32.016 ; free physical = 193 ; free virtual = 2448

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2661f7a7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 193 ; free virtual = 2448

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2661f7a7b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 193 ; free virtual = 2448

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 193 ; free virtual = 2448
Ending Netlist Obfuscation Task | Checksum: 2661f7a7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 193 ; free virtual = 2448
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2541.012 ; gain = 904.102 ; free physical = 193 ; free virtual = 2448
INFO: [Vivado 12-24828] Executing command : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/clem/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/clem/Documents/GitHub/Kompilator/alume/alume.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 197 ; free virtual = 2422
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 197 ; free virtual = 2422
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 197 ; free virtual = 2422
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 193 ; free virtual = 2418
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 193 ; free virtual = 2418
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 192 ; free virtual = 2417
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2541.012 ; gain = 0.000 ; free physical = 192 ; free virtual = 2417
INFO: [Common 17-1381] The checkpoint '/home/clem/Documents/GitHub/Kompilator/alume/alume.runs/impl_1/main_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 197 ; free virtual = 2371
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a4fa19ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 197 ; free virtual = 2371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 197 ; free virtual = 2371

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[15]'  'sw[14]'  'sw[13]'  'sw[12]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16240ed07

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 184 ; free virtual = 2363

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 169154b72

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 182 ; free virtual = 2362

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 169154b72

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 182 ; free virtual = 2362
Phase 1 Placer Initialization | Checksum: 169154b72

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 182 ; free virtual = 2362

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 169154b72

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 181 ; free virtual = 2362

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 169154b72

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 181 ; free virtual = 2362

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 169154b72

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2568.973 ; gain = 0.000 ; free physical = 181 ; free virtual = 2362

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 174db00f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 219 ; free virtual = 2350

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1a20c6541

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 218 ; free virtual = 2350
Phase 2 Global Placement | Checksum: 1a20c6541

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 218 ; free virtual = 2350

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a20c6541

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 218 ; free virtual = 2350

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b51e2b41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 218 ; free virtual = 2350

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22d671bc5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 218 ; free virtual = 2350

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22d671bc5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 218 ; free virtual = 2349

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 237dc2835

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 237dc2835

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 237dc2835

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346
Phase 3 Detail Placement | Checksum: 237dc2835

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 237dc2835

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 237dc2835

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 237dc2835

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346
Phase 4.3 Placer Reporting | Checksum: 237dc2835

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 214 ; free virtual = 2346

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24de9ff73

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346
Ending Placer Task | Checksum: 1a461afcf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.984 ; gain = 24.012 ; free physical = 214 ; free virtual = 2346
46 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 215 ; free virtual = 2348
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 206 ; free virtual = 2338
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 205 ; free virtual = 2337
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 197 ; free virtual = 2333
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 197 ; free virtual = 2333
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 197 ; free virtual = 2333
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 196 ; free virtual = 2332
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 196 ; free virtual = 2332
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 196 ; free virtual = 2332
INFO: [Common 17-1381] The checkpoint '/home/clem/Documents/GitHub/Kompilator/alume/alume.runs/impl_1/main_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 189 ; free virtual = 2323
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.984 ; gain = 0.000 ; free physical = 180 ; free virtual = 2314
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2594.250 ; gain = 1.266 ; free physical = 194 ; free virtual = 2307
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.250 ; gain = 0.000 ; free physical = 194 ; free virtual = 2307
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2594.250 ; gain = 0.000 ; free physical = 193 ; free virtual = 2307
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2594.250 ; gain = 0.000 ; free physical = 193 ; free virtual = 2307
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.250 ; gain = 0.000 ; free physical = 193 ; free virtual = 2307
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2594.250 ; gain = 1.266 ; free physical = 193 ; free virtual = 2307
INFO: [Common 17-1381] The checkpoint '/home/clem/Documents/GitHub/Kompilator/alume/alume.runs/impl_1/main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6251dd2f ConstDB: 0 ShapeSum: a18e7649 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: b77b93ba | NumContArr: 3824515a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 274f1da4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2667.211 ; gain = 72.961 ; free physical = 179 ; free virtual = 2228

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 274f1da4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.211 ; gain = 102.961 ; free physical = 195 ; free virtual = 2201

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 274f1da4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.211 ; gain = 102.961 ; free physical = 195 ; free virtual = 2201
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3062
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3062
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2259689cb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 188 ; free virtual = 2178

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2259689cb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 188 ; free virtual = 2178

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 24f3f48c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 187 ; free virtual = 2177
Phase 4 Initial Routing | Checksum: 24f3f48c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 187 ; free virtual = 2177

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2337e34af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 186 ; free virtual = 2177
Phase 5 Rip-up And Reroute | Checksum: 2337e34af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 186 ; free virtual = 2177

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2337e34af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 186 ; free virtual = 2177

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2337e34af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 186 ; free virtual = 2177
Phase 7 Post Hold Fix | Checksum: 2337e34af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 186 ; free virtual = 2177

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.904489 %
  Global Horizontal Routing Utilization  = 1.21903 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2337e34af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 186 ; free virtual = 2177

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2337e34af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 185 ; free virtual = 2177

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2daa1f549

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 185 ; free virtual = 2177

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2daa1f549

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 185 ; free virtual = 2177
Total Elapsed time in route_design: 9.37 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1b575073a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 185 ; free virtual = 2176
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1b575073a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 184 ; free virtual = 2176

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.211 ; gain = 125.961 ; free physical = 184 ; free virtual = 2176
INFO: [Vivado 12-24828] Executing command : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/clem/Documents/GitHub/Kompilator/alume/alume.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/clem/Documents/GitHub/Kompilator/alume/alume.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.109 ; gain = 0.000 ; free physical = 210 ; free virtual = 2083
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2893.109 ; gain = 0.000 ; free physical = 203 ; free virtual = 2081
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.109 ; gain = 0.000 ; free physical = 203 ; free virtual = 2081
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2893.109 ; gain = 0.000 ; free physical = 202 ; free virtual = 2080
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.109 ; gain = 0.000 ; free physical = 202 ; free virtual = 2080
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.109 ; gain = 0.000 ; free physical = 201 ; free virtual = 2079
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2893.109 ; gain = 0.000 ; free physical = 201 ; free virtual = 2079
INFO: [Common 17-1381] The checkpoint '/home/clem/Documents/GitHub/Kompilator/alume/alume.runs/impl_1/main_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue May 20 15:33:03 2025...

*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 20 15:33:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: open_checkpoint main_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.191 ; gain = 0.000 ; free physical = 1367 ; free virtual = 3329
INFO: [Netlist 29-17] Analyzing 485 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'banc_donnees' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1481.160 ; gain = 0.000 ; free physical = 1321 ; free virtual = 3282
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.676 ; gain = 0.000 ; free physical = 770 ; free virtual = 2736
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.676 ; gain = 0.000 ; free physical = 770 ; free virtual = 2736
Read PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2086.676 ; gain = 0.000 ; free physical = 766 ; free virtual = 2731
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.676 ; gain = 0.000 ; free physical = 766 ; free virtual = 2731
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2086.676 ; gain = 0.000 ; free physical = 766 ; free virtual = 2731
Read Physdb Files: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2086.676 ; gain = 0.000 ; free physical = 766 ; free virtual = 2731
Restored from archive | CPU: 0.170000 secs | Memory: 5.424583 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2086.676 ; gain = 17.812 ; free physical = 766 ; free virtual = 2731
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.676 ; gain = 0.000 ; free physical = 766 ; free virtual = 2731
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2086.676 ; gain = 652.508 ; free physical = 766 ; free virtual = 2731
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/clem/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.969 ; gain = 539.293 ; free physical = 293 ; free virtual = 2265
INFO: [Common 17-206] Exiting Vivado at Tue May 20 15:33:26 2025...
