

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_LOAD'
================================================================
* Date:           Sat Jun  1 16:44:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        w72
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |       10|       10|         3|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       95|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       47|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       47|      176|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_247_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln10_2_fu_253_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln10_fu_241_p2         |         +|   0|  0|  15|           8|           5|
    |add_ln14_1_fu_207_p2       |         +|   0|  0|  12|           4|           1|
    |i_fu_186_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_1_fu_213_p2      |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln14_fu_180_p2        |      icmp|   0|  0|   9|           4|           4|
    |select_ln14_fu_219_p3      |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  95|          43|          30|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1   |   9|          2|    4|          8|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_V_fu_92                |   9|          2|    4|          8|
    |phi_mul5_fu_84           |   9|          2|    8|         16|
    |phi_mul7_fu_80           |   9|          2|    8|         16|
    |phi_mul_fu_88            |   9|          2|    8|         16|
    |ret_fu_76                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   39|         78|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |gmem_addr_read_reg_364            |  8|   0|    8|          0|
    |i_V_fu_92                         |  4|   0|    4|          0|
    |phi_mul5_fu_84                    |  8|   0|    8|          0|
    |phi_mul7_fu_80                    |  8|   0|    8|          0|
    |phi_mul_fu_88                     |  8|   0|    8|          0|
    |ret_fu_76                         |  4|   0|    4|          0|
    |trunc_ln1559_reg_371              |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 47|   0|   47|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|x_in                 |   in|   64|     ap_none|                                 x_in|        scalar|
|x_x0_V_address0      |  out|    2|   ap_memory|                               x_x0_V|         array|
|x_x0_V_ce0           |  out|    1|   ap_memory|                               x_x0_V|         array|
|x_x0_V_we0           |  out|    1|   ap_memory|                               x_x0_V|         array|
|x_x0_V_d0            |  out|    8|   ap_memory|                               x_x0_V|         array|
|x_x1_V_address0      |  out|    2|   ap_memory|                               x_x1_V|         array|
|x_x1_V_ce0           |  out|    1|   ap_memory|                               x_x1_V|         array|
|x_x1_V_we0           |  out|    1|   ap_memory|                               x_x1_V|         array|
|x_x1_V_d0            |  out|    8|   ap_memory|                               x_x1_V|         array|
|x_x2_V_address0      |  out|    2|   ap_memory|                               x_x2_V|         array|
|x_x2_V_ce0           |  out|    1|   ap_memory|                               x_x2_V|         array|
|x_x2_V_we0           |  out|    1|   ap_memory|                               x_x2_V|         array|
|x_x2_V_d0            |  out|    8|   ap_memory|                               x_x2_V|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 6 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul7 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul5 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 10 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x_in"   --->   Operation 15 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %i_V"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul5"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul7"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %ret"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_V_1 = load i4 %i_V" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 22 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %x_in_read" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 24 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%icmp_ln14 = icmp_eq  i4 %i_V_1, i4 9" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 25 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%i = add i4 %i_V_1, i4 1" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void %.loopexit.loopexit.exitStub" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 28 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln14 = store i4 %i, i4 %i_V" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 29 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_load = load i4 %ret"   --->   Operation 30 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr" [../src/./write_mem_rnd.hpp:9]   --->   Operation 31 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i4 %ret_load"   --->   Operation 32 'trunc' 'trunc_ln1559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.56ns)   --->   "%switch_ln10 = switch i2 %trunc_ln1559, void, i2 2, void, i2 1, void" [../src/./write_mem_rnd.hpp:10]   --->   Operation 33 'switch' 'switch_ln10' <Predicate = true> <Delay = 0.56>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_load_1 = load i4 %ret" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 34 'load' 'ret_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.80ns)   --->   "%add_ln14_1 = add i4 %ret_load_1, i4 1" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 35 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln14_1 = icmp_ult  i4 %add_ln14_1, i4 3" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 36 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.18ns)   --->   "%select_ln14 = select i1 %icmp_ln14_1, i4 %add_ln14_1, i4 0" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 37 'select' 'select_ln14' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln14 = store i4 %select_ln14, i4 %ret" [../src/interleave_manual_rnd.cpp:14]   --->   Operation 38 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul7_load = load i8 %phi_mul7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 39 'load' 'phi_mul7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul5_load = load i8 %phi_mul5" [../src/./write_mem_rnd.hpp:10]   --->   Operation 40 'load' 'phi_mul5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%phi_mul_load = load i8 %phi_mul" [../src/./write_mem_rnd.hpp:10]   --->   Operation 41 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 42 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 43 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.87ns)   --->   "%add_ln10 = add i8 %phi_mul_load, i8 22" [../src/./write_mem_rnd.hpp:10]   --->   Operation 44 'add' 'add_ln10' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.87ns)   --->   "%add_ln10_1 = add i8 %phi_mul5_load, i8 22" [../src/./write_mem_rnd.hpp:10]   --->   Operation 45 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.87ns)   --->   "%add_ln10_2 = add i8 %phi_mul7_load, i8 22" [../src/./write_mem_rnd.hpp:10]   --->   Operation 46 'add' 'add_ln10_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul5_load, i32 6, i32 7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 47 'partselect' 'tmp_2' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i2 %tmp_2"   --->   Operation 48 'zext' 'zext_ln587_2' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_2" [../src/./write_mem_rnd.hpp:15]   --->   Operation 49 'getelementptr' 'x_x1_V_addr' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %gmem_addr_read, i2 %x_x1_V_addr" [../src/./write_mem_rnd.hpp:15]   --->   Operation 50 'store' 'store_ln15' <Predicate = (trunc_ln1559 == 1)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit" [../src/./write_mem_rnd.hpp:16]   --->   Operation 51 'br' 'br_ln16' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul7_load, i32 6, i32 7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i2 %tmp_1"   --->   Operation 53 'zext' 'zext_ln587_1' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_1" [../src/./write_mem_rnd.hpp:18]   --->   Operation 54 'getelementptr' 'x_x2_V_addr' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %gmem_addr_read, i2 %x_x2_V_addr" [../src/./write_mem_rnd.hpp:18]   --->   Operation 55 'store' 'store_ln18' <Predicate = (trunc_ln1559 == 2)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit" [../src/./write_mem_rnd.hpp:19]   --->   Operation 56 'br' 'br_ln19' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul_load, i32 6, i32 7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 57 'partselect' 'tmp' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i2 %tmp"   --->   Operation 58 'zext' 'zext_ln587' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./write_mem_rnd.hpp:12]   --->   Operation 59 'getelementptr' 'x_x0_V_addr' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln12 = store i8 %gmem_addr_read, i2 %x_x0_V_addr" [../src/./write_mem_rnd.hpp:12]   --->   Operation 60 'store' 'store_ln12' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln13 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit" [../src/./write_mem_rnd.hpp:13]   --->   Operation 61 'br' 'br_ln13' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln10 = store i8 %add_ln10, i8 %phi_mul" [../src/./write_mem_rnd.hpp:10]   --->   Operation 62 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln10 = store i8 %add_ln10_1, i8 %phi_mul5" [../src/./write_mem_rnd.hpp:10]   --->   Operation 63 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln10 = store i8 %add_ln10_2, i8 %phi_mul7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 64 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret                (alloca           ) [ 0110]
phi_mul7           (alloca           ) [ 0111]
phi_mul5           (alloca           ) [ 0111]
phi_mul            (alloca           ) [ 0111]
i_V                (alloca           ) [ 0100]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
x_in_read          (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_V_1              (load             ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
gmem_addr          (getelementptr    ) [ 0110]
icmp_ln14          (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
i                  (add              ) [ 0000]
br_ln14            (br               ) [ 0000]
store_ln14         (store            ) [ 0000]
ret_load           (load             ) [ 0000]
gmem_addr_read     (read             ) [ 0101]
trunc_ln1559       (trunc            ) [ 0101]
switch_ln10        (switch           ) [ 0000]
ret_load_1         (load             ) [ 0000]
add_ln14_1         (add              ) [ 0000]
icmp_ln14_1        (icmp             ) [ 0000]
select_ln14        (select           ) [ 0000]
store_ln14         (store            ) [ 0000]
phi_mul7_load      (load             ) [ 0000]
phi_mul5_load      (load             ) [ 0000]
phi_mul_load       (load             ) [ 0000]
specpipeline_ln321 (specpipeline     ) [ 0000]
specloopname_ln321 (specloopname     ) [ 0000]
add_ln10           (add              ) [ 0000]
add_ln10_1         (add              ) [ 0000]
add_ln10_2         (add              ) [ 0000]
tmp_2              (partselect       ) [ 0000]
zext_ln587_2       (zext             ) [ 0000]
x_x1_V_addr        (getelementptr    ) [ 0000]
store_ln15         (store            ) [ 0000]
br_ln16            (br               ) [ 0000]
tmp_1              (partselect       ) [ 0000]
zext_ln587_1       (zext             ) [ 0000]
x_x2_V_addr        (getelementptr    ) [ 0000]
store_ln18         (store            ) [ 0000]
br_ln19            (br               ) [ 0000]
tmp                (partselect       ) [ 0000]
zext_ln587         (zext             ) [ 0000]
x_x0_V_addr        (getelementptr    ) [ 0000]
store_ln12         (store            ) [ 0000]
br_ln13            (br               ) [ 0000]
store_ln10         (store            ) [ 0000]
store_ln10         (store            ) [ 0000]
store_ln10         (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="ret_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_mul7_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul7/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="phi_mul5_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul5/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="phi_mul_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_in_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="gmem_addr_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="1"/>
<pin id="105" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="x_x1_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln15_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_x2_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln18_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="x_x0_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln12_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="1"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_V_1_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="gmem_addr_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln14_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln14_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="ret_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln1559_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1559/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ret_load_1_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln14_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln14_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln14_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln14_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="phi_mul7_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="2"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul7_load/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="phi_mul5_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="2"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul5_load/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="phi_mul_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="2"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln10_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln10_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln10_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_2/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="0"/>
<pin id="263" dir="0" index="3" bw="4" slack="0"/>
<pin id="264" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln587_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="0" index="3" bw="4" slack="0"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln587_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="0" index="3" bw="4" slack="0"/>
<pin id="294" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln587_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln10_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="2"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln10_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="2"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln10_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="2"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="319" class="1005" name="ret_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="327" class="1005" name="phi_mul7_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="phi_mul5_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul5 "/>
</bind>
</comp>

<comp id="341" class="1005" name="phi_mul_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="355" class="1005" name="gmem_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln14_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="364" class="1005" name="gmem_addr_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln1559_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1559 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="96" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="171" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="171" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="207" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="235" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="232" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="235" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="232" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="238" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="72" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="289" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="308"><net_src comp="241" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="247" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="253" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="76" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="330"><net_src comp="80" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="337"><net_src comp="84" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="344"><net_src comp="88" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="351"><net_src comp="92" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="358"><net_src comp="174" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="363"><net_src comp="180" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="102" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="374"><net_src comp="200" pin="1"/><net_sink comp="371" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: x_x0_V | {3 }
	Port: x_x1_V | {3 }
	Port: x_x2_V | {3 }
 - Input state : 
	Port: interleave_manual_rnd_Pipeline_LOAD : gmem | {2 }
	Port: interleave_manual_rnd_Pipeline_LOAD : x_in | {1 }
	Port: interleave_manual_rnd_Pipeline_LOAD : x_x0_V | {}
	Port: interleave_manual_rnd_Pipeline_LOAD : x_x1_V | {}
	Port: interleave_manual_rnd_Pipeline_LOAD : x_x2_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_V_1 : 1
		icmp_ln14 : 2
		i : 2
		br_ln14 : 3
		store_ln14 : 3
	State 2
		trunc_ln1559 : 1
		switch_ln10 : 2
		add_ln14_1 : 1
		icmp_ln14_1 : 2
		select_ln14 : 3
		store_ln14 : 4
	State 3
		add_ln10 : 1
		add_ln10_1 : 1
		add_ln10_2 : 1
		tmp_2 : 1
		zext_ln587_2 : 2
		x_x1_V_addr : 3
		store_ln15 : 4
		tmp_1 : 1
		zext_ln587_1 : 2
		x_x2_V_addr : 3
		store_ln18 : 4
		tmp : 1
		zext_ln587 : 2
		x_x0_V_addr : 3
		store_ln12 : 4
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |          i_fu_186          |    0    |    12   |
|          |      add_ln14_1_fu_207     |    0    |    12   |
|    add   |       add_ln10_fu_241      |    0    |    15   |
|          |      add_ln10_1_fu_247     |    0    |    15   |
|          |      add_ln10_2_fu_253     |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln14_fu_180      |    0    |    9    |
|          |     icmp_ln14_1_fu_213     |    0    |    9    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln14_fu_219     |    0    |    4    |
|----------|----------------------------|---------|---------|
|   read   |    x_in_read_read_fu_96    |    0    |    0    |
|          | gmem_addr_read_read_fu_102 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln1559_fu_200    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_2_fu_259        |    0    |    0    |
|partselect|        tmp_1_fu_274        |    0    |    0    |
|          |         tmp_fu_289         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln587_2_fu_269    |    0    |    0    |
|   zext   |     zext_ln587_1_fu_284    |    0    |    0    |
|          |      zext_ln587_fu_299     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    91   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|gmem_addr_read_reg_364|    8   |
|   gmem_addr_reg_355  |    8   |
|      i_V_reg_348     |    4   |
|   icmp_ln14_reg_360  |    1   |
|   phi_mul5_reg_334   |    8   |
|   phi_mul7_reg_327   |    8   |
|    phi_mul_reg_341   |    8   |
|      ret_reg_319     |    4   |
| trunc_ln1559_reg_371 |    2   |
+----------------------+--------+
|         Total        |   51   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   91   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   51   |    -   |
+-----------+--------+--------+
|   Total   |   51   |   91   |
+-----------+--------+--------+
