[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnboundForLoop/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 136
LIB: work
FILE: ${SURELOG_DIR}/tests/UnboundForLoop/dut.sv
n<> u<135> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<135> s<134> l<1:1>
  n<> u<134> t<Source_text> p<135> c<133> l<1:1> el<8:10>
    n<> u<133> t<Description> p<134> c<132> l<1:1> el<8:10>
      n<> u<132> t<Module_declaration> p<133> c<42> l<1:1> el<8:10>
        n<> u<42> t<Module_ansi_header> p<132> c<2> s<54> l<1:1> el<3:31>
          n<module> u<2> t<Module_keyword> p<42> s<3> l<1:1> el<1:7>
          n<signed_shifter> u<3> t<STRING_CONST> p<42> s<4> l<1:8> el<1:22>
          n<> u<4> t<Package_import_declaration_list> p<42> s<41> l<1:23> el<1:23>
          n<> u<41> t<Port_declaration_list> p<42> c<21> l<1:23> el<3:30>
            n<> u<21> t<Ansi_port_declaration> p<41> c<19> s<40> l<2:3> el<2:21>
              n<> u<19> t<Net_port_header> p<21> c<5> s<20> l<2:3> el<2:19>
                n<> u<5> t<PortDir_Inp> p<19> s<18> l<2:3> el<2:8>
                n<> u<18> t<Net_port_type> p<19> c<6> l<2:9> el<2:19>
                  n<> u<6> t<NetType_Wire> p<18> s<17> l<2:9> el<2:13>
                  n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<2:14> el<2:19>
                    n<> u<16> t<Packed_dimension> p<17> c<15> l<2:14> el<2:19>
                      n<> u<15> t<Constant_range> p<16> c<10> l<2:15> el<2:18>
                        n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:15> el<2:16>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<2:15> el<2:16>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<2:15> el<2:16>
                              n<1> u<7> t<INT_CONST> p<8> l<2:15> el<2:16>
                        n<> u<14> t<Constant_expression> p<15> c<13> l<2:17> el<2:18>
                          n<> u<13> t<Constant_primary> p<14> c<12> l<2:17> el<2:18>
                            n<> u<12> t<Primary_literal> p<13> c<11> l<2:17> el<2:18>
                              n<0> u<11> t<INT_CONST> p<12> l<2:17> el<2:18>
              n<i> u<20> t<STRING_CONST> p<21> l<2:20> el<2:21>
            n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<3:3> el<3:28>
              n<> u<38> t<Net_port_header> p<40> c<22> s<39> l<3:3> el<3:26>
                n<> u<22> t<PortDir_Out> p<38> s<37> l<3:3> el<3:9>
                n<> u<37> t<Net_port_type> p<38> c<36> l<3:10> el<3:26>
                  n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<3:10> el<3:26>
                    n<> u<35> t<Data_type> p<36> c<23> l<3:10> el<3:26>
                      n<> u<23> t<IntVec_TypeReg> p<35> s<24> l<3:10> el<3:13>
                      n<> u<24> t<Signing_Signed> p<35> s<34> l<3:14> el<3:20>
                      n<> u<34> t<Packed_dimension> p<35> c<33> l<3:21> el<3:26>
                        n<> u<33> t<Constant_range> p<34> c<28> l<3:22> el<3:25>
                          n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<3:22> el<3:23>
                            n<> u<27> t<Constant_primary> p<28> c<26> l<3:22> el<3:23>
                              n<> u<26> t<Primary_literal> p<27> c<25> l<3:22> el<3:23>
                                n<3> u<25> t<INT_CONST> p<26> l<3:22> el<3:23>
                          n<> u<32> t<Constant_expression> p<33> c<31> l<3:24> el<3:25>
                            n<> u<31> t<Constant_primary> p<32> c<30> l<3:24> el<3:25>
                              n<> u<30> t<Primary_literal> p<31> c<29> l<3:24> el<3:25>
                                n<0> u<29> t<INT_CONST> p<30> l<3:24> el<3:25>
              n<Q> u<39> t<STRING_CONST> p<40> l<3:27> el<3:28>
        n<> u<54> t<Non_port_module_item> p<132> c<53> s<130> l<4:3> el<4:13>
          n<> u<53> t<Module_or_generate_item> p<54> c<52> l<4:3> el<4:13>
            n<> u<52> t<Module_common_item> p<53> c<51> l<4:3> el<4:13>
              n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<4:3> el<4:13>
                n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<4:3> el<4:13>
                  n<> u<49> t<Data_declaration> p<50> c<48> l<4:3> el<4:13>
                    n<> u<48> t<Variable_declaration> p<49> c<44> l<4:3> el<4:13>
                      n<> u<44> t<Data_type> p<48> c<43> s<47> l<4:3> el<4:10>
                        n<> u<43> t<IntegerAtomType_Integer> p<44> l<4:3> el<4:10>
                      n<> u<47> t<Variable_decl_assignment_list> p<48> c<46> l<4:11> el<4:12>
                        n<> u<46> t<Variable_decl_assignment> p<47> c<45> l<4:11> el<4:12>
                          n<j> u<45> t<STRING_CONST> p<46> l<4:11> el<4:12>
        n<> u<130> t<Non_port_module_item> p<132> c<129> s<131> l<5:3> el<7:6>
          n<> u<129> t<Module_or_generate_item> p<130> c<128> l<5:3> el<7:6>
            n<> u<128> t<Module_common_item> p<129> c<127> l<5:3> el<7:6>
              n<> u<127> t<Always_construct> p<128> c<55> l<5:3> el<7:6>
                n<> u<55> t<ALWAYS> p<127> s<126> l<5:3> el<5:9>
                n<> u<126> t<Statement> p<127> c<125> l<5:10> el<7:6>
                  n<> u<125> t<Statement_item> p<126> c<124> l<5:10> el<7:6>
                    n<> u<124> t<Procedural_timing_control_statement> p<125> c<57> l<5:10> el<7:6>
                      n<> u<57> t<Procedural_timing_control> p<124> c<56> s<123> l<5:10> el<5:13>
                        n<> u<56> t<Event_control> p<57> l<5:10> el<5:13>
                      n<> u<123> t<Statement_or_null> p<124> c<122> l<5:14> el<7:6>
                        n<> u<122> t<Statement> p<123> c<121> l<5:14> el<7:6>
                          n<> u<121> t<Statement_item> p<122> c<120> l<5:14> el<7:6>
                            n<> u<120> t<Seq_block> p<121> c<118> l<5:14> el<7:6>
                              n<> u<118> t<Statement_or_null> p<120> c<117> s<119> l<6:5> el<6:33>
                                n<> u<117> t<Statement> p<118> c<116> l<6:5> el<6:33>
                                  n<> u<116> t<Statement_item> p<117> c<115> l<6:5> el<6:33>
                                    n<> u<115> t<Loop_statement> p<116> c<114> l<6:5> el<6:33>
                                      n<> u<114> t<FOR> p<115> s<69> l<6:5> el<6:8>
                                      n<> u<69> t<For_initialization> p<115> c<68> s<79> l<6:9> el<6:12>
                                        n<> u<68> t<Variable_assignment_list> p<69> c<67> l<6:9> el<6:12>
                                          n<> u<67> t<Variable_assignment> p<68> c<62> l<6:9> el<6:12>
                                            n<> u<62> t<Variable_lvalue> p<67> c<59> s<66> l<6:9> el<6:10>
                                              n<> u<59> t<Ps_or_hierarchical_identifier> p<62> c<58> s<61> l<6:9> el<6:10>
                                                n<j> u<58> t<STRING_CONST> p<59> l<6:9> el<6:10>
                                              n<> u<61> t<Select> p<62> c<60> l<6:10> el<6:10>
                                                n<> u<60> t<Bit_select> p<61> l<6:10> el<6:10>
                                            n<> u<66> t<Expression> p<67> c<65> l<6:11> el<6:12>
                                              n<> u<65> t<Primary> p<66> c<64> l<6:11> el<6:12>
                                                n<> u<64> t<Primary_literal> p<65> c<63> l<6:11> el<6:12>
                                                  n<0> u<63> t<INT_CONST> p<64> l<6:11> el<6:12>
                                      n<> u<79> t<Expression> p<115> c<73> s<98> l<6:13> el<6:16>
                                        n<> u<73> t<Expression> p<79> c<72> s<78> l<6:13> el<6:14>
                                          n<> u<72> t<Primary> p<73> c<71> l<6:13> el<6:14>
                                            n<> u<71> t<Primary_literal> p<72> c<70> l<6:13> el<6:14>
                                              n<j> u<70> t<STRING_CONST> p<71> l<6:13> el<6:14>
                                        n<> u<78> t<BinOp_Less> p<79> s<77> l<6:14> el<6:15>
                                        n<> u<77> t<Expression> p<79> c<76> l<6:15> el<6:16>
                                          n<> u<76> t<Primary> p<77> c<75> l<6:15> el<6:16>
                                            n<> u<75> t<Primary_literal> p<76> c<74> l<6:15> el<6:16>
                                              n<i> u<74> t<STRING_CONST> p<75> l<6:15> el<6:16>
                                      n<> u<98> t<For_step> p<115> c<97> s<113> l<6:17> el<6:22>
                                        n<> u<97> t<For_step_assignment> p<98> c<96> l<6:17> el<6:22>
                                          n<> u<96> t<Operator_assignment> p<97> c<84> l<6:17> el<6:22>
                                            n<> u<84> t<Variable_lvalue> p<96> c<81> s<85> l<6:17> el<6:18>
                                              n<> u<81> t<Ps_or_hierarchical_identifier> p<84> c<80> s<83> l<6:17> el<6:18>
                                                n<j> u<80> t<STRING_CONST> p<81> l<6:17> el<6:18>
                                              n<> u<83> t<Select> p<84> c<82> l<6:18> el<6:18>
                                                n<> u<82> t<Bit_select> p<83> l<6:18> el<6:18>
                                            n<> u<85> t<AssignOp_Assign> p<96> s<95> l<6:18> el<6:19>
                                            n<> u<95> t<Expression> p<96> c<89> l<6:19> el<6:22>
                                              n<> u<89> t<Expression> p<95> c<88> s<94> l<6:19> el<6:20>
                                                n<> u<88> t<Primary> p<89> c<87> l<6:19> el<6:20>
                                                  n<> u<87> t<Primary_literal> p<88> c<86> l<6:19> el<6:20>
                                                    n<j> u<86> t<STRING_CONST> p<87> l<6:19> el<6:20>
                                              n<> u<94> t<BinOp_Plus> p<95> s<93> l<6:20> el<6:21>
                                              n<> u<93> t<Expression> p<95> c<92> l<6:21> el<6:22>
                                                n<> u<92> t<Primary> p<93> c<91> l<6:21> el<6:22>
                                                  n<> u<91> t<Primary_literal> p<92> c<90> l<6:21> el<6:22>
                                                    n<1> u<90> t<INT_CONST> p<91> l<6:21> el<6:22>
                                      n<> u<113> t<Statement_or_null> p<115> c<112> l<6:24> el<6:33>
                                        n<> u<112> t<Statement> p<113> c<111> l<6:24> el<6:33>
                                          n<> u<111> t<Statement_item> p<112> c<110> l<6:24> el<6:33>
                                            n<> u<110> t<Blocking_assignment> p<111> c<109> l<6:24> el<6:32>
                                              n<> u<109> t<Operator_assignment> p<110> c<103> l<6:24> el<6:32>
                                                n<> u<103> t<Variable_lvalue> p<109> c<100> s<104> l<6:24> el<6:25>
                                                  n<> u<100> t<Ps_or_hierarchical_identifier> p<103> c<99> s<102> l<6:24> el<6:25>
                                                    n<Q> u<99> t<STRING_CONST> p<100> l<6:24> el<6:25>
                                                  n<> u<102> t<Select> p<103> c<101> l<6:26> el<6:26>
                                                    n<> u<101> t<Bit_select> p<102> l<6:26> el<6:26>
                                                n<> u<104> t<AssignOp_Assign> p<109> s<108> l<6:26> el<6:27>
                                                n<> u<108> t<Expression> p<109> c<107> l<6:28> el<6:32>
                                                  n<> u<107> t<Primary> p<108> c<106> l<6:28> el<6:32>
                                                    n<> u<106> t<Primary_literal> p<107> c<105> l<6:28> el<6:32>
                                                      n<> u<105> t<Number_1Tickb1> p<106> l<6:28> el<6:32>
                              n<> u<119> t<END> p<120> l<7:3> el<7:6>
        n<> u<131> t<ENDMODULE> p<132> l<8:1> el<8:10>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnboundForLoop/dut.sv:1:1: Compile module "work@signed_shifter".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             3
Begin                                                  1
Constant                                               7
Design                                                 1
EventControl                                           1
ForStmt                                                1
Identifier                                             1
IntegerNet                                             1
IntegerTypespec                                        1
LogicNet                                               2
LogicTypespec                                          4
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
Port                                                   2
Range                                                  2
RefObj                                                 6
RefTypespec                                            5
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnboundForLoop/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@signed_shifter)
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiName:work@signed_shifter
  |vpiTypedef:
  \_LogicTypespec: , line:2:9, endln:2:13
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:2:14, endln:2:19
      |vpiParent:
      \_LogicTypespec: , line:2:9, endln:2:13
      |vpiLeftRange:
      \_Constant: , line:2:15, endln:2:16
        |vpiParent:
        \_Range: , line:2:14, endln:2:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:17, endln:2:18
        |vpiParent:
        \_Range: , line:2:14, endln:2:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:10, endln:3:20
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntegerTypespec: , line:4:3, endln:4:10
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:9, endln:2:13
  |vpiImportTypespec:
  \_LogicNet: (work@signed_shifter.i), line:2:20, endln:2:21
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@signed_shifter.i), line:2:9, endln:2:13
      |vpiParent:
      \_LogicNet: (work@signed_shifter.i), line:2:20, endln:2:21
      |vpiFullName:work@signed_shifter.i
      |vpiActual:
      \_LogicTypespec: , line:2:9, endln:2:13
    |vpiName:i
    |vpiFullName:work@signed_shifter.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:10, endln:3:20
  |vpiImportTypespec:
  \_LogicNet: (work@signed_shifter.Q), line:3:27, endln:3:28
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@signed_shifter.Q), line:3:10, endln:3:13
      |vpiParent:
      \_LogicNet: (work@signed_shifter.Q), line:3:27, endln:3:28
      |vpiFullName:work@signed_shifter.Q
      |vpiActual:
      \_LogicTypespec: , line:3:10, endln:3:20
    |vpiName:Q
    |vpiFullName:work@signed_shifter.Q
    |vpiNetType:48
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntegerTypespec: , line:4:3, endln:4:10
  |vpiImportTypespec:
  \_IntegerNet: (work@signed_shifter.j), line:4:11, endln:4:12
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@signed_shifter.j), line:4:3, endln:4:10
      |vpiParent:
      \_IntegerNet: (work@signed_shifter.j), line:4:11, endln:4:12
      |vpiFullName:work@signed_shifter.j
      |vpiActual:
      \_IntegerTypespec: , line:4:3, endln:4:10
    |vpiName:j
    |vpiFullName:work@signed_shifter.j
    |vpiSigned:1
  |vpiDefName:work@signed_shifter
  |vpiNet:
  \_LogicNet: (work@signed_shifter.i), line:2:20, endln:2:21
  |vpiNet:
  \_LogicNet: (work@signed_shifter.Q), line:3:27, endln:3:28
  |vpiNet:
  \_IntegerNet: (work@signed_shifter.j), line:4:11, endln:4:12
  |vpiPort:
  \_Port: (i), line:2:20, endln:2:21
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiName:i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@signed_shifter.i), line:2:9, endln:2:13
      |vpiParent:
      \_Port: (i), line:2:20, endln:2:21
      |vpiFullName:work@signed_shifter.i
      |vpiActual:
      \_LogicTypespec: , line:2:9, endln:2:13
  |vpiPort:
  \_Port: (Q), line:3:27, endln:3:28
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiName:Q
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@signed_shifter.Q), line:3:10, endln:3:13
      |vpiParent:
      \_Port: (Q), line:3:27, endln:3:28
      |vpiFullName:work@signed_shifter.Q
      |vpiActual:
      \_LogicTypespec: , line:3:10, endln:3:20
  |vpiProcess:
  \_Always: , line:5:3, endln:7:6
    |vpiParent:
    \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_EventControl: , line:5:10, endln:5:13
      |vpiParent:
      \_Always: , line:5:3, endln:7:6
      |vpiStmt:
      \_Begin: (work@signed_shifter), line:5:14, endln:7:6
        |vpiParent:
        \_EventControl: , line:5:10, endln:5:13
        |vpiFullName:work@signed_shifter
        |vpiInternalScope:
        \_ForStmt: (work@signed_shifter), line:6:5, endln:6:33
          |vpiParent:
          \_Begin: (work@signed_shifter), line:5:14, endln:7:6
          |vpiFullName:work@signed_shifter
          |vpiForInitStmt:
          \_Assignment: , line:6:9, endln:6:12
            |vpiParent:
            \_ForStmt: (work@signed_shifter), line:6:5, endln:6:33
            |vpiRhs:
            \_Constant: , line:6:11, endln:6:12
              |vpiParent:
              \_Assignment: , line:6:9, endln:6:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@signed_shifter.j), line:6:9, endln:6:10
              |vpiParent:
              \_Assignment: , line:6:9, endln:6:12
              |vpiName:j
              |vpiFullName:work@signed_shifter.j
              |vpiActual:
              \_IntegerNet: (work@signed_shifter.j), line:4:11, endln:4:12
          |vpiForIncStmt:
          \_Assignment: , line:6:17, endln:6:22
            |vpiParent:
            \_ForStmt: (work@signed_shifter), line:6:5, endln:6:33
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:6:19, endln:6:22
              |vpiParent:
              \_Assignment: , line:6:17, endln:6:22
              |vpiOpType:24
              |vpiOperand:
              \_RefObj: (work@signed_shifter.j), line:6:19, endln:6:20
                |vpiParent:
                \_Operation: , line:6:19, endln:6:22
                |vpiName:j
                |vpiFullName:work@signed_shifter.j
                |vpiActual:
                \_IntegerNet: (work@signed_shifter.j), line:4:11, endln:4:12
              |vpiOperand:
              \_Constant: , line:6:21, endln:6:22
                |vpiParent:
                \_Operation: , line:6:19, endln:6:22
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@signed_shifter.j), line:6:17, endln:6:18
              |vpiParent:
              \_Assignment: , line:6:17, endln:6:22
              |vpiName:j
              |vpiFullName:work@signed_shifter.j
              |vpiActual:
              \_IntegerNet: (work@signed_shifter.j), line:4:11, endln:4:12
          |vpiCondition:
          \_Operation: , line:6:13, endln:6:16
            |vpiParent:
            \_ForStmt: (work@signed_shifter), line:6:5, endln:6:33
            |vpiOpType:20
            |vpiOperand:
            \_RefObj: (work@signed_shifter.j), line:6:13, endln:6:14
              |vpiParent:
              \_Operation: , line:6:13, endln:6:16
              |vpiName:j
              |vpiFullName:work@signed_shifter.j
              |vpiActual:
              \_IntegerNet: (work@signed_shifter.j), line:4:11, endln:4:12
            |vpiOperand:
            \_RefObj: (work@signed_shifter.i), line:6:15, endln:6:16
              |vpiParent:
              \_Operation: , line:6:13, endln:6:16
              |vpiName:i
              |vpiFullName:work@signed_shifter.i
              |vpiActual:
              \_LogicNet: (work@signed_shifter.i), line:2:20, endln:2:21
          |vpiStmt:
          \_Assignment: , line:6:24, endln:6:32
            |vpiParent:
            \_ForStmt: (work@signed_shifter), line:6:5, endln:6:33
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:6:28, endln:6:32
              |vpiParent:
              \_Assignment: , line:6:24, endln:6:32
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_RefObj: (work@signed_shifter.Q), line:6:24, endln:6:25
              |vpiParent:
              \_Assignment: , line:6:24, endln:6:32
              |vpiName:Q
              |vpiFullName:work@signed_shifter.Q
              |vpiActual:
              \_LogicNet: (work@signed_shifter.Q), line:3:27, endln:3:28
        |vpiStmt:
        \_ForStmt: (work@signed_shifter), line:6:5, endln:6:33
    |vpiAlwaysType:1
|vpiTypedef:
\_ModuleTypespec: (signed_shifter)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:signed_shifter
  |vpiModule:
  \_Module: work@signed_shifter (work@signed_shifter), file:${SURELOG_DIR}/tests/UnboundForLoop/dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
