{
  "Top": "threed_render_hls",
  "RtlTop": "threed_render_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "threed_render_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mesh_transmission": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mesh_transmission_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mesh_transmission_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "triangle_number": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_threed_render_hls_io",
          "name": "triangle_number",
          "usage": "data",
          "direction": "in"
        }]
    },
    "screen_transmission": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "screen_transmission_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "screen_transmission_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "screen_height": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_threed_render_hls_io",
          "name": "screen_height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "screen_width": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_threed_render_hls_io",
          "name": "screen_width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rotation_x_theta": {
      "index": "5",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_threed_render_hls_io",
          "name": "rotation_x_theta",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rotation_y_theta": {
      "index": "6",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_threed_render_hls_io",
          "name": "rotation_y_theta",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rotation_z_theta": {
      "index": "7",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_threed_render_hls_io",
          "name": "rotation_z_theta",
          "usage": "data",
          "direction": "in"
        }]
    },
    "distance_transmission": {
      "index": "8",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_threed_render_hls_io",
          "name": "distance_transmission",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top threed_render_hls -name threed_render_hls"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "threed_render_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "511 ~ 8697000",
    "Latency": "510"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "threed_render_hls",
    "Version": "1.0",
    "DisplayName": "Threed_render_hls",
    "Revision": "2113124227",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_threed_render_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/threed_render_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/threed_render_hls_color_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/threed_render_hls_control_s_axi.vhd",
      "impl\/vhdl\/threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/threed_render_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/threed_render_hls_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/threed_render_hls_gmem_m_axi.vhd",
      "impl\/vhdl\/threed_render_hls_matrix_mutiply.vhd",
      "impl\/vhdl\/threed_render_hls_matrix_mutiply_1.vhd",
      "impl\/vhdl\/threed_render_hls_matrix_mutiply_2.vhd",
      "impl\/vhdl\/threed_render_hls_mesh_after_projection_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/threed_render_hls_mesh_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/threed_render_hls_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_23s_22ns_45_1_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_30s_29ns_58_2_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_40s_34ns_73_2_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_40s_35ns_73_2_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_40s_40s_73_2_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_40s_40s_80_2_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_41s_41s_73_2_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_42s_44ns_85_5_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_80s_24ns_80_5_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_mul_15ns_15ns_30_4_1.vhd",
      "impl\/vhdl\/threed_render_hls_mul_mul_15ns_15s_30_4_1.vhd",
      "impl\/vhdl\/threed_render_hls_mux_32_40_1_1.vhd",
      "impl\/vhdl\/threed_render_hls_mux_83_1_1_1.vhd",
      "impl\/vhdl\/threed_render_hls_mux_164_1_1_1.vhd",
      "impl\/vhdl\/threed_render_hls_rotation_matrix_initial.vhd",
      "impl\/vhdl\/threed_render_hls_screen_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/threed_render_hls_sdiv_73ns_40s_40_77_seq_1.vhd",
      "impl\/vhdl\/threed_render_hls_sdiv_73ns_40s_73_77_seq_1.vhd",
      "impl\/vhdl\/threed_render_hls_sin_or_cos_float_Pipeline_1.vhd",
      "impl\/vhdl\/threed_render_hls_sin_or_cos_float_Pipeline_2.vhd",
      "impl\/vhdl\/threed_render_hls_sin_or_cos_float_s.vhd",
      "impl\/vhdl\/threed_render_hls_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/threed_render_hls_threed_render_hls_io_s_axi.vhd",
      "impl\/vhdl\/threed_render_hls_udiv_8ns_8ns_7_12_seq_1.vhd",
      "impl\/vhdl\/threed_render_hls_udiv_35s_8ns_35_39_seq_1.vhd",
      "impl\/vhdl\/threed_render_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/threed_render_hls_color_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/threed_render_hls_color_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/threed_render_hls_control_s_axi.v",
      "impl\/verilog\/threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/threed_render_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/threed_render_hls_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/threed_render_hls_gmem_m_axi.v",
      "impl\/verilog\/threed_render_hls_matrix_mutiply.v",
      "impl\/verilog\/threed_render_hls_matrix_mutiply_1.v",
      "impl\/verilog\/threed_render_hls_matrix_mutiply_2.v",
      "impl\/verilog\/threed_render_hls_mesh_after_projection_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/threed_render_hls_mesh_after_projection_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/threed_render_hls_mesh_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/threed_render_hls_mesh_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/threed_render_hls_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/threed_render_hls_mul_23s_22ns_45_1_1.v",
      "impl\/verilog\/threed_render_hls_mul_30s_29ns_58_2_1.v",
      "impl\/verilog\/threed_render_hls_mul_40s_34ns_73_2_1.v",
      "impl\/verilog\/threed_render_hls_mul_40s_35ns_73_2_1.v",
      "impl\/verilog\/threed_render_hls_mul_40s_40s_73_2_1.v",
      "impl\/verilog\/threed_render_hls_mul_40s_40s_80_2_1.v",
      "impl\/verilog\/threed_render_hls_mul_41s_41s_73_2_1.v",
      "impl\/verilog\/threed_render_hls_mul_42s_44ns_85_5_1.v",
      "impl\/verilog\/threed_render_hls_mul_80s_24ns_80_5_1.v",
      "impl\/verilog\/threed_render_hls_mul_mul_15ns_15ns_30_4_1.v",
      "impl\/verilog\/threed_render_hls_mul_mul_15ns_15s_30_4_1.v",
      "impl\/verilog\/threed_render_hls_mux_32_40_1_1.v",
      "impl\/verilog\/threed_render_hls_mux_83_1_1_1.v",
      "impl\/verilog\/threed_render_hls_mux_164_1_1_1.v",
      "impl\/verilog\/threed_render_hls_rotation_matrix_initial.v",
      "impl\/verilog\/threed_render_hls_screen_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/threed_render_hls_screen_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/threed_render_hls_sdiv_73ns_40s_40_77_seq_1.v",
      "impl\/verilog\/threed_render_hls_sdiv_73ns_40s_73_77_seq_1.v",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_Pipeline_1.v",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_Pipeline_2.v",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s.v",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/threed_render_hls_threed_render_hls_io_s_axi.v",
      "impl\/verilog\/threed_render_hls_udiv_8ns_8ns_7_12_seq_1.v",
      "impl\/verilog\/threed_render_hls_udiv_35s_8ns_35_39_seq_1.v",
      "impl\/verilog\/threed_render_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/threed_render_hls_v1_0\/data\/threed_render_hls.mdd",
      "impl\/misc\/drivers\/threed_render_hls_v1_0\/data\/threed_render_hls.tcl",
      "impl\/misc\/drivers\/threed_render_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/threed_render_hls_v1_0\/src\/xthreed_render_hls.c",
      "impl\/misc\/drivers\/threed_render_hls_v1_0\/src\/xthreed_render_hls.h",
      "impl\/misc\/drivers\/threed_render_hls_v1_0\/src\/xthreed_render_hls_hw.h",
      "impl\/misc\/drivers\/threed_render_hls_v1_0\/src\/xthreed_render_hls_linux.c",
      "impl\/misc\/drivers\/threed_render_hls_v1_0\/src\/xthreed_render_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/threed_render_hls_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/threed_render_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "threed_render_hls_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name threed_render_hls_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "mesh_transmission_1",
          "access": "W",
          "description": "Data signal of mesh_transmission",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mesh_transmission",
              "access": "W",
              "description": "Bit 31 to 0 of mesh_transmission"
            }]
        },
        {
          "offset": "0x14",
          "name": "mesh_transmission_2",
          "access": "W",
          "description": "Data signal of mesh_transmission",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mesh_transmission",
              "access": "W",
              "description": "Bit 63 to 32 of mesh_transmission"
            }]
        },
        {
          "offset": "0x1c",
          "name": "screen_transmission_1",
          "access": "W",
          "description": "Data signal of screen_transmission",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "screen_transmission",
              "access": "W",
              "description": "Bit 31 to 0 of screen_transmission"
            }]
        },
        {
          "offset": "0x20",
          "name": "screen_transmission_2",
          "access": "W",
          "description": "Data signal of screen_transmission",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "screen_transmission",
              "access": "W",
              "description": "Bit 63 to 32 of screen_transmission"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "mesh_transmission"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "screen_transmission"
        }
      ]
    },
    "s_axi_threed_render_hls_io": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_threed_render_hls_io_",
      "paramPrefix": "C_S_AXI_THREED_RENDER_HLS_IO_",
      "ports": [
        "s_axi_threed_render_hls_io_ARADDR",
        "s_axi_threed_render_hls_io_ARREADY",
        "s_axi_threed_render_hls_io_ARVALID",
        "s_axi_threed_render_hls_io_AWADDR",
        "s_axi_threed_render_hls_io_AWREADY",
        "s_axi_threed_render_hls_io_AWVALID",
        "s_axi_threed_render_hls_io_BREADY",
        "s_axi_threed_render_hls_io_BRESP",
        "s_axi_threed_render_hls_io_BVALID",
        "s_axi_threed_render_hls_io_RDATA",
        "s_axi_threed_render_hls_io_RREADY",
        "s_axi_threed_render_hls_io_RRESP",
        "s_axi_threed_render_hls_io_RVALID",
        "s_axi_threed_render_hls_io_WDATA",
        "s_axi_threed_render_hls_io_WREADY",
        "s_axi_threed_render_hls_io_WSTRB",
        "s_axi_threed_render_hls_io_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "triangle_number",
          "access": "W",
          "description": "Data signal of triangle_number",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "triangle_number",
              "access": "W",
              "description": "Bit 7 to 0 of triangle_number"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "screen_height",
          "access": "W",
          "description": "Data signal of screen_height",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "screen_height",
              "access": "W",
              "description": "Bit 7 to 0 of screen_height"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "screen_width",
          "access": "W",
          "description": "Data signal of screen_width",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "screen_width",
              "access": "W",
              "description": "Bit 7 to 0 of screen_width"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "rotation_x_theta",
          "access": "W",
          "description": "Data signal of rotation_x_theta",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rotation_x_theta",
              "access": "W",
              "description": "Bit 31 to 0 of rotation_x_theta"
            }]
        },
        {
          "offset": "0x30",
          "name": "rotation_y_theta",
          "access": "W",
          "description": "Data signal of rotation_y_theta",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rotation_y_theta",
              "access": "W",
              "description": "Bit 31 to 0 of rotation_y_theta"
            }]
        },
        {
          "offset": "0x38",
          "name": "rotation_z_theta",
          "access": "W",
          "description": "Data signal of rotation_z_theta",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rotation_z_theta",
              "access": "W",
              "description": "Bit 31 to 0 of rotation_z_theta"
            }]
        },
        {
          "offset": "0x40",
          "name": "distance_transmission",
          "access": "W",
          "description": "Data signal of distance_transmission",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "distance_transmission",
              "access": "W",
              "description": "Bit 31 to 0 of distance_transmission"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "triangle_number"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "screen_height"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "screen_width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "rotation_x_theta"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "rotation_y_theta"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "rotation_z_theta"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "distance_transmission"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_threed_render_hls_io:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "mesh_transmission"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "mesh_transmission"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "screen_transmission"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "screen_transmission"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_threed_render_hls_io_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_threed_render_hls_io_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_threed_render_hls_io_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_threed_render_hls_io_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_threed_render_hls_io_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_threed_render_hls_io_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_threed_render_hls_io_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_threed_render_hls_io_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "threed_render_hls",
      "Instances": [
        {
          "ModuleName": "rotation_matrix_initial",
          "InstanceName": "grp_rotation_matrix_initial_fu_840",
          "Instances": [{
              "ModuleName": "sin_or_cos_float_s",
              "InstanceName": "grp_sin_or_cos_float_s_fu_88",
              "Instances": [
                {
                  "ModuleName": "sin_or_cos_float_Pipeline_1",
                  "InstanceName": "grp_sin_or_cos_float_Pipeline_1_fu_268"
                },
                {
                  "ModuleName": "sin_or_cos_float_Pipeline_2",
                  "InstanceName": "grp_sin_or_cos_float_Pipeline_2_fu_276"
                }
              ]
            }]
        },
        {
          "ModuleName": "matrix_mutiply",
          "InstanceName": "grp_matrix_mutiply_fu_905"
        },
        {
          "ModuleName": "matrix_mutiply_1",
          "InstanceName": "grp_matrix_mutiply_1_fu_933"
        },
        {
          "ModuleName": "matrix_mutiply_2",
          "InstanceName": "grp_matrix_mutiply_2_fu_976"
        }
      ]
    },
    "Info": {
      "sin_or_cos_float_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_or_cos_float_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_or_cos_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rotation_matrix_initial": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_mutiply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_mutiply_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrix_mutiply_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "threed_render_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sin_or_cos_float_Pipeline_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.153"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "141",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sin_or_cos_float_Pipeline_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "5",
          "PipelineIIMin": "4",
          "PipelineIIMax": "5",
          "PipelineII": "4 ~ 5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.706"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "3",
            "Latency": "2 ~ 3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "135",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "509",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sin_or_cos_float_s": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "31",
          "PipelineIIMin": "30",
          "PipelineIIMax": "31",
          "PipelineII": "30 ~ 31",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.120"
        },
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "1705",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2875",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rotation_matrix_initial": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "53",
          "LatencyWorst": "54",
          "PipelineIIMin": "53",
          "PipelineIIMax": "54",
          "PipelineII": "53 ~ 54",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.120"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "2036",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "3397",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrix_mutiply": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "1536",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1046",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrix_mutiply_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.131"
        },
        "Area": {
          "DSP": "28",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "12",
          "FF": "2374",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1387",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrix_mutiply_2": {
        "Latency": {
          "LatencyBest": "81",
          "LatencyAvg": "81",
          "LatencyWorst": "81",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "3526",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2285",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "threed_render_hls": {
        "Latency": {
          "LatencyBest": "510",
          "LatencyAvg": "1226750",
          "LatencyWorst": "8696999",
          "PipelineIIMin": "511",
          "PipelineIIMax": "8697000",
          "PipelineII": "511 ~ 8697000",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.151"
        },
        "Loops": [
          {
            "Name": "threed_render_mesh_i",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8800",
            "Latency": "0 ~ 8800",
            "PipelineII": "",
            "PipelineDepth": "80",
            "Loops": [{
                "Name": "threed_render_mesh_j",
                "TripCount": "3",
                "Latency": "78",
                "PipelineII": "",
                "PipelineDepth": "26",
                "Loops": [{
                    "Name": "threed_render_mesh_k",
                    "TripCount": "3",
                    "Latency": "24",
                    "PipelineII": "",
                    "PipelineDepth": "8"
                  }]
              }]
          },
          {
            "Name": "threed_render_mesh_after_projection_i",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "44550",
            "Latency": "0 ~ 44550",
            "PipelineII": "",
            "PipelineDepth": "405"
          },
          {
            "Name": "threed_render_screen_0_j",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "10200",
            "Latency": "0 ~ 10200",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "102",
            "PipelineDepth": "2 ~ 102",
            "Loops": [{
                "Name": "threed_render_screen_0_k",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "100",
                "Latency": "0 ~ 100",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "threed_render_screen_1_i",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8562730",
            "Latency": "0 ~ 8562730",
            "PipelineII": "",
            "PipelineDepthMin": "43",
            "PipelineDepthMax": "77843",
            "PipelineDepth": "43 ~ 77843",
            "Loops": [{
                "Name": "threed_render_screen_1_j",
                "TripCount": "",
                "LatencyMin": "38",
                "LatencyMax": "77838",
                "Latency": "38 ~ 77838",
                "PipelineII": "",
                "PipelineDepthMin": "78",
                "PipelineDepthMax": "778",
                "PipelineDepth": "78 ~ 778",
                "Loops": [{
                    "Name": "threed_render_screen_1_k",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "700",
                    "Latency": "0 ~ 700",
                    "PipelineII": "",
                    "PipelineDepthMin": "6",
                    "PipelineDepthMax": "7",
                    "PipelineDepth": "6 ~ 7"
                  }]
              }]
          },
          {
            "Name": "threed_render_screen_transmission_j",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "70200",
            "Latency": "0 ~ 70200",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "702",
            "PipelineDepth": "2 ~ 702",
            "Loops": [{
                "Name": "threed_render_screen_transmission_k",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "700",
                "Latency": "0 ~ 700",
                "PipelineII": "",
                "PipelineDepth": "7"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "90",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "32",
          "DSP": "136",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "61",
          "FF": "26988",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "29599",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "55",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-18 19:07:33 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
