<?xml version="1.0" ?>
<block name="b1.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:TODO" atom_netlist_id="SHA256:TODO">
	<inputs>pclk</inputs>
	<outputs>out:_x1</outputs>
	<clocks>pclk</clocks>
	<block name="_l3" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">_x1 _x2 open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts1 ble[1].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">pclk</port>
		</clocks>
		<block name="_l4" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar ble[1].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;direct4</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_l4" instance="lut_4[0]" mode="lut_4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut_4</port>
				</outputs>
				<clocks/>
				<block name="_l4" instance="lut[0]">
					<attributes/>
					<parameters/>
					<inputs>
						<port name="in">lut_4.in[0]-&gt;direct:lut_4 lut_4.in[1]-&gt;direct:lut_4 lut_4.in[2]-&gt;direct:lut_4 open</port>
						<port_rotation_map name="in">0 1 2 open</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">_l4</port>
					</outputs>
					<clocks/>
				</block>
			</block>
			<block name="_x4" instance="ff[0]">
				<attributes/>
				<parameters/>
				<inputs>
					<port name="D">lut_4[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">_x4</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="_l3" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar ble[1].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;direct4</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_l3" instance="lut_4[0]" mode="lut_4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut_4</port>
				</outputs>
				<clocks/>
				<block name="_l3" instance="lut[0]">
					<attributes/>
					<parameters/>
					<inputs>
						<port name="in">lut_4.in[0]-&gt;direct:lut_4 lut_4.in[1]-&gt;direct:lut_4 lut_4.in[2]-&gt;direct:lut_4 open</port>
						<port_rotation_map name="in">0 1 2 open</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">_l3</port>
					</outputs>
					<clocks/>
				</block>
			</block>
			<block name="_x3" instance="ff[0]">
				<attributes/>
				<parameters/>
				<inputs>
					<port name="D">lut_4[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">_x3</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="_l1" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">_x3 _x4 open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;clbouts1 ble[1].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">pclk</port>
		</clocks>
		<block name="_l2" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;direct4</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_l2" instance="lut_4[0]" mode="lut_4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut_4</port>
				</outputs>
				<clocks/>
				<block name="_l2" instance="lut[0]">
					<attributes/>
					<parameters/>
					<inputs>
						<port name="in">lut_4.in[0]-&gt;direct:lut_4 lut_4.in[1]-&gt;direct:lut_4 lut_4.in[2]-&gt;direct:lut_4 open</port>
						<port_rotation_map name="in">0 1 2 open</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">_l2</port>
					</outputs>
					<clocks/>
				</block>
			</block>
			<block name="_x2" instance="ff[0]">
				<attributes/>
				<parameters/>
				<inputs>
					<port name="D">lut_4[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">_x2</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="_l1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;crossbar ble[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;direct4</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="_l1" instance="lut_4[0]" mode="lut_4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct1 ble.in[1]-&gt;direct1 ble.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut_4</port>
				</outputs>
				<clocks/>
				<block name="_l1" instance="lut[0]">
					<attributes/>
					<parameters/>
					<inputs>
						<port name="in">lut_4.in[0]-&gt;direct:lut_4 lut_4.in[1]-&gt;direct:lut_4 lut_4.in[2]-&gt;direct:lut_4 open</port>
						<port_rotation_map name="in">0 1 2 open</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">_l1</port>
					</outputs>
					<clocks/>
				</block>
			</block>
			<block name="_x1" instance="ff[0]">
				<attributes/>
				<parameters/>
				<inputs>
					<port name="D">lut_4[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">_x1</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="out:_x1" instance="io[2]" mode="outpad">
		<inputs>
			<port name="outpad">_x1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:_x1" instance="outpad[0]">
			<attributes/>
			<parameters/>
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs/>
			<clocks/>
		</block>
	</block>
	<block name="pclk" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="pclk" instance="inpad[0]">
			<attributes/>
			<parameters/>
			<inputs/>
			<outputs>
				<port name="inpad">pclk</port>
			</outputs>
			<clocks/>
		</block>
	</block>
</block>
