{
  "design": {
    "design_info": {
      "boundary_crc": "0x6FB30B57E479CB73",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../WhiteScreenGen.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "WhiteScreenGen_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "R_out": {
        "direction": "O"
      },
      "G_out": {
        "direction": "O"
      },
      "B_out": {
        "direction": "O"
      },
      "Vsync_out": {
        "direction": "O"
      },
      "Hsync_out": {
        "direction": "O"
      },
      "PxlClk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25265957",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKFB_IN_SIGNALING": {
            "value": "SINGLE"
          },
          "CLKIN2_JITTER_PS": {
            "value": "133.33"
          },
          "CLKOUT1_JITTER": {
            "value": "112.754"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "86.070"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "148.894"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "86.070"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25.26596"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.500"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "11.875"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "47"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100.000"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          }
        }
      },
      "WhiteScreenGen_0": {
        "vlnv": "xilinx.com:module_ref:WhiteScreenGen:1.0",
        "xci_name": "design_1_WhiteScreenGen_0_0",
        "xci_path": "ip\\design_1_WhiteScreenGen_0_0\\design_1_WhiteScreenGen_0_0.xci",
        "inst_hier_path": "WhiteScreenGen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "WhiteScreenGen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pxlClk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "25265957",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "R": {
            "direction": "O"
          },
          "G": {
            "direction": "O"
          },
          "B": {
            "direction": "O"
          },
          "Vsync_out": {
            "direction": "O"
          },
          "Hsync_out": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "WhiteScreenGen_0_B": {
        "ports": [
          "WhiteScreenGen_0/B",
          "B_out"
        ]
      },
      "WhiteScreenGen_0_G": {
        "ports": [
          "WhiteScreenGen_0/G",
          "G_out"
        ]
      },
      "WhiteScreenGen_0_Hsync_out": {
        "ports": [
          "WhiteScreenGen_0/Hsync_out",
          "Hsync_out"
        ]
      },
      "WhiteScreenGen_0_R": {
        "ports": [
          "WhiteScreenGen_0/R",
          "R_out"
        ]
      },
      "WhiteScreenGen_0_Vsync_out": {
        "ports": [
          "WhiteScreenGen_0/Vsync_out",
          "Vsync_out"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "WhiteScreenGen_0/clk"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "PxlClk",
          "WhiteScreenGen_0/pxlClk"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}