{
  "processor": "Sun MicroSPARC",
  "manufacturer": "Sun/Fujitsu",
  "year": 1992,
  "schema_version": "1.0",
  "base_architecture": "sparc",
  "base_timing_reference": "models/other/sparc/timing/sparc_timing.json",
  "timing_notes": "Single-chip SPARC V7 implementation; single-issue in-order; 4KB I+D caches; inherits SPARC ISA timings with single-chip latency adjustments",
  "source": "microSPARC datasheet, Sun Microsystems TMS390S10 documentation",
  "instruction_count": 72,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Rd <- Rs1 + Rs2_or_imm13"},
    {"mnemonic": "ADDcc", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "icc", "notes": "Add and set condition codes"},
    {"mnemonic": "SUB", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract"},
    {"mnemonic": "SUBcc", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "icc", "notes": "Subtract and set condition codes"},
    {"mnemonic": "AND", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND"},
    {"mnemonic": "ANDcc", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "icc", "notes": "AND and set condition codes"},
    {"mnemonic": "OR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR"},
    {"mnemonic": "ORcc", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "icc", "notes": "OR and set condition codes"},
    {"mnemonic": "XOR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical XOR"},
    {"mnemonic": "XORcc", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "icc", "notes": "XOR and set condition codes"},
    {"mnemonic": "SLL", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left logical"},
    {"mnemonic": "SRL", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right logical"},
    {"mnemonic": "SRA", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right arithmetic"},
    {"mnemonic": "SETHI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set high 22 bits of register"},
    {"mnemonic": "NOP", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "SETHI with rd=0"},
    {"mnemonic": "LD", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "LDUB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load unsigned byte"},
    {"mnemonic": "LDUH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load unsigned halfword"},
    {"mnemonic": "LDD", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load doubleword"},
    {"mnemonic": "LDSB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load signed byte"},
    {"mnemonic": "LDSH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load signed halfword"},
    {"mnemonic": "ST", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "STH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "STD", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store doubleword"},
    {"mnemonic": "SWAP", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Atomic swap"},
    {"mnemonic": "LDSTUB", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Atomic load-store unsigned byte"},
    {"mnemonic": "BA", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch always"},
    {"mnemonic": "BN", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch never"},
    {"mnemonic": "BNE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch not equal"},
    {"mnemonic": "BE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch equal"},
    {"mnemonic": "BG", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch greater"},
    {"mnemonic": "BLE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch less or equal"},
    {"mnemonic": "BGE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch greater or equal"},
    {"mnemonic": "BL", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch less"},
    {"mnemonic": "CALL", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Call subroutine, saves PC in r15"},
    {"mnemonic": "JMPL", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Jump and link"},
    {"mnemonic": "RETT", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register_offset", "flags_affected": "all", "notes": "Return from trap"},
    {"mnemonic": "SAVE", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Save register window"},
    {"mnemonic": "RESTORE", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Restore register window"},
    {"mnemonic": "UMUL", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned multiply"},
    {"mnemonic": "SMUL", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Signed multiply"},
    {"mnemonic": "UMULcc", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "icc", "notes": "Unsigned multiply, set cc"},
    {"mnemonic": "SMULcc", "bytes": 4, "cycles": 5, "category": "multiply", "addressing_mode": "register", "flags_affected": "icc", "notes": "Signed multiply, set cc"},
    {"mnemonic": "UDIV", "bytes": 4, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned divide"},
    {"mnemonic": "SDIV", "bytes": 4, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Signed divide"},
    {"mnemonic": "UDIVcc", "bytes": 4, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "icc", "notes": "Unsigned divide, set cc"},
    {"mnemonic": "SDIVcc", "bytes": 4, "cycles": 18, "category": "divide", "addressing_mode": "register", "flags_affected": "icc", "notes": "Signed divide, set cc"},
    {"mnemonic": "FADDs", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "Single-precision FP add"},
    {"mnemonic": "FADDd", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "Double-precision FP add"},
    {"mnemonic": "FSUBs", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "Single-precision FP subtract"},
    {"mnemonic": "FSUBd", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "Double-precision FP subtract"},
    {"mnemonic": "FMULs", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "Single-precision FP multiply"},
    {"mnemonic": "FMULd", "bytes": 4, "cycles": 9, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "Double-precision FP multiply"},
    {"mnemonic": "FDIVs", "bytes": 4, "cycles": 14, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "Single-precision FP divide"},
    {"mnemonic": "FDIVd", "bytes": 4, "cycles": 22, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "Double-precision FP divide"},
    {"mnemonic": "FiTOs", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Integer to single FP"},
    {"mnemonic": "FsTOi", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Single FP to integer"},
    {"mnemonic": "FCMPs", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP compare single"},
    {"mnemonic": "FCMPd", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP compare double"},
    {"mnemonic": "FBE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "FP branch if equal"},
    {"mnemonic": "FBNE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "FP branch if not equal"},
    {"mnemonic": "LDF", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load FP register"},
    {"mnemonic": "STF", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store FP register"},
    {"mnemonic": "LDDF", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load double FP"},
    {"mnemonic": "STDF", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store double FP"},
    {"mnemonic": "RDASR", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Read ancillary state register"},
    {"mnemonic": "WRASR", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Write ancillary state register"},
    {"mnemonic": "TA", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Trap always"},
    {"mnemonic": "FLUSH", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Flush instruction cache"},
    {"mnemonic": "STBAR", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store barrier"},
    {"mnemonic": "UNIMP", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Unimplemented instruction (generates trap)"}
  ]
}
