

================================================================
== Vitis HLS Report for 'flattening'
================================================================
* Date:           Thu Jan 23 17:45:27 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flat_for_rows  |      196|      196|        15|         14|          1|    14|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 14, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_1 = alloca i32 1" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 18 'alloca' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln6 = store i4 0, i4 %r_1" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 21 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln6 = br void %flat_for_cols" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 22 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r = load i4 %r_1" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 23 'load' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%icmp_ln6 = icmp_eq  i4 %r, i4 14" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 24 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%r_2 = add i4 %r, i4 1" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 25 'add' 'r_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %flat_for_cols.split, void %for.end7" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 26 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [CNN_Optimal/src/flat.cpp:14]   --->   Operation 60 'ret' 'ret_ln14' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 27 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 27 'read' 'pool_to_flat_streams_0_read' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 28 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 28 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln6 = store i4 %r_2, i4 %r_1" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 29 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 30 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 30 'read' 'pool_to_flat_streams_0_read_1' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_3 : Operation 31 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_1" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 31 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 32 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 32 'read' 'pool_to_flat_streams_0_read_2' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_4 : Operation 33 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_2" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 33 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 34 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 34 'read' 'pool_to_flat_streams_0_read_3' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_5 : Operation 35 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_3" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 35 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 36 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 36 'read' 'pool_to_flat_streams_0_read_4' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_6 : Operation 37 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_4" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 37 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 38 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 38 'read' 'pool_to_flat_streams_0_read_5' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_7 : Operation 39 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_5" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 39 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 40 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 40 'read' 'pool_to_flat_streams_0_read_6' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_8 : Operation 41 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_6" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 41 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 42 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 42 'read' 'pool_to_flat_streams_0_read_7' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_9 : Operation 43 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_7" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 43 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 44 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 44 'read' 'pool_to_flat_streams_0_read_8' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_10 : Operation 45 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_8" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 45 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 46 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 46 'read' 'pool_to_flat_streams_0_read_9' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_11 : Operation 47 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_9" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 47 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 48 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 48 'read' 'pool_to_flat_streams_0_read_10' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_12 : Operation 49 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_10" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 49 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 50 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 50 'read' 'pool_to_flat_streams_0_read_11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_13 : Operation 51 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_11" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 51 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 52 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 52 'read' 'pool_to_flat_streams_0_read_12' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_14 : Operation 53 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_12" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 53 'write' 'write_ln11' <Predicate = (!icmp_ln6)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 54 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 56 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 57 'read' 'pool_to_flat_streams_0_read_13' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_15 : Operation 58 [1/1] (3.62ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0, i32 %pool_to_flat_streams_0_read_13" [CNN_Optimal/src/flat.cpp:11]   --->   Operation 58 'write' 'write_ln11' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln6 = br void %flat_for_cols" [CNN_Optimal/src/flat.cpp:6]   --->   Operation 59 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.323ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln6', CNN_Optimal/src/flat.cpp:6) of constant 0 on local variable 'r', CNN_Optimal/src/flat.cpp:6 [6]  (1.588 ns)
	'load' operation 4 bit ('r', CNN_Optimal/src/flat.cpp:6) on local variable 'r', CNN_Optimal/src/flat.cpp:6 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln6', CNN_Optimal/src/flat.cpp:6) [10]  (1.735 ns)

 <State 2>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [17]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [18]  (3.627 ns)

 <State 3>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_1', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [19]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [20]  (3.627 ns)

 <State 4>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_2', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [21]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [22]  (3.627 ns)

 <State 5>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_3', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [23]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [24]  (3.627 ns)

 <State 6>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_4', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [25]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [26]  (3.627 ns)

 <State 7>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_5', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [27]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [28]  (3.627 ns)

 <State 8>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_6', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [29]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [30]  (3.627 ns)

 <State 9>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_7', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [31]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [32]  (3.627 ns)

 <State 10>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_8', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [33]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [34]  (3.627 ns)

 <State 11>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_9', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [35]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [36]  (3.627 ns)

 <State 12>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_10', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [37]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [38]  (3.627 ns)

 <State 13>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_11', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [39]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [40]  (3.627 ns)

 <State 14>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_12', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [41]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [42]  (3.627 ns)

 <State 15>: 7.254ns
The critical path consists of the following:
	fifo read operation ('pool_to_flat_streams_0_read_13', CNN_Optimal/src/flat.cpp:11) on port 'pool_to_flat_streams_0' (CNN_Optimal/src/flat.cpp:11) [43]  (3.627 ns)
	fifo write operation ('write_ln11', CNN_Optimal/src/flat.cpp:11) on port 'flat_to_dense_streams_0' (CNN_Optimal/src/flat.cpp:11) [44]  (3.627 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
