bank_utilization {DDR4_MEM00 DDR4_MEM01 DDR4_MEM02 DDR4_MEM03 PLRAM_MEM00 PLRAM_MEM01 PLRAM_MEM02} dsa_info {child_pblock_declarations { pblock_ddr4_mem00 { range CLOCKREGION_X2Y1:CLOCKREGION_X2Y3 parent pblock_dynamic_SLR0 cell_paths memory/ddr4_mem00 } pblock_ddr4_mem02 { range CLOCKREGION_X2Y7:CLOCKREGION_X2Y9 parent pblock_dynamic_SLR1 cell_paths memory/ddr4_mem02 } pblock_ddr4_mem03 { range CLOCKREGION_X4Y11:CLOCKREGION_X4Y13 parent pblock_dynamic_SLR2 cell_paths memory/ddr4_mem03 } } slr_pblock_map {SLR0 pblock_dynamic_SLR0 SLR1 pblock_dynamic_SLR1 SLR2 pblock_dynamic_SLR2} board_component_slr_map {}} ctrl_slr_map {S_AXI_CTRL SLR0} interconnect_slr_map {interconnect_s00_axi SLR0 interconnect_ddr4_mem00 SLR1 interconnect_ddr4_mem01 SLR2 interconnect_ddr4_mem02 SLR1 interconnect_ddr4_mem03 SLR0 interconnect_plram_mem00 SLR2 interconnect_plram_mem01 SLR1 interconnect_plram_mem02 SLR0} interconnect_one_to_one {interconnect_ddr4_mem00 true interconnect_ddr4_mem01 true interconnect_ddr4_mem02 true interconnect_ddr4_mem03 true interconnect_plram_mem00 true interconnect_plram_mem01 true interconnect_plram_mem02 true} slr_crossings {interconnect_s00_axi {S00_AXI {source_slr SLR0 target_slr SLR0} M00_AXI {source_slr SLR0 target_slr SLR1 depth 2} M01_AXI {source_slr SLR0 target_slr SLR2 depth 3} M02_AXI {source_slr SLR0 target_slr SLR1 depth 2} M03_AXI {source_slr SLR0 target_slr SLR0 depth 1} M04_AXI {source_slr SLR0 target_slr SLR2 depth 3} M05_AXI {source_slr SLR0 target_slr SLR1 depth 2} M06_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_ddr4_mem00 {S00_AXI {source_slr SLR1 target_slr SLR1} M00_AXI {source_slr SLR1 target_slr SLR1}} interconnect_ddr4_mem01 {S00_AXI {source_slr SLR2 target_slr SLR2} M00_AXI {source_slr SLR2 target_slr SLR2}} interconnect_ddr4_mem02 {S00_AXI {source_slr SLR1 target_slr SLR1} M00_AXI {source_slr SLR1 target_slr SLR1}} interconnect_ddr4_mem03 {S00_AXI {source_slr SLR0 target_slr SLR0} M00_AXI {source_slr SLR0 target_slr SLR0}} interconnect_plram_mem00 {S00_AXI {source_slr SLR2 target_slr SLR2} M00_AXI {source_slr SLR2 target_slr SLR2}} interconnect_plram_mem01 {S00_AXI {source_slr SLR1 target_slr SLR1} M00_AXI {source_slr SLR1 target_slr SLR1}} interconnect_plram_mem02 {S00_AXI {source_slr SLR0 target_slr SLR0} M00_AXI {source_slr SLR0 target_slr SLR0}}}
