// Seed: 3023592705
module module_0;
  always @* begin
    if (id_1 != 1) if (id_1) id_1 <= id_1;
  end
  wire id_2;
  supply1 id_4 = ~(id_4), id_5;
  initial id_3[1] = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1 or posedge 1) id_6 = 1 / id_2;
  module_0();
endmodule
