# makefile with variables to compilers .c files
# .o files and the NAME

CC=gcc
SRC=school.c main.c
OBJ=$(SRC:.c=.o)
NAME=school
RM=rm

all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

clean: 
	$(RM) -f *~ $(NAME)

oclean: 
	$(RM) -f $(OBJ)

fclean: clean oclean

re: oclean all
