verilog xil_defaultlib --include "../../../../ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl" --include "../../../../ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/70cf/hdl" --include "../../../../ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/sim/Zynq_CPU_processing_system7_0_0.v" \
"../../../bd/Zynq_CPU/sim/Zynq_CPU.v" \
"../../../bd/Zynq_CPU/ipshared/5b84/src/rtl_multiplier.v" \
"../../../bd/Zynq_CPU/ipshared/5b84/hdl/rtl_multiplier_v1_0_S00_AXI.v" \
"../../../bd/Zynq_CPU/ipshared/5b84/hdl/rtl_multiplier_v1_0.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_rtl_multiplier_0_0/sim/Zynq_CPU_rtl_multiplier_0_0.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_xbar_0/sim/Zynq_CPU_xbar_0.v" \
"../../../../ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/061e/hdl/verilog/hls_multiplier_CRTLS_s_axi.v" \
"../../../../ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/061e/hdl/verilog/hls_multiplier_mubkb.v" \
"../../../../ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/061e/hdl/verilog/hls_multiplier.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_hls_multiplier_0_0/sim/Zynq_CPU_hls_multiplier_0_0.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_0/sim/Zynq_CPU_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
