<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synlog\geiger_integration_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CLK_1MHZ|GLA_inferred_clock</data>
<data>100.0 MHz</data>
<data>95.2 MHz</data>
<data>-0.504</data>
</row>
<row>
<data>clock_div_1MHZ_10HZ|clk_out_inferred_clock</data>
<data>100.0 MHz</data>
<data>82.3 MHz</data>
<data>-2.148</data>
</row>
<row>
<data>clock_div_1MHZ_100KHZ|clk_out_inferred_clock</data>
<data>100.0 MHz</data>
<data>83.0 MHz</data>
<data>-2.049</data>
</row>
</report_table>
