<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="svd_schema.xsd">
  <peripheral>
    <name>PWRSEQ</name>
    <description>Power Sequencer / Low Power Control Register.</description>
    <baseAddress>0x40006800</baseAddress>
    <addressBlock>
      <offset>0x00</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>LPCTRL</name>
        <description>Low Power Control Register.</description>
        <addressOffset>0x00</addressOffset>
        <fields>
          <field>
            <name>RAM0RET_EN</name>
            <description>System RAM 0 retention in BACKUP mode. These two bits are used in conjuction with RREGEN bit. </description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable Ram Retention.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Enable System RAM 0 retention.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>RAM1RET_EN</name>
            <description>System RAM 1 retention in BACKUP mode. These two bits are used in conjuction with RREGEN bit. </description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable Ram Retention.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Enable System RAM 1 retention.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>RAM2RET_EN</name>
            <description>System RAM 2 retention in BACKUP mode. These two bits are used in conjuction with RREGEN bit. </description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable Ram Retention.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Enable System RAM 2 retention.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>RAM3RET_EN</name>
            <description>System RAM retention in BACKUP mode. These two bits are used in conjuction with RREGEN bit. </description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable Ram Retention.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Enable System RAM 3 retention.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>OVR</name>
            <description>Operating Voltage Range. The Operating Voltage Range 
bits (OVR) determine the operating range for VCORE 
domain.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0_9V</name>
                <description>0.9V</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_0V</name>
                <description>1.0V</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_1V</name>
                <description>1.1V</description>
                <value>2</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VCORE_DET_BYPASS</name>
            <description>Block Auto Detect. Prevent the power sequencer from taking time to detect whether an external power source exists on the VCORE pin. Should always be set to 1 if VCORE is not provided from an external source.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable auto detection.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Enable auto detection.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FVDD_EN</name>
            <description>Flash VDD Enable. FOrce the flash VDD to remain enabled during LP modes.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Flash VDDIO Not Forced.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Flash VDDIO Force on.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>RETREG_EN</name>
            <description>Retention Regulator Enable. This bit controls the retention regulator in BACKUP mode. This bit should be 1 all the time if user wants to use retention regulator.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Enable.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>STORAGE_EN</name>
            <description>STORAGE mode enable.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FASTWK_EN</name>
            <description>Fast Wake-Up Mode. This bit enables fast wake-up from DeepSleep mode.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BG_DIS</name>
            <description>Bandgap OFF. This controls the System Bandgap in DeepSleep mode.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>on</name>
                <description>Bandgap is always ON.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>off</name>
                <description>Bandgap is OFF in DeepSleep mode (default).</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>VCOREPOR_DIS</name>
            <description>VCORE Power-On Reset Monitor Disable. This bit controls the Power-On Reset monitor on VDDC supply in DeepSleep and BACKUP mode.</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDO_DIS</name>
            <description>Disable Main LDO. This bit initializes to 1 until the power sequencer determines that no external power source exists on the VCORE pin. At that time, this bit is automatically cleared to 0. If an external power source is detected on the VCORE pin, then this bit will remain at 1. </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>VCORE_EXT</name>
            <description>Use external VCORE for 1V supply.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>VCOREMON_DIS</name>
            <description>VCORE Monitor Disable. This bit controls the power monitor on the VCORE supply in all operating modes.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>VDDAMON_DIS</name>
            <description>VDDA Monitor Disable. This bit controls the power monitor on the Analog supply in all operating modes.</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>PORVDDMON_DIS</name>
            <description>VCORE Power-On Reset Monitor Disable. This bit controls the Power-On Reset monitor on VCORE supply in all operating modes.</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>VBBMON_DIS</name>
            <description>VDDA Monitor Disable. This bit controls the power monitor on the Analog supply in all operating modes.</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>INRO_EN</name>
            <description>Allow LIRC80K to remain on in all Power modes. If STORAGE is set, this bit has no effect.</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ERTCO_EN</name>
            <description>Allow LIRC32K to remain on in all Power modes. If STORAGE is set, this bit has no effect.</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPWKFL0</name>
        <description>Low Power I/O Wakeup Status Flag Register 0. This register indicates the low power wakeup status for GPIO0.</description>
        <addressOffset>0x04</addressOffset>
        <fields>
          <field>
            <name>WAKEFL</name>
            <description>Wakeup IRQ flags (write ones to clear). One or more of these bits will be set when the corresponding dedicated GPIO pin (s) transition (s) from low to high or high to low. If GPIO wakeup source is selected, using PM.GPIOWKEN register, and the corresponding bit is also selected in LPWKEN register, an interrupt will be gnerated to wake up the CPU from a low power mode.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>31</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPWKEN0</name>
        <description>Low Power I/O Wakeup Enable Register 0. This register enables low power wakeup functionality for GPIO0.</description>
        <addressOffset>0x08</addressOffset>
        <fields>
          <field>
            <name>WAKEEN</name>
            <description>Enable wakeup. These bits allow wakeup from the corresponding GPIO pin (s) on transition (s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in PPWKST register.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>31</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPPWKFL</name>
        <description>Low Power Peripheral Wakeup Status Flag Register.</description>
        <addressOffset>0x30</addressOffset>
        <fields>
          <field>
            <name>TMR3</name>
            <description>TMR3 (LPTMR0) Wakeup Flag.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AINCOMP0</name>
            <description>Analog Input Comparator 0 Wakeup Flag.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AINCOMP1</name>
            <description>Analog Input Comparator 1 Wakeup Flag.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AINCOMP0_ST</name>
            <description>Analog Input Comparator 0 Status.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AINCOMP1_ST</name>
            <description>Analog Input Comparator 1 Status.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>BACKUP</name>
            <description>Backup Mode Wakeup Flag.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPPWKEN</name>
        <description>Low Power Peripheral Wakeup Enable Register.</description>
        <addressOffset>0x34</addressOffset>
        <fields>
          <field>
            <name>LPTMR0</name>
            <description>LPTMR0 Wakeup Enable. This bit allows wakeup from the LPTIMER0.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AINCOMP0</name>
            <description> AINCOMP0 Wakeup Enable. This bit allows wakeup from the AINCOMP0.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>AINCOMP1</name>
            <description> AINCOMP1 Wakeup Enable. This bit allows wakeup from the AINCOMP1.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPMEMSD</name>
        <description>Low Power Memory Shutdown Register.</description>
        <addressOffset>0x40</addressOffset>
        <fields>
          <field>
            <name>RAM0</name>
            <description>System RAM block 0 Shut Down.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RAM1</name>
            <description>Systen RAM block 1 Shut Down.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RAM2</name>
            <description>System RAM block 2 Shut Down.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RAM3</name>
            <description>System RAM block 2 Shut Down.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <!-- PWRSEQ: Power sequencer          -->
</device>