
<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="HandheldFriendly" content="True" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="robots" content="index, follow" />

  <link href="https://fonts.googleapis.com/css?family=Source+Code+Pro|Source+Sans+Pro:300,400,400i,700" rel="stylesheet">

    <link rel="stylesheet/less" type="text/css" href="http://guqian110.github.io/theme/stylesheet/style.less">
    <script src="//cdnjs.cloudflare.com/ajax/libs/less.js/2.5.1/less.min.js" type="text/javascript"></script>


    <link id="pygments-light-theme" rel="stylesheet" type="text/css"
          href="http://guqian110.github.io/theme/pygments/monokai.min.css">


  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/font-awesome/css/fontawesome.css">
  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/font-awesome/css/brands.css">
  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/font-awesome/css/solid.css">

    <link href="http://guqian110.github.io/static/custom.css" rel="stylesheet">

    <link href="http://guqian110.github.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="Qian's Blog Atom">


    <link rel="shortcut icon" href="http://guqian110.github.io/images/favicon.png" type="image/x-icon">
    <link rel="icon" href="http://guqian110.github.io/images/favicon.png" type="image/x-icon">


    <!-- Chrome, Firefox OS and Opera -->
    <meta name="theme-color" content="#333333">
    <!-- Windows Phone -->
    <meta name="msapplication-navbutton-color" content="#333333">
    <!-- iOS Safari -->
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
    <!-- Microsoft EDGE -->
    <meta name="msapplication-TileColor" content="#333333">

<meta name="author" content="Qian Gu" />
<meta name="description" content="参考网上的资料和书籍，总结一份自己的 Coding Style Guide" />
<meta name="keywords" content="Verilog, coding style">


<meta property="og:site_name" content="Qian's Blog"/>
<meta property="og:title" content="Verilog HDL coding style"/>
<meta property="og:description" content="参考网上的资料和书籍，总结一份自己的 Coding Style Guide"/>
<meta property="og:locale" content="en"/>
<meta property="og:url" content="http://guqian110.github.io/posts/ic/verilog_hdl_coding_style_guide.html"/>
<meta property="og:type" content="article"/>
<meta property="article:published_time" content="2015-04-21 10:12:00+08:00"/>
<meta property="article:modified_time" content=""/>
<meta property="article:author" content="http://guqian110.github.io/author/qian-gu.html">
<meta property="article:section" content="IC"/>
<meta property="article:tag" content="Verilog"/>
<meta property="article:tag" content="coding style"/>
<meta property="og:image" content="http://guqian110.github.io/images/logo.png">

  <title>Qian's Blog &ndash; Verilog HDL coding style</title>

</head>
<body class="light-theme">
  <aside>
    <div>
      <a href="http://guqian110.github.io">
        <img src="http://guqian110.github.io/images/logo.png" alt="Qian Gu" title="Qian Gu">
      </a>

      <h1>
        <a href="http://guqian110.github.io">Qian Gu</a>
      </h1>

<p>Stay hungry. Stay foolish.</p>


      <ul class="social">
          <li>
            <a  class="sc-envelope" href="mailto:guqian110@163.com" target="_blank">
              <i class="fas fa-envelope"></i>
            </a>
          </li>
          <li>
            <a  class="sc-github" href="https://github.com/guqian110" target="_blank">
              <i class="fab fa-github"></i>
            </a>
          </li>
          <li>
            <a  class="sc-rss" href="/feeds/all.atom.xml" target="_blank">
              <i class="fas fa-rss"></i>
            </a>
          </li>
      </ul>
    </div>

  </aside>
  <main>

    <nav>
      <a href="http://guqian110.github.io">Home</a>

      <a href="/authors.html">Authors</a>
      <a href="/archives.html">Archives</a>
      <a href="/categories.html">Categories</a>
      <a href="/tags.html">Tags</a>

      <a href="http://guqian110.github.io/feeds/all.atom.xml">Atom</a>

    </nav>

<article class="single">
  <header>
      
    <h1 id="verilog_hdl_coding_style_guide">Verilog HDL coding style</h1>
    <p>
      Posted on 2015-04-21 10:12 in <a href="http://guqian110.github.io/category/ic.html">IC</a>

        &#8226; 4 min read
    </p>
  </header>


    <div class="col-lg-3 hidden-xs hidden-sm">
        <div id="toc"><ul><li><a class="toc-href" href="#" title="Verilog HDL coding style">Verilog HDL coding style</a><ul><li><a class="toc-href" href="#1. goal" title="1. Goal">1. Goal</a></li><li><a class="toc-href" href="#2. module partition" title="2. Module Partition">2. Module Partition</a></li><li><a class="toc-href" href="#3. coding style" title="3. Coding Style">3. Coding Style</a><ul><li><a class="toc-href" href="#3.1. part a" title="3.1. Part A">3.1. Part A</a></li><li><a class="toc-href" href="#3.2. part b" title="3.2. Part B">3.2. Part B</a></li><li><a class="toc-href" href="#3.3. part c" title="3.3. Part C">3.3. Part C</a></li><li><a class="toc-href" href="#3.4. part d" title="3.4. Part D">3.4. Part D</a></li><li><a class="toc-href" href="#3.5. part e" title="3.5. Part E">3.5. Part E</a></li><li><a class="toc-href" href="#3.6. part f" title="3.6. Part F">3.6. Part F</a></li><li><a class="toc-href" href="#3.7. part g" title="3.7. Part G">3.7. Part G</a></li></ul></li><li><a class="toc-href" href="#4. naming_1" title="4. Naming">4. Naming</a></li><li><a class="toc-href" href="#5. format" title="5. Format">5. Format</a><ul><li><a class="toc-href" href="#5.1. poart declaration" title="5.1. Poart Declaration">5.1. Poart Declaration</a></li><li><a class="toc-href" href="#5.2. module instantiate" title="5.2. Module Instantiate">5.2. Module Instantiate</a></li><li><a class="toc-href" href="#5.3. task &amp; function" title="5.3. Task &amp; Function">5.3. Task &amp; Function</a></li><li><a class="toc-href" href="#5.4. statement" title="5.4. Statement">5.4. Statement</a></li><li><a class="toc-href" href="#5.5. expression" title="5.5. Expression">5.5. Expression</a></li><li><a class="toc-href" href="#5.6. comments" title="5.6. Comments">5.6. Comments</a></li><li><a class="toc-href" href="#5.7. lint" title="5.7. Lint">5.7. Lint</a></li></ul></li><li><a class="toc-href" href="#6. appdidx_1" title="6. Appdidx">6. Appdidx</a></li></ul></li></ul></div>
    </div>

  <div>
    <p><strong>Update (2015/04/21):</strong></p>
<p>参考了网上流传的 华为 coding style guide 和 其他的一些资料，还有 <a href="http://www.amazon.cn/EDA%E7%B2%BE%E5%93%81%E6%99%BA%E6%B1%87%E9%A6%86-Verilog%E7%BC%96%E7%A8%8B%E8%89%BA%E6%9C%AF-%E9%AD%8F%E5%AE%B6%E6%98%8E/dp/B00HNVY3SY/ref=sr_1_1?ie=UTF8&amp;qid=1429188978&amp;sr=8-1&amp;keywords=verilog%E7%BC%96%E7%A8%8B%E8%89%BA%E6%9C%AF">Verilog 编程艺术</a> 的内容，重新整理一下自己的 Coding Style Guide，以便做项目的时候参考对比。</p>
<p><br/></p>
<p><strong>Version</strong> : 2.0</p>
<p><strong>Date</strong> : 2015-04-21</p>
<p><strong>Author</strong> : Qian Gu (guqian110@gmail.com)</p>
<p><strong>Summary</strong> : This is a personal Verilog HDL coding style guide for designs on FPGA.</p>
<p><br/></p>
<h2 id="1. goal">1. Goal</h2>
<hr/>
<p>干干净净的代码：</p>
<p><strong>代码整洁、结构合理、层次清晰、注释明了、没有烂代码、没有冗余代码，合理地建立目录，合理地分配到不同文件中。</strong></p>
<p><br/></p>
<p><em>下面分几个方面来总结，如何达到这样的目的。</em></p>
<p><br/></p>
<h2 id="2. module partition">2. Module Partition</h2>
<hr/>
<p>把代码划分为 模块、函数、任务，形成合理的层次结构。</p>
<p><strong>划分的原则：高内聚、低耦合</strong></p>
<ol>
<li>
<p>一般来说，每个模块、函数、任务完成一个功能，隐藏内部实现细节，提供一个干净的接口</p>
</li>
<li>
<p>灵活掌握，不要划分出太多的模块，不必拘泥于 &ldquo;模块最好在 500 行左右&rdquo;（太多的实例和连线反而容易出错）</p>
</li>
<li>
<p>低耦合的原则就是模块之间尽量用少的连线</p>
</li>
<li>
<p>提取公共代码、常用代码形成模块、函数、任务，便于使用和以后移植，有可能的话，参数化、通用化、IP化（比如 CRC 计算、时钟分频、同步电路、通用 GPIO 控制等）</p>
</li>
<li>
<p>划分模块时，将相关组合逻辑划分到同一模块，以便综合时进行优化（一般工具不会越过模块边界来优化）</p>
</li>
<li>
<p>在模块内部，合理切分逻辑，让相关代码组合在一起形成逻辑块，合理安排逻辑块的顺序，并且用固定长度的横线分割这些逻辑块，加以注释</p>
</li>
<li>
<p>模块内部不要存在重复的代码（子模块、函数、任务、循环语句、寄存器组、for/generate）</p>
</li>
<li>
<p>为了减少修改内容、避免出错、移植方便、创建可重用模块，在编写代码的时候使用 define、parameter、localparam 定义可重定义的参数（如 SIZE、WIDTH、DEPTH 等）。如果可能，把所有 define 放在一个 definition.vh 中，编译时首先读取这个文件</p>
</li>
</ol>
<p><br/></p>
<h2 id="3. coding style">3. Coding Style</h2>
<hr/>
<p>灵活合理地运用，才能设计出强壮的、简洁的代码，目标是可以清晰地表达出设计意图。</p>
<h3 id="3.1. part a">3.1. Part A</h3>
<ol>
<li>
<p>设计时把应用文档和设计文档写好，在设计文档中要把设计思路、数据通路、实现细节等描述清楚，在经过评审之后才能开始编写代码（磨刀不误砍柴工，节约时间，而且项目可控、可实现）</p>
</li>
<li>
<p>尽量使用可靠的 IP</p>
</li>
<li>
<p>每个模块放到一个单独的文件中，&lt;文件名&gt;=&lt;模块名&gt;.&lt;扩展名&gt;（很多小模块则可以放到一个文件中，便于管理，如 cell 库）</p>
</li>
<li>
<p>Top 模块只包含子模块的例化（即使有逻辑，也是简单的 glue 逻辑）</p>
</li>
<li>
<p>按照合理的层次结构组织各个模块，存放在合理的目录结构中</p>
</li>
</ol>
<h3 id="3.2. part b">3.2. Part B</h3>
<ol>
<li>
<p>避免书写可能导致竞争冲突（race condition）的语句（给仿真调试带来很大的麻烦）</p>
</li>
<li>
<p>避免实例化具体的门级电路（可读性差、难于理解维护、不可移植）</p>
</li>
<li>
<p>避免使用内部三态电路，使用 MUX 代替</p>
</li>
<li>
<p>避免任何器件的输入悬空（会导致很大的电流消耗）</p>
</li>
<li>
<p>避免使用嵌入式的综合指令（synthesis directive）（仿真工具忽略这些指令，仿真和综合结果不一致）</p>
</li>
<li>
<p>避免 Latch，避免无意中形成的 Latch（常规设计中，只有顶层模块的 clock_gate 会使用 latch，以节省功耗）</p>
</li>
</ol>
<h3 id="3.3. part c">3.3. Part C</h3>
<ol>
<li>
<p>保证时钟和复位信号没有 glitch</p>
</li>
<li>
<p>尽量保持时候总和复位信号的简单，不要使用复杂的组合逻辑（便于测试、后端生成时钟树和复位树）</p>
</li>
<li>
<p>尽量做到所有寄存器同时复位</p>
</li>
<li>
<p>小心使用门控时钟（Gated clock）</p>
</li>
<li>
<p>避免在模块内部产生时钟，最好使用同步设计，用 clock enable 来实现低频时钟操作</p>
</li>
<li>
<p>避免在模块内部产生复位</p>
</li>
<li>
<p>如果确实要使用门控时钟、内部时钟、内部复位，把这些信号的代码放到一个独立的模块里，并在顶层模块例化这个独立模块</p>
</li>
<li>
<p>一个模块内尽量只使用一个时钟。多时钟设计中，时钟域隔离带逻辑（同步电路）放到一个独立的模块中
只使用时钟的一个沿（上升 or 下降）</p>
</li>
<li>
<p>对跨时钟域的信号要进行同步处理</p>
</li>
<li>
<p>避免多周期路径（multicycle_path）和假路径（false_path），一旦有这种路径，在代码和设计文档中标注写明
写可测性的设计（DFT, Design for Test）</p>
</li>
</ol>
<h3 id="3.4. part d">3.4. Part D</h3>
<ol>
<li>
<p>对于组合逻辑，使用 always @*</p>
</li>
<li>
<p>注意 "=" 和 "&lt;="</p>
<p>不要在一个 always 块中混杂使用两者</p>
<p>组合逻辑，使用 "="</p>
<p>时序逻辑，使用 "&lt;="</p>
</li>
<li>
<p>编写合理的 FSM</p>
</li>
<li>
<p>无优先级的多路复用器使用 case，有优先级的多路复用器使用 if-else 或者是 ? :</p>
<p>通常，case 的时序比 if-else 的时序好，优先级编码器只有在信号先后到来的时候才使用。</p>
</li>
</ol>
<h3 id="3.5. part e">3.5. Part E</h3>
<ol>
<li>
<p>模块的输入信号尽量用 DFF 先锁存再使用（若输入是其他的寄存器输出则不必）</p>
</li>
<li>
<p>模块的输出信号尽量用 DFF 先锁存再输出（便于综合和 STA，处理起来简单，Timing 更好）</p>
</li>
<li>
<p>使用端口名映射法进行模块实例化</p>
</li>
<li>
<p>声明每一个用到的信号（若无声明，默认是 1 bit 的 wire）</p>
</li>
<li>
<p>设计代码中，reg 只能在一个 always 中复制；验证代码无此要求</p>
</li>
<li>
<p>设计代码中，函数、任务不要使用全局变量；验证代码无此要求</p>
</li>
</ol>
<h3 id="3.6. part f">3.6. Part F</h3>
<ol>
<li>
<p>`include 的文件名不要包含路径名（后期编译、综合、移植困难）</p>
</li>
<li>
<p>常用 <code>define 做常数声明，把</code>define 定义的参数放在一个独立的文件中，然后在模块头部 `include 这个文件。</p>
</li>
<li>
<p>头文件保护</p>
</li>
<li>
<p>只有全局的，不会被修改的常量采用 define 定义</p>
</li>
<li>
<p>作用域只在一个模块内，使用 localparam 代替 `define</p>
</li>
<li>
<p>为了模块可配置、可移植，使用 parameter</p>
</li>
</ol>
<h3 id="3.7. part g">3.7. Part G</h3>
<ol>
<li>
<p>使用简洁的写法（可省略的 begin-end 省略不写）</p>
<p>我看到有一些 coding style 中要求即使只有一条语句，if-else、case 等语句的 begin-end 也要写上，这样是为了方便以后添加代码，而且减少出错的机会。</p>
<p>不过我更认同 Cummings 的观点：<a href="http://www.sunburst-design.com/papers/Wheres_Waldo_Coding.pdf">The Sunburst Design - "Where's Waldo" Principle of Verilog Coding</a></p>
<blockquote>
<p>I am a big fan of very concise coding. In general (but not always), the shorter the code,
the better. The more code I can see, nicely spaced and formatted on one page, the easier
it is to understand the intent of the design or verification code.</p>
<p>I call this the "Where's Waldo" Principle based on the child puzzle-books of the same
name. Even though Waldo is dressed in a bright red and white stripped shirt, when he is
surrounded by enough additional clutter, he is hard to find. Just as Waldo is hard to find
when surrounded by clutter, simple RTL coding bugs can be obscured when surrounded
by poorly spaced and formatted RTL code and silly comments that state the obvious.</p>
</blockquote>
<p>比如下面这段 11 行、129 个字符的代码可以使用 3 行、57 个字符的代码代替：</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">// code1</span>
<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
<span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
        <span class="k">begin</span>
            <span class="n">q</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="k">end</span> <span class="c1">// end-if-begin</span>
    <span class="k">else</span>
        <span class="k">begin</span>
            <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
    <span class="k">end</span> <span class="c1">// end-else-begin</span>
<span class="k">end</span> <span class="c1">// end-always-begin</span>

<span class="c1">// code2</span>
<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span> <span class="n">q</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
    <span class="k">else</span> <span class="n">q</span> <span class="o">&lt;=</span> <span class="n">d</span><span class="p">;</span>
</pre></div>
</td></tr></table>
</li>
</ol>
<p><br/></p>
<h2 id="4. naming_1">4. Naming</h2>
<hr/>
<ol>
<li>
<p>建立一套命名约定和缩略语清单，以文档的形式记录下来，严格遵守</p>
</li>
<li>
<p>使用有意义而且有效的名字，含义清楚、名副其实，避免含糊误导</p>
</li>
<li>
<p>模块名大写，所在文件名小写</p>
</li>
<li>
<p>函数、任务、信号、变量、端口名字用小写字母</p>
</li>
<li>
<p>`define、parameter、localparam、const、enum 用大写字母</p>
</li>
<li>
<p>子模块的名字应该使用调用模块的名字作为前缀，如 emi、emi_ahb、emi_reg、emi_sram</p>
</li>
<li>
<p>使用协议定义的标准名字，根据需要在这些名字前附加前缀（模块名）</p>
</li>
<li>
<p>同一信号的名字在各个子模块中保持一致</p>
</li>
<li>
<p>进入到同一个模块的连线用模块的名字作前缀（前缀比后缀更清晰）</p>
</li>
<li>
<p>每行定义一个信号，上面一行/同一行的尾部加上简短注释</p>
</li>
<li>
<p>信号名的定义顺序：控制信号、相应信号、数据信号</p>
</li>
<li>
<p><strong>模块名</strong></p>
<p>单词首字母缩写，大写。举例</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="no">DMI</span>     <span class="c1">// Data Memory Interface</span>
<span class="no">DEC</span>     <span class="c1">// Decoder</span>
</pre></div>
</td></tr></table>
</li>
<li>
<p><strong>模块间信号名</strong></p>
<p>分为两部分，第一部分表示信号方向，大写，第二部分表示信号意义，小写，下划线连接。举例</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="n">CPUMMU_wr_req</span><span class="p">;</span>     <span class="c1">// write request form CPU to MMU</span>
</pre></div>
</td></tr></table>
</li>
<li>
<p><strong>模块内命名</strong></p>
<p>单词缩写，下划线连接，小写。举例</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="n">sdram_wr_en</span><span class="p">;</span>       <span class="c1">// SDRAM write enable</span>
</pre></div>
</td></tr></table>
</li>
<li>
<p><strong>系统级命名</strong></p>
<p>时钟信号、置位信号、复位信号等需要输送到各个模块的全局信号，以 <code>SYS_</code> 前缀开头。举例</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="n">SYS_clk_100MHz</span><span class="p">;</span>         <span class="c1">// system clock</span>
<span class="kt">wire</span> <span class="n">SYS_set_cnt</span><span class="p">;</span>            <span class="c1">// system counter set</span>
<span class="kt">wire</span> <span class="n">SYS_rst_cnt</span><span class="p">;</span>            <span class="c1">// system counter reset</span>
</pre></div>
</td></tr></table>
</li>
<li>
<p><strong>低电平有效信号命名</strong></p>
<p>低电平有效信号加后缀 <code>_n</code>，举例</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="n">rst_n</span><span class="p">;</span>             <span class="c1">// low valid reset</span>
</pre></div>
</td></tr></table>
</li>
<li>
<p><strong>经过锁存器的信号</strong></p>
<p>经过锁存器的信号加后缀 <code>_r</code>，以和锁存前区别。举例</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="kt">reg</span> <span class="n">din_r</span><span class="p">;</span>              <span class="c1">// latch input data</span>
</pre></div>
</td></tr></table>
</li>
<li>
<p><strong>参数名</strong></p>
<p>parameter 全部大写，用 parameter 定义有实际意义的常数，比如 LED 亮灯状态、状态机状态等，避免 "magic number"。举例：</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">parameter</span>   <span class="no">IDLE</span> <span class="o">=</span> <span class="mh">10</span><span class="mi">'d0</span><span class="p">,</span>
            <span class="no">WAIT</span> <span class="o">=</span> <span class="mh">10</span><span class="mi">'d1</span><span class="p">;</span>
</pre></div>
</td></tr></table>
</li>
</ol>
<p><strong>常用信号名缩写：</strong></p>
<table>
<thead>
<tr>
<th>name</th>
<th>short</th>
<th></th>
<th>name</th>
<th>short</th>
<th></th>
<th>name</th>
<th>short</th>
</tr>
</thead>
<tbody>
<tr>
<td>acknowledge</td>
<td>ack</td>
<td></td>
<td>error</td>
<td>err</td>
<td></td>
<td>ready</td>
<td>rdy</td>
</tr>
<tr>
<td>adress</td>
<td>addr</td>
<td></td>
<td>enable</td>
<td>en</td>
<td></td>
<td>receive</td>
<td>rx</td>
</tr>
<tr>
<td>arbiter</td>
<td>arb</td>
<td></td>
<td>frame</td>
<td>frm</td>
<td></td>
<td>request</td>
<td>req</td>
</tr>
<tr>
<td>check</td>
<td>chk</td>
<td></td>
<td>generate</td>
<td>gen</td>
<td></td>
<td>resest</td>
<td>rst</td>
</tr>
<tr>
<td>clock</td>
<td>clk</td>
<td></td>
<td>grant</td>
<td>gnt</td>
<td></td>
<td>segment</td>
<td>seg</td>
</tr>
<tr>
<td>config</td>
<td>cfg</td>
<td></td>
<td>increase</td>
<td>inc</td>
<td></td>
<td>source</td>
<td>src</td>
</tr>
<tr>
<td>control</td>
<td>ctrl</td>
<td></td>
<td>input</td>
<td>in</td>
<td></td>
<td>statistic</td>
<td>stat</td>
</tr>
<tr>
<td>counter</td>
<td>cnt</td>
<td></td>
<td>length</td>
<td>len</td>
<td></td>
<td>switcher</td>
<td>sf</td>
</tr>
<tr>
<td>data in</td>
<td>din</td>
<td></td>
<td>output</td>
<td>out</td>
<td></td>
<td>timer</td>
<td>tmr</td>
</tr>
<tr>
<td>data out</td>
<td>dout</td>
<td></td>
<td>packet</td>
<td>pkt</td>
<td></td>
<td>tmporary</td>
<td>tmp</td>
</tr>
<tr>
<td>decode</td>
<td>de</td>
<td></td>
<td>priority</td>
<td>pri</td>
<td></td>
<td>transmit</td>
<td>tx</td>
</tr>
<tr>
<td>decrease</td>
<td>dec</td>
<td></td>
<td>pointer</td>
<td>ptr</td>
<td></td>
<td>valid</td>
<td>vld</td>
</tr>
<tr>
<td>delay</td>
<td>dly</td>
<td></td>
<td>read</td>
<td>rd</td>
<td></td>
<td>write enable</td>
<td>wr_en</td>
</tr>
<tr>
<td>disable</td>
<td>dis</td>
<td></td>
<td>read enbale</td>
<td>rd_en</td>
<td></td>
<td>write</td>
<td>wr</td>
</tr>
</tbody>
</table>
<p><br/></p>
<h2 id="5. format">5. Format</h2>
<hr/>
<h3 id="5.1. poart declaration">5.1. Poart Declaration</h3>
<ol>
<li>
<p>尽量使用 Verilog-2001 标准，减少代码行，便于修改和删除</p>
</li>
<li>
<p>每行只声明一个端口，这样可以在上面/后面添加简短注释</p>
</li>
<li>
<p>声明顺序：按照功能分组，分组前添加注释，分组之间空行分割，便于阅读</p>
</li>
<li>
<p>在功能分组内，哪个信号最主控，哪个就最靠前。（控制信号、数据信号），顺序如下：</p>
<ol>
<li>
<p>test_mode 信号，工作模式（=0）或 测试模式（=1）</p>
</li>
<li>
<p>异步复位</p>
</li>
<li>
<p>时钟信号</p>
</li>
<li>
<p>使能信号</p>
</li>
<li>
<p>控制信号</p>
</li>
<li>
<p>地址信号</p>
</li>
<li>
<p>响应信号</p>
</li>
<li>
<p>数据信号</p>
</li>
</ol>
</li>
</ol>
<h3 id="5.2. module instantiate">5.2. Module Instantiate</h3>
<ol>
<li>
<p>例化名和模块名保持一致，加统一的前缀，如 u1_<module_name>、u2_<module_name></module_name></module_name></p>
</li>
<li>
<p>端口名映射法，not 位置映射法</p>
</li>
<li>
<p>例化端口顺序 = 模块端口声明顺序，不用的端口也列出来</p>
</li>
<li>
<p>例化<em>大模块</em>时，每个端口占用一行，<code>.port_name</code> 对齐，<code>.(signal_name)</code> 也对齐</p>
</li>
<li>
<p>例化<em>大量小模块</em>时，可以多个端口放在同一行的紧凑形式（如大量 PAD 实例化）</p>
</li>
</ol>
<h3 id="5.3. task &amp; function">5.3. Task &amp; Function</h3>
<p>使用 C 语言的习惯，在合适的位置添加空格</p>
<h3 id="5.4. statement">5.4. Statement</h3>
<ol>
<li>
<p>每个语句单独成行</p>
</li>
<li>
<p>对于 always、for、while 语句，begin 最好在它们的下一行</p>
</li>
<li>
<p>对于 initial、if、elseif、else 语句，begin 最好与它们同行</p>
</li>
<li>
<p>end 占用单独一行</p>
</li>
<li>
<p>一个逻辑块内不加空行，表明它们之间的紧密关系</p>
</li>
<li>
<p>不同逻辑块之间添加空行，表明每个逻辑块实现不同的功能</p>
</li>
</ol>
<p>7。 每行不多于 80 个字符，以提高可读性</p>
<ol>
<li>
<p>采用缩进，不要嵌套太深</p>
</li>
<li>
<p>合理使用 tab （1 tab = 4 space）</p>
</li>
</ol>
<h3 id="5.5. expression">5.5. Expression</h3>
<ol>
<li>
<p>使用括号表示优先级（括号有可能影响综合结果的情况不在此列）</p>
</li>
<li>
<p>双目、三目操作符左右空格，如 =、+、-、&times;、/、%、&lt;&lt;、&gt;&gt;、&amp;、&amp;&amp;、|| 等</p>
</li>
<li>
<p>逗号(,) 只在逗号后加空格</p>
</li>
<li>
<p>分号(;) 只在分号后加空格</p>
</li>
<li>
<p>行尾不加空格</p>
</li>
<li>
<p>上下行有关时，使用空格对齐</p>
</li>
<li>
<p>表达式很长时，适当位置断行，使用空格对齐某些变量</p>
</li>
</ol>
<h3 id="5.6. comments">5.6. Comments</h3>
<ol>
<li>
<p>文件头，使用 doxverilog 注释</p>
</li>
<li>
<p>在逻辑块、重要代码行的上方添加注释</p>
</li>
<li>
<p>注释简明扼要，足够说明设计意图</p>
</li>
<li>
<p>保证注释和代码一致</p>
</li>
<li>
<p>有效实用的注释格式，Doxygen</p>
</li>
<li>
<p>英文注释，标点后空一格，英文习惯</p>
</li>
<li>
<p>解释复杂过程，列出要点和步骤</p>
</li>
<li>
<p>模块开始要有模块级的注释</p>
</li>
<li>
<p>模块端口，简要注释，描述功能和有效电平</p>
</li>
<li>
<p>特殊注释：note、warning、todo</p>
</li>
</ol>
<h3 id="5.7. lint">5.7. Lint</h3>
<ol>
<li>
<p>编译时，打开 vcs 或 ncveriog 的 lint 检查</p>
</li>
<li>
<p>检查编译的输出结果，Warning 可能导致仿真失败、综合失败，尽量修正</p>
</li>
<li>
<p>检查是否生成 latch</p>
</li>
<li>
<p>检测 always 敏感列表是否完全</p>
</li>
</ol>
<p><br/></p>
<h2 id="6. appdidx_1">6. Appdidx</h2>
<hr/>
<p>FSM 的模板<a href="http://guqian110.github.io/pages/2014/06/05/fsm_design.html">另外一篇博客</a>中已经总结过了。下面是一个简单的模块模板格式。</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">///////////////////////////////////////////////////////////////////////////////////</span>
<span class="c1">// Module Declaration                                                            //</span>
<span class="c1">///////////////////////////////////////////////////////////////////////////////////</span>
<span class="k">module</span> <span class="no">MODULE_NAME</span> <span class="p">#(</span><span class="k">parameter</span>  <span class="no">PARAM1</span> <span class="o">=</span> <span class="n">xxx</span><span class="p">,</span> <span class="no">PARAM2</span> <span class="o">=</span> <span class="n">xxx</span><span class="p">)</span>
    <span class="p">(</span>
     <span class="c1">//----------------------------------</span>
     <span class="c1">// Interface1</span>
     <span class="n">port_1</span><span class="p">,</span>    <span class="c1">// comments</span>
     <span class="n">port_2</span><span class="p">,</span>
     <span class="p">...</span> 
     <span class="c1">//----------------------------------</span>
     <span class="c1">// Interface2</span>
     <span class="n">port_n</span>
    <span class="p">);</span>

<span class="c1">///////////////////////////////////////////////////////////////////////////////////</span>
<span class="c1">// Parameter Declarations                                                        //</span>
<span class="c1">///////////////////////////////////////////////////////////////////////////////////</span>
    <span class="k">localparam</span>  <span class="no">DIN</span>     <span class="o">=</span> <span class="mh">16</span><span class="p">,</span> 
                <span class="no">DOUTA</span>   <span class="o">=</span> <span class="mh">16</span><span class="p">,</span>
                <span class="no">DOUTE</span>   <span class="o">=</span> <span class="mh">16</span><span class="p">,</span>
                <span class="no">DOUTCTR</span> <span class="o">=</span> <span class="mh">16</span><span class="p">;</span>

<span class="c1">///////////////////////////////////////////////////////////////////////////////////</span>
<span class="c1">// Main Body of Code                                                             //</span>
<span class="c1">///////////////////////////////////////////////////////////////////////////////////</span>

    <span class="c1">///////////////////////////////////////////////////////////</span>
    <span class="c1">// Instantiate sub module                                //</span>
    <span class="c1">///////////////////////////////////////////////////////////</span>
    <span class="no">MODULE_NAMW_A</span> <span class="no">U_MODULE_NAMW_A</span> <span class="p">(</span>
        <span class="p">.</span><span class="no">A</span><span class="p">(</span><span class="no">A</span><span class="p">)</span>
        <span class="p">.</span><span class="no">B</span><span class="p">(</span><span class="no">B</span><span class="p">)</span>
        <span class="p">...</span>
        <span class="p">);</span>


    <span class="c1">///////////////////////////////////////////////////////////</span>
    <span class="c1">// Some Logic                                            //</span>
    <span class="c1">///////////////////////////////////////////////////////////</span>

    <span class="c1">//----------------------------------------</span>
    <span class="c1">// sequential logic</span>
    <span class="k">always</span> <span class="p">@(</span><span class="n">posdge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">rst</span><span class="p">)</span> <span class="k">begin</span>
            <span class="c1">// reset</span>
            <span class="p">...</span>
        <span class="k">end</span>
        <span class="k">else</span> <span class="k">begin</span>
            <span class="c1">// do something</span>
            <span class="p">...</span>
        <span class="k">end</span>
    <span class="k">end</span>

    <span class="c1">//---------------------------------------</span>
    <span class="c1">// combinational logic</span>
    <span class="k">assign</span> <span class="n">wire_1</span> <span class="o">=</span> <span class="n">wire_2</span><span class="p">;</span>
    <span class="p">...</span>

<span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </div>
  <div class="tag-cloud">
    <p>
      <a href="http://guqian110.github.io/tag/verilog.html">Verilog</a>
      <a href="http://guqian110.github.io/tag/coding-style.html">coding style</a>
    </p>
  </div>


  <div class="neighbors">
    <a class="btn float-left" href="http://guqian110.github.io/posts/ic/verilog_project_setting.html" title="Verilog 项目配置">
      <i class="fa fa-angle-left"></i> Previous Post
    </a>
    <a class="btn float-right" href="http://guqian110.github.io/posts/linux/summary_of_regular_expression.html" title="Regular Expression 小结">
      Next Post <i class="fa fa-angle-right"></i>
    </a>
  </div>

  <div class="related-posts">
    <h4>You might enjoy</h4>
    <ul class="related-posts">
      <li><a href="http://guqian110.github.io/posts/ic/writing_synthesizable_code.html">编写可综合的 Verilog HDL 代码</a></li>
      <li><a href="http://guqian110.github.io/posts/ic/doxygen_for_verilog.html">针对 Verilog 的 Doxygen</a></li>
      <li><a href="http://guqian110.github.io/posts/ic/fsm_design.html">有限状态机 FSM 设计</a></li>
    </ul>
  </div>


</article>

    <footer>
<p>
  &copy;  2020 - This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>
</p>
<p>
Built with <a href="http://getpelican.com" target="_blank">Pelican</a> using <a href="http://bit.ly/flex-pelican" target="_blank">Flex</a> theme
</p><p>
  <a rel="license"
     href="http://creativecommons.org/licenses/by-sa/4.0/"
     target="_blank">
    <img alt="Creative Commons License"
         title="Creative Commons License"
         style="border-width:0"
           src="https://i.creativecommons.org/l/by-sa/4.0/80x15.png"
         width="80"
         height="15"/>
  </a>
</p>    </footer>
  </main>




<script type="application/ld+json">
{
  "@context" : "http://schema.org",
  "@type" : "Blog",
  "name": " Qian's Blog ",
  "url" : "http://guqian110.github.io",
  "image": "http://guqian110.github.io/images/logo.png",
  "description": "Qian's Thoughts and Writings"
}
</script>
<a href="https://github.com/guqian110/guqian110.github.io" class="github-corner" aria-label="View source on Github">
    <svg width="80"
         height="80"
         viewBox="0 0 250 250"
         style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;"
         aria-hidden="true">
        <path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path>
        <path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2"
              fill="currentColor"
              style="transform-origin: 130px 106px;"
              class="octo-arm">
        </path>
        <path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z"
              fill="currentColor"
              class="octo-body">
        </path>
    </svg>
</a>
<style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

</body>
</html>