// Seed: 3335310913
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_4;
  assign module_1.id_9 = 0;
  wire  id_5;
  logic id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1
    , id_6,
    input uwire id_2,
    input wor id_3,
    input wand id_4
);
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
  logic id_8 = -1, id_9;
  logic id_10;
  assign id_6 = id_4;
endmodule
