#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 21 16:36:33 2018
# Process ID: 4436
# Current directory: C:/I_felev/UKDA/ultrahangos_tavolsagmero
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8012 C:\I_felev\UKDA\ultrahangos_tavolsagmero\ultrahangos_tavolsagmero.xpr
# Log file: C:/I_felev/UKDA/ultrahangos_tavolsagmero/vivado.log
# Journal file: C:/I_felev/UKDA/ultrahangos_tavolsagmero\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 765.000 ; gain = 135.586
update_compile_order -fileset sources_1
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 21 16:37:40 2018...
open_project C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: jelgenerator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:31 ; elapsed = 01:18:30 . Memory (MB): peak = 818.000 ; gain = 611.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:59]
ERROR: [Synth 8-690] width mismatch in assignment; target has 16 bits, source has 4 bits [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:105]
ERROR: [Synth 8-285] failed synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:31 ; elapsed = 01:18:31 . Memory (MB): peak = 855.242 ; gain = 648.340
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: jelgenerator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 01:21:03 . Memory (MB): peak = 857.117 ; gain = 650.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:59]
ERROR: [Synth 8-690] width mismatch in assignment; target has 16 bits, source has 11 bits [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:115]
ERROR: [Synth 8-285] failed synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 01:21:04 . Memory (MB): peak = 857.695 ; gain = 650.793
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: jelgenerator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:48 ; elapsed = 01:22:06 . Memory (MB): peak = 857.695 ; gain = 650.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:59]
ERROR: [Synth 8-426] missing choice(s) 4 to 7 in case statement [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:135]
ERROR: [Synth 8-285] failed synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:49 ; elapsed = 01:22:06 . Memory (MB): peak = 857.695 ; gain = 650.793
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: jelgenerator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:56 ; elapsed = 01:24:29 . Memory (MB): peak = 857.695 ; gain = 650.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:59]
WARNING: [Synth 8-3848] Net y in module/entity jelgenerator does not have driver. [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'jelgenerator' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-3330] design jelgenerator has an empty top module
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[0]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port clk
WARNING: [Synth 8-3331] design jelgenerator has unconnected port start
WARNING: [Synth 8-3331] design jelgenerator has unconnected port reset
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[6]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[5]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:56 ; elapsed = 01:24:30 . Memory (MB): peak = 857.695 ; gain = 650.793
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
4 Infos, 18 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: jelgenerator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:00 ; elapsed = 01:24:36 . Memory (MB): peak = 857.695 ; gain = 650.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:59]
WARNING: [Synth 8-3848] Net y in module/entity jelgenerator does not have driver. [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'jelgenerator' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-3330] design jelgenerator has an empty top module
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[0]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port clk
WARNING: [Synth 8-3331] design jelgenerator has unconnected port start
WARNING: [Synth 8-3331] design jelgenerator has unconnected port reset
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[6]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[5]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:01 ; elapsed = 01:24:37 . Memory (MB): peak = 857.945 ; gain = 651.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:01 ; elapsed = 01:24:37 . Memory (MB): peak = 857.945 ; gain = 651.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:17 ; elapsed = 01:24:48 . Memory (MB): peak = 1183.945 ; gain = 977.043
6 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.945 ; gain = 326.250
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd" into library xil_defaultlib [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:1]
[Wed Nov 21 18:03:19 2018] Launched synth_1...
Run output will be captured here: C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: jelgenerator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:01 ; elapsed = 01:28:41 . Memory (MB): peak = 1183.945 ; gain = 977.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:59]
WARNING: [Synth 8-3848] Net y in module/entity jelgenerator does not have driver. [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'jelgenerator' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-3330] design jelgenerator has an empty top module
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[0]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port clk
WARNING: [Synth 8-3331] design jelgenerator has unconnected port start
WARNING: [Synth 8-3331] design jelgenerator has unconnected port reset
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[6]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[5]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:03 ; elapsed = 01:28:41 . Memory (MB): peak = 1183.945 ; gain = 977.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:03 ; elapsed = 01:28:42 . Memory (MB): peak = 1183.945 ; gain = 977.043
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:06 ; elapsed = 01:28:44 . Memory (MB): peak = 1239.055 ; gain = 1032.152
5 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1239.055 ; gain = 55.109
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2
Starting synth_design
Using part: xc7z010clg400-1
Top: jelgenerator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:11 ; elapsed = 01:28:57 . Memory (MB): peak = 1241.727 ; gain = 1034.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jelgenerator' [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:59]
WARNING: [Synth 8-3848] Net y in module/entity jelgenerator does not have driver. [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'jelgenerator' (1#1) [C:/I_felev/UKDA/ultrahangos_tavolsagmero/ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd:44]
WARNING: [Synth 8-3330] design jelgenerator has an empty top module
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port y[0]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port clk
WARNING: [Synth 8-3331] design jelgenerator has unconnected port start
WARNING: [Synth 8-3331] design jelgenerator has unconnected port reset
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[6]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[5]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[4]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[3]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[2]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[1]
WARNING: [Synth 8-3331] design jelgenerator has unconnected port dx[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:12 ; elapsed = 01:28:57 . Memory (MB): peak = 1270.898 ; gain = 1063.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:12 ; elapsed = 01:28:57 . Memory (MB): peak = 1270.898 ; gain = 1063.996
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:16 ; elapsed = 01:29:00 . Memory (MB): peak = 1349.645 ; gain = 1142.742
5 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1349.645 ; gain = 110.590
current_design synth_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 18:06:13 2018...
