[2025-09-17 11:07:29] START suite=qualcomm_srv trace=srv305_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv305_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2607880 heartbeat IPC: 3.835 cumulative IPC: 3.835 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5047467 cumulative IPC: 3.962 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5047467 cumulative IPC: 3.962 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5047468 heartbeat IPC: 4.099 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13987250 heartbeat IPC: 1.119 cumulative IPC: 1.119 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22965327 heartbeat IPC: 1.114 cumulative IPC: 1.116 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 31840425 heartbeat IPC: 1.127 cumulative IPC: 1.12 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 40701941 heartbeat IPC: 1.128 cumulative IPC: 1.122 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 49777668 heartbeat IPC: 1.102 cumulative IPC: 1.118 (Simulation time: 00 hr 07 min 12 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 58724216 heartbeat IPC: 1.118 cumulative IPC: 1.118 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 67679381 heartbeat IPC: 1.117 cumulative IPC: 1.118 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 76564364 heartbeat IPC: 1.125 cumulative IPC: 1.119 (Simulation time: 00 hr 10 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv305_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 85496025 heartbeat IPC: 1.12 cumulative IPC: 1.119 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 89371151 cumulative IPC: 1.119 (Simulation time: 00 hr 13 min 03 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 89371151 cumulative IPC: 1.119 (Simulation time: 00 hr 13 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv305_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.119 instructions: 100000001 cycles: 89371151
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.96 Average ROB Occupancy at Mispredict: 25.93
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3794
BRANCH_INDIRECT: 0.4167
BRANCH_CONDITIONAL: 13.01
BRANCH_DIRECT_CALL: 0.9222
BRANCH_INDIRECT_CALL: 0.6042
BRANCH_RETURN: 0.6192


====Backend Stall Breakdown====
ROB_STALL: 45895
LQ_STALL: 0
SQ_STALL: 497007


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 101.02857
REPLAY_LOAD: 45.6
NON_REPLAY_LOAD: 10.5130415

== Total ==
ADDR_TRANS: 3536
REPLAY_LOAD: 2052
NON_REPLAY_LOAD: 40307

== Counts ==
ADDR_TRANS: 35
REPLAY_LOAD: 45
NON_REPLAY_LOAD: 3834

cpu0->cpu0_STLB TOTAL        ACCESS:    1867864 HIT:    1863722 MISS:       4142 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1867864 HIT:    1863722 MISS:       4142 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 214.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8322798 HIT:    7365701 MISS:     957097 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6773630 HIT:    5973332 MISS:     800298 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     554123 HIT:     422583 MISS:     131540 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     987492 HIT:     969119 MISS:      18373 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7553 HIT:        667 MISS:       6886 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15028708 HIT:    8025482 MISS:    7003226 MSHR_MERGE:    1666106
cpu0->cpu0_L1I LOAD         ACCESS:   15028708 HIT:    8025482 MISS:    7003226 MSHR_MERGE:    1666106
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30453812 HIT:   26978995 MISS:    3474817 MSHR_MERGE:    1476630
cpu0->cpu0_L1D LOAD         ACCESS:   17099904 HIT:   15290493 MISS:    1809411 MSHR_MERGE:     372900
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13345459 HIT:   11687695 MISS:    1657764 MSHR_MERGE:    1103641
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8449 HIT:        807 MISS:       7642 MSHR_MERGE:         89
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12473910 HIT:   10561907 MISS:    1912003 MSHR_MERGE:     957374
cpu0->cpu0_ITLB LOAD         ACCESS:   12473910 HIT:   10561907 MISS:    1912003 MSHR_MERGE:     957374
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.08 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28860922 HIT:   27636967 MISS:    1223955 MSHR_MERGE:     310720
cpu0->cpu0_DTLB LOAD         ACCESS:   28860922 HIT:   27636967 MISS:    1223955 MSHR_MERGE:     310720
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.896 cycles
cpu0->LLC TOTAL        ACCESS:    1148525 HIT:    1102250 MISS:      46275 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     800298 HIT:     782306 MISS:      17992 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     131540 HIT:     107223 MISS:      24317 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     209801 HIT:     209629 MISS:        172 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6886 HIT:       3092 MISS:       3794 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2833
  ROW_BUFFER_MISS:      43270
  AVG DBUS CONGESTED CYCLE: 3.525
Channel 0 WQ ROW_BUFFER_HIT:        745
  ROW_BUFFER_MISS:      17203
  FULL:          0
Channel 0 REFRESHES ISSUED:       7448

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       517864       443030        72996         2429
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8          156          412          220
  STLB miss resolved @ L2C                0           72          179          272           84
  STLB miss resolved @ LLC                0          117          349         1591          562
  STLB miss resolved @ MEM                0            1          366         2149         2037

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             165694        47427      1278504       128550          278
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           83          107           39
  STLB miss resolved @ L2C                0           59           99           78            9
  STLB miss resolved @ LLC                0           59          219          434           35
  STLB miss resolved @ MEM                0            2           41          203           98
[2025-09-17 11:20:32] END   suite=qualcomm_srv trace=srv305_ap (rc=0)
