

================================================================
== Vitis HLS Report for 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1'
================================================================
* Date:           Mon Apr  7 11:33:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.517 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_A_and_B_VITIS_LOOP_28_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     74|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|    146|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_279_p2                   |         +|   0|  0|  11|           3|           1|
    |add_ln26_fu_248_p2                     |         +|   0|  0|  13|           5|           1|
    |add_ln28_fu_333_p2                     |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_242_p2                    |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln28_fu_265_p2                    |      icmp|   0|  0|  13|           3|           4|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |select_ln26_1_fu_285_p3                |    select|   0|  0|   3|           1|           3|
    |select_ln26_fu_271_p3                  |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  74|          24|          21|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |i_fu_88                               |   9|          2|    3|          6|
    |indvar_flatten_fu_92                  |   9|          2|    5|         10|
    |j_fu_84                               |   9|          2|    3|          6|
    |stream_in2_TDATA_blk_n                |   9|          2|    1|          2|
    |stream_in_TDATA_blk_n                 |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   20|         40|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_88                  |  3|   0|    3|          0|
    |indvar_flatten_fu_92     |  5|   0|    5|          0|
    |j_fu_84                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1|  return value|
|stream_in_TVALID   |   in|    1|        axis|                                         stream_in_V_data_V|       pointer|
|stream_in_TDATA    |   in|   32|        axis|                                         stream_in_V_data_V|       pointer|
|stream_in2_TVALID  |   in|    1|        axis|                                        stream_in2_V_data_V|       pointer|
|stream_in2_TDATA   |   in|   32|        axis|                                        stream_in2_V_data_V|       pointer|
|B_address0         |  out|    2|   ap_memory|                                                          B|         array|
|B_ce0              |  out|    1|   ap_memory|                                                          B|         array|
|B_we0              |  out|    1|   ap_memory|                                                          B|         array|
|B_d0               |  out|   32|   ap_memory|                                                          B|         array|
|B_1_address0       |  out|    2|   ap_memory|                                                        B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|                                                        B_1|         array|
|B_1_we0            |  out|    1|   ap_memory|                                                        B_1|         array|
|B_1_d0             |  out|   32|   ap_memory|                                                        B_1|         array|
|B_2_address0       |  out|    2|   ap_memory|                                                        B_2|         array|
|B_2_ce0            |  out|    1|   ap_memory|                                                        B_2|         array|
|B_2_we0            |  out|    1|   ap_memory|                                                        B_2|         array|
|B_2_d0             |  out|   32|   ap_memory|                                                        B_2|         array|
|B_3_address0       |  out|    2|   ap_memory|                                                        B_3|         array|
|B_3_ce0            |  out|    1|   ap_memory|                                                        B_3|         array|
|B_3_we0            |  out|    1|   ap_memory|                                                        B_3|         array|
|B_3_d0             |  out|   32|   ap_memory|                                                        B_3|         array|
|A_address0         |  out|    2|   ap_memory|                                                          A|         array|
|A_ce0              |  out|    1|   ap_memory|                                                          A|         array|
|A_we0              |  out|    1|   ap_memory|                                                          A|         array|
|A_d0               |  out|   32|   ap_memory|                                                          A|         array|
|A_1_address0       |  out|    2|   ap_memory|                                                        A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|                                                        A_1|         array|
|A_1_we0            |  out|    1|   ap_memory|                                                        A_1|         array|
|A_1_d0             |  out|   32|   ap_memory|                                                        A_1|         array|
|A_2_address0       |  out|    2|   ap_memory|                                                        A_2|         array|
|A_2_ce0            |  out|    1|   ap_memory|                                                        A_2|         array|
|A_2_we0            |  out|    1|   ap_memory|                                                        A_2|         array|
|A_2_d0             |  out|   32|   ap_memory|                                                        A_2|         array|
|A_3_address0       |  out|    2|   ap_memory|                                                        A_3|         array|
|A_3_ce0            |  out|    1|   ap_memory|                                                        A_3|         array|
|A_3_we0            |  out|    1|   ap_memory|                                                        A_3|         array|
|A_3_d0             |  out|   32|   ap_memory|                                                        A_3|         array|
|stream_in_TREADY   |  out|    1|        axis|                                         stream_in_V_last_V|       pointer|
|stream_in_TLAST    |   in|    1|        axis|                                         stream_in_V_last_V|       pointer|
|stream_in_TKEEP    |   in|    4|        axis|                                         stream_in_V_keep_V|       pointer|
|stream_in_TSTRB    |   in|    4|        axis|                                         stream_in_V_strb_V|       pointer|
|stream_in2_TREADY  |  out|    1|        axis|                                        stream_in2_V_last_V|       pointer|
|stream_in2_TLAST   |   in|    1|        axis|                                        stream_in2_V_last_V|       pointer|
|stream_in2_TKEEP   |   in|    4|        axis|                                        stream_in2_V_keep_V|       pointer|
|stream_in2_TSTRB   |   in|    4|        axis|                                        stream_in2_V_strb_V|       pointer|
+-------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

