
// Module Function:æŒ‰é”®æ¶ˆæŠ–
 
module debounce_button_FSM 
(
	clock,
	reset,
	int_1ms_en,
	key,
	key_out,
	key_pulse
);
 
	input wire  clock;
    input wire  reset;
	input wire int_1ms_en;
    input wire  key; 	//è¾“å…¥çš„æŒ‰é”
    output wire key_out;	
	output wire key_pulse;  	//æŒ‰é”®åŠ¨ä½œäº§ç”Ÿçš„è„‰å†
	wire key_neg;		//æŒ‰é”®åŠ¨ä½œäº§ç”Ÿçš„è„‰å†
    wire key_pos;
	wire key_sec;
    wire current_state_out_0;
    wire current_state_out_1;  
    reg[1:0]     current_state;                    //å®šä¹‰ä¸€ä¸ªå¯„å­˜å™¨å˜é‡å‚¨å­˜çŠ¶æ€
    reg[1:0]     next_state;                    //å®šä¹‰ä¸€ä¸ªå¯„å­˜å™¨å˜é‡å‚¨å­˜çŠ¶æ€
    reg     key_rst_pre;                //å®šä¹‰ä¸€ä¸ªå¯„å­˜å™¨å‹å˜é‡å­˜å‚¨ä¸Šä¸€ä¸ªè§¦å‘æ—¶çš„æŒ‰é”®å€
    reg     key_rst;                    //å®šä¹‰ä¸€ä¸ªå¯„å­˜å™¨å˜é‡å‚¨å­˜å‚¨å½“å‰æ—¶åˆ»è§¦å‘çš„æŒ‰é”®å€
 
always @(posedge clock  or  negedge reset)
    begin
        if (!reset) 
			begin
				key_rst <= 1'b1;                //åˆå§‹åŒ–æ—¶ç»™key_rstèµ‹å€¼å…¨ä¸ï¼Œ{}ä¸­è¡¨ç¤ºNä¸
				key_rst_pre <= 1'b1;
			end
        else 
			begin
				key_rst <= key;                     //ç¬¬ä¸€ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘ä¹‹åkeyçš„å€¼èµ‹ç»™key_rst,åŒæ—¶key_rstçš„å€¼èµ‹ç»™key_rst_pre
				key_rst_pre <= key_rst;             //éé˜»å¡èµ‹å€¼ã€‚ç›¸å½“äºç»è¿‡ä¸¤ä¸ªæ—¶é’Ÿè§¦å‘ï¼Œkey_rstå­˜å‚¨çš„æ˜¯å½“å‰æ—¶åˆ»keyçš„å€¼ï¼Œkey_rst_preå­˜å‚¨çš„æ˜¯å‰ä¸€ä¸ªæ—¶é’Ÿçš„keyçš„å€
			end    
    end
assign  key_neg = key_rst_pre & (~key_rst);//è„‰å†²è¾¹æ²¿æ£€æµ‹ã€‚å½“keyæ£€æµ‹åˆ°ä¸‹é™æ²¿æ—¶ï¼Œkey_negäº§ç”Ÿä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„é«˜ç”µå¹
assign  key_pos = (~key_rst_pre) & key_rst;//è„‰å†²è¾¹æ²¿æ£€æµ‹ã€‚å½“keyæ£€æµ‹åˆ°ä¸Šå‡æ²¿æ—¶ï¼Œkey_posäº§ç”Ÿä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„é«˜ç”µå¹
//åˆ©ç”¨éé˜»å¡èµ‹å€¼ç‰¹ç‚¹ï¼Œå°†ä¸¤ä¸ªæ—¶é’Ÿè§¦å‘æ—¶æŒ‰é”®çŠ¶æ€å­˜å‚¨åœ¨ä¸¤ä¸ªå¯„å­˜å™¨å˜é‡ä¸­
reg	[7:0]	  cnt;                       //äº§ç”Ÿå»¶æ—¶æ‰€ç”¨çš„è®¡æ•°å™¨ï¼Œç³»ç»Ÿæ—¶é’Ÿ25MHzï¼Œè¦å»¶æ—¶20mså·¦å³æ—¶é—´ï¼ 
//å½“æ£€æµ‹åˆ°key_negæœ‰æ•ˆæ˜¯è®¡æ•°å™¨æ¸…é›¶å¼€å§‹è®¡æ•°ï¼Œäº§ç”Ÿ20mså»¶æ—¶
always @(posedge clock or negedge reset)
	begin
		if(!reset)
            cnt <= 8'd0;
        else 
			if(key_neg || key_pos)
                cnt <= 8'd0;
			else
				if(cnt==8'd20)
					cnt <= 8'd0;
					else
						if(int_1ms_en)	//
							cnt <= cnt + 1'd1;
						else
							cnt <= cnt;
	end  
reg	sec_pre;                //å»¶æ—¶åæ£€æµ‹ç”µå¹³å¯„å­˜å™¨å˜é‡
reg	sec;                    
//å»¶æ—¶20msåæ£€æµ‹å†æ¬¡æ£€æµ‹keyï¼Œsecæ”¹å˜
always @(posedge clock  or  negedge reset)
	begin
	if (!reset) 
		sec <= 1'b1;                
	else 
		if (cnt==8'd20)	begin
			sec <= key;  
		end
	end     	
always @(posedge clock  or  negedge reset)
	begin
		if (!reset)
			sec_pre <= 1'b1;
		else                   
			sec_pre <= sec;             
	end      
assign  key_pulse = ~sec_pre & sec;  //è„‰å†²è¾¹æ²¿æ£€æµ‹ã€‚å½“secæ£€æµ‹åˆ°ä¸Šé™æ²¿æ—¶ï¼Œkey_pulseäº§ç”Ÿä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„é«˜ç”µå¹
reg	[7:0]	  cnt_time;                       //äº§ç”Ÿè¾“å‡ºçš„æ‹‰ä½ç”µå¹³æ‰€ç”¨çš„è®¡æ•°å™¨ï¼Œç³»ç»Ÿæ—¶é’Ÿ25MHzï¼Œè¦å»¶æ—¶30mså·¦å³æ—¶é—´ï¼
always @(posedge clock or negedge reset)
	begin
		if(!reset)
            cnt_time <= 8'd0;
        else 
			if(key_pulse) 
                cnt_time <= 8'd0;
			else
				if(cnt_time==8'd30) 
					cnt_time <= 8'd0;
				else
					if(int_1ms_en) 	//
						cnt_time <= cnt_time + 1'd1;
					else
						cnt_time <= cnt_time;
	end 
 reg	out; 
always @(posedge clock  or  negedge reset)
    begin
        if (!reset) 
			begin
				current_state <= 2'b0;                //åˆå§‹åŒ–æ—¶ç»™current_stateèµ‹å€¼ä¸º0
			end
        else 
			begin
				current_state <= next_state;                     
			end    
    end
	
always @(*)
    begin
        next_state = 2'b0;
        case(current_state)
            2'b0:   if (!sec)
                        next_state = 2'b1;
                        else if (sec)
                            next_state = 2'b0;
            2'b1:   if (sec)
                        next_state = 2'b10;
                        else if (!sec)
                        next_state = 2'b1;
            2'b10:   if (cnt_time == 8'd30)
                        next_state = 2'b0; 
                        else if (!(cnt_time == 8'd30))   
                            next_state = 2'b10;      
        endcase
    end
	
always @(posedge clock  or  negedge reset)
    begin
        if (!reset)
            out <= 8'b1;
        else
            case(current_state)
            2'b0:   out <= 1;
            2'b1:   out <= 1;
            2'b10:  out <= 0;
            endcase
    end

assign key_out = out;
assign key_sec = sec; 
assign current_state_out_0 = current_state[0];
assign current_state_out_1 = current_state[1];
 
endmodule


