#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 29 15:05:12 2021
# Process ID: 8720
# Current directory: D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15572 D:\project\FPGA\FPGA_Design\TCL_project\Prj\pz_7z035_pcie\prj\xilinx\pz_7z035_pcie.xpr
# Log file: D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/vivado.log
# Journal file: D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/user/Hardware/bd/PCIe_SSD/PCIe_SSD.bd}
