

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Mar 27 15:08:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |grp_guitar_effects_Pipeline_2_fu_296  |guitar_effects_Pipeline_2  |    44102|    44102|   0.441 ms|  0.441 ms|  44102|  44102|       no|
        |grp_compression_fu_301                |compression                |        1|       32|  10.000 ns|  0.320 us|      1|     32|       no|
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_2  |        ?|        ?|    5 ~ 73|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 59 41 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 59 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 79 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%current_level_1 = alloca i32 1"   --->   Operation 81 'alloca' 'current_level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (3.25ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:52]   --->   Operation 82 'alloca' 'delay_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %control"   --->   Operation 83 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 7"   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %distortion_threshold"   --->   Operation 85 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %distortion_clip_factor"   --->   Operation 86 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %compression_min_threshold"   --->   Operation 87 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %compression_max_threshold"   --->   Operation 88 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %compression_zero_threshold"   --->   Operation 89 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 4"   --->   Operation 90 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %delay_samples"   --->   Operation 91 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i32 %delay_samples_read"   --->   Operation 92 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %delay_mult"   --->   Operation 93 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%delay_mult_assign = bitcast i32 %delay_mult_read"   --->   Operation 94 'bitcast' 'delay_mult_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%delay_samples_assign_cast = sext i16 %empty"   --->   Operation 95 'sext' 'delay_samples_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (2.07ns)   --->   "%sub_i122 = sub i17 0, i17 %delay_samples_assign_cast"   --->   Operation 96 'sub' 'sub_i122' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [21/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 97 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln59 = store i16 0, i16 %current_level_1" [guitar_effects.cpp:59]   --->   Operation 98 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 99 [20/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 99 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.68>
ST_3 : Operation 100 [19/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 100 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.68>
ST_4 : Operation 101 [18/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 101 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 102 [17/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 102 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 103 [16/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 103 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.68>
ST_7 : Operation 104 [15/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 104 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.68>
ST_8 : Operation 105 [14/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 105 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 106 [13/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 106 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.68>
ST_10 : Operation 107 [12/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 107 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.68>
ST_11 : Operation 108 [11/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 108 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.68>
ST_12 : Operation 109 [10/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 109 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 110 [9/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 110 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 111 [8/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 111 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.68>
ST_15 : Operation 112 [7/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 112 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%conv5_i42 = sext i16 %distortion_threshold_read"   --->   Operation 113 'sext' 'conv5_i42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [6/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i42"   --->   Operation 114 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 115 [6/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 115 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 116 [5/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i42"   --->   Operation 116 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 117 [5/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 117 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 118 [4/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i42"   --->   Operation 118 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 119 [4/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 119 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 120 [3/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i42"   --->   Operation 120 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 121 [3/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 121 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_2, i16 %delay_buffer"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 123 [2/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i42"   --->   Operation 123 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 124 [2/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 124 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [guitar_effects.cpp:15]   --->   Operation 125 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %INPUT_r_V_data_V, i2 %INPUT_r_V_keep_V, i2 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %INPUT_r_V_data_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_keep_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_strb_V"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %OUTPUT_r_V_data_V"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_keep_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_strb_V"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %distortion_threshold"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %distortion_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_clip_factor"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_clip_factor, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_min_threshold"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_min_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_max_threshold"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_max_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_zero_threshold"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_zero_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_2, i16 %delay_buffer"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%distortion_threshold_load_cast = sext i16 %distortion_threshold_read"   --->   Operation 167 'sext' 'distortion_threshold_load_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%clip_factor_assign = bitcast i32 %distortion_clip_factor_read"   --->   Operation 168 'bitcast' 'clip_factor_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i16 %delay_buffer, i64 0, i64 0"   --->   Operation 169 'getelementptr' 'delay_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (2.07ns)   --->   "%negative_threshold = sub i16 0, i16 %distortion_threshold_read"   --->   Operation 170 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i42"   --->   Operation 171 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 172 [1/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i122, i17 44100"   --->   Operation 172 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%idxprom_i = zext i17 %rem_i"   --->   Operation 173 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i16 %delay_buffer, i64 0, i64 %idxprom_i"   --->   Operation 174 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln59 = br void %while.body" [guitar_effects.cpp:59]   --->   Operation 175 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 176 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%empty_26 = read i34 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %INPUT_r_V_data_V, i2 %INPUT_r_V_keep_V, i2 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 177 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i34 %empty_26"   --->   Operation 178 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i34 %empty_26"   --->   Operation 179 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i34 %empty_26"   --->   Operation 180 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i34 %empty_26"   --->   Operation 181 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i34 %empty_26"   --->   Operation 182 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i34 %empty_26"   --->   Operation 183 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i34 %empty_26"   --->   Operation 184 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (1.70ns)   --->   "%br_ln65 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:65]   --->   Operation 185 'br' 'br_ln65' <Predicate = true> <Delay = 1.70>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i16 %tmp_data_V" [guitar_effects.cpp:94]   --->   Operation 186 'sext' 'sext_ln94' <Predicate = (tmp)> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (2.42ns)   --->   "%icmp_ln94 = icmp_sgt  i16 %tmp_data_V, i16 %distortion_threshold_read" [guitar_effects.cpp:94]   --->   Operation 187 'icmp' 'icmp_ln94' <Predicate = (tmp)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %if.else.i, void %if.then.i" [guitar_effects.cpp:94]   --->   Operation 188 'br' 'br_ln94' <Predicate = (tmp)> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (2.42ns)   --->   "%icmp_ln96 = icmp_slt  i16 %tmp_data_V, i16 %negative_threshold" [guitar_effects.cpp:96]   --->   Operation 189 'icmp' 'icmp_ln96' <Predicate = (tmp & !icmp_ln94)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 190 [1/1] (1.70ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %if.end, void %if.then10.i" [guitar_effects.cpp:96]   --->   Operation 190 'br' 'br_ln96' <Predicate = (tmp & !icmp_ln94)> <Delay = 1.70>
ST_22 : Operation 191 [1/1] (2.07ns)   --->   "%add_ln97 = add i17 %sext_ln94, i17 %distortion_threshold_load_cast" [guitar_effects.cpp:97]   --->   Operation 191 'add' 'add_ln97' <Predicate = (tmp & !icmp_ln94 & icmp_ln96)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 192 [1/1] (2.07ns)   --->   "%sub_ln95 = sub i17 %sext_ln94, i17 %distortion_threshold_load_cast" [guitar_effects.cpp:95]   --->   Operation 192 'sub' 'sub_ln95' <Predicate = (tmp & icmp_ln94)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i17 %add_ln97" [guitar_effects.cpp:97]   --->   Operation 193 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [6/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln97" [guitar_effects.cpp:97]   --->   Operation 194 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 195 [5/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln97" [guitar_effects.cpp:97]   --->   Operation 195 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 196 [4/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln97" [guitar_effects.cpp:97]   --->   Operation 196 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.41>
ST_26 : Operation 197 [3/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln97" [guitar_effects.cpp:97]   --->   Operation 197 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.41>
ST_27 : Operation 198 [2/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln97" [guitar_effects.cpp:97]   --->   Operation 198 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.41>
ST_28 : Operation 199 [1/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln97" [guitar_effects.cpp:97]   --->   Operation 199 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 200 [4/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:97]   --->   Operation 200 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.70>
ST_30 : Operation 201 [3/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:97]   --->   Operation 201 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 202 [2/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:97]   --->   Operation 202 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.70>
ST_32 : Operation 203 [1/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:97]   --->   Operation 203 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 204 [5/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:97]   --->   Operation 204 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 205 [4/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:97]   --->   Operation 205 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 206 [3/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:97]   --->   Operation 206 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 207 [2/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:97]   --->   Operation 207 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 208 [1/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:97]   --->   Operation 208 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.88>
ST_38 : Operation 209 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 209 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 210 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 211 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 211 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i32 %data_V_1"   --->   Operation 212 'trunc' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 213 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 214 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 214 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 215 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 215 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 216 [1/1] (1.91ns)   --->   "%sub_ln1512_1 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 216 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_1"   --->   Operation 217 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 218 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 218 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.42>
ST_39 : Operation 219 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_3, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 219 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 220 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 221 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 222 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i63 %zext_ln15_1, i63 %zext_ln1488_1"   --->   Operation 223 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i63 %zext_ln15_1, i63 %zext_ln1488_1"   --->   Operation 224 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_2, i32 24"   --->   Operation 225 'bitselect' 'tmp_12' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_12"   --->   Operation 226 'zext' 'zext_ln818_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_3, i32 24, i32 39"   --->   Operation 227 'partselect' 'tmp_4' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_39 : Operation 228 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i16 %zext_ln818_1, i16 %tmp_4"   --->   Operation 228 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.88>
ST_40 : Operation 229 [1/1] (2.07ns)   --->   "%result_V_5 = sub i16 0, i16 %val_1"   --->   Operation 229 'sub' 'result_V_5' <Predicate = (p_Result_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 230 [1/1] (0.80ns)   --->   "%result_V_9 = select i1 %p_Result_2, i16 %result_V_5, i16 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 230 'select' 'result_V_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 231 [1/1] (1.70ns)   --->   "%br_ln98 = br void %if.end" [guitar_effects.cpp:98]   --->   Operation 231 'br' 'br_ln98' <Predicate = true> <Delay = 1.70>

State 41 <SV = 22> <Delay = 6.41>
ST_41 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i17 %sub_ln95" [guitar_effects.cpp:95]   --->   Operation 232 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 233 [6/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln95" [guitar_effects.cpp:95]   --->   Operation 233 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 23> <Delay = 6.41>
ST_42 : Operation 234 [5/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln95" [guitar_effects.cpp:95]   --->   Operation 234 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 24> <Delay = 6.41>
ST_43 : Operation 235 [4/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln95" [guitar_effects.cpp:95]   --->   Operation 235 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 25> <Delay = 6.41>
ST_44 : Operation 236 [3/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln95" [guitar_effects.cpp:95]   --->   Operation 236 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 26> <Delay = 6.41>
ST_45 : Operation 237 [2/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln95" [guitar_effects.cpp:95]   --->   Operation 237 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 27> <Delay = 6.41>
ST_46 : Operation 238 [1/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln95" [guitar_effects.cpp:95]   --->   Operation 238 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 28> <Delay = 5.70>
ST_47 : Operation 239 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:95]   --->   Operation 239 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 5.70>
ST_48 : Operation 240 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:95]   --->   Operation 240 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 5.70>
ST_49 : Operation 241 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:95]   --->   Operation 241 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 5.70>
ST_50 : Operation 242 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:95]   --->   Operation 242 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 7.25>
ST_51 : Operation 243 [5/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:95]   --->   Operation 243 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 7.25>
ST_52 : Operation 244 [4/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:95]   --->   Operation 244 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 7.25>
ST_53 : Operation 245 [3/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:95]   --->   Operation 245 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 35> <Delay = 7.25>
ST_54 : Operation 246 [2/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:95]   --->   Operation 246 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 36> <Delay = 7.25>
ST_55 : Operation 247 [1/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:95]   --->   Operation 247 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 2.88>
ST_56 : Operation 248 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 248 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 249 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 250 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 250 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 251 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 252 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 253 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 253 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 254 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 254 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 255 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 255 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 256 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 257 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 257 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 38> <Delay = 4.42>
ST_57 : Operation 258 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 258 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 259 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 260 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 261 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 262 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 263 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 264 'bitselect' 'tmp_8' <Predicate = (isNeg)> <Delay = 0.00>
ST_57 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_8"   --->   Operation 265 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_57 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39"   --->   Operation 266 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_57 : Operation 267 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln818, i16 %tmp_1"   --->   Operation 267 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 39> <Delay = 2.88>
ST_58 : Operation 268 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 268 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 269 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 269 'select' 'result_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 270 [1/1] (1.70ns)   --->   "%br_ln96 = br void %if.end" [guitar_effects.cpp:96]   --->   Operation 270 'br' 'br_ln96' <Predicate = true> <Delay = 1.70>

State 59 <SV = 40> <Delay = 6.41>
ST_59 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_short = phi i16 %result_V, void %if.then.i, i16 %result_V_9, void %if.then10.i, i16 %tmp_data_V, void %while.body, i16 %tmp_data_V, void %if.else.i"   --->   Operation 271 'phi' 'tmp_short' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %tmp, void %if.end11, void %if.then8" [guitar_effects.cpp:68]   --->   Operation 272 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>
ST_59 : Operation 273 [1/1] (0.00ns)   --->   "%current_level_1_load = load i16 %current_level_1" [guitar_effects.cpp:70]   --->   Operation 273 'load' 'current_level_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 274 [2/2] (6.41ns)   --->   "%call_ret = call i32 @compression, i16 %tmp_short, i16 %compression_min_threshold_read, i16 %compression_max_threshold_read, i16 %compression_zero_threshold_read, i16 %current_level_1_load, i16 %compression_buffer" [guitar_effects.cpp:70]   --->   Operation 274 'call' 'call_ret' <Predicate = (tmp)> <Delay = 6.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 41> <Delay = 6.17>
ST_60 : Operation 275 [1/2] (4.58ns)   --->   "%call_ret = call i32 @compression, i16 %tmp_short, i16 %compression_min_threshold_read, i16 %compression_max_threshold_read, i16 %compression_zero_threshold_read, i16 %current_level_1_load, i16 %compression_buffer" [guitar_effects.cpp:70]   --->   Operation 275 'call' 'call_ret' <Predicate = (tmp)> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_short_2 = extractvalue i32 %call_ret" [guitar_effects.cpp:70]   --->   Operation 276 'extractvalue' 'tmp_short_2' <Predicate = (tmp)> <Delay = 0.00>
ST_60 : Operation 277 [1/1] (0.00ns)   --->   "%current_level = extractvalue i32 %call_ret" [guitar_effects.cpp:70]   --->   Operation 277 'extractvalue' 'current_level' <Predicate = (tmp)> <Delay = 0.00>
ST_60 : Operation 278 [1/1] (1.58ns)   --->   "%store_ln71 = store i16 %current_level, i16 %current_level_1" [guitar_effects.cpp:71]   --->   Operation 278 'store' 'store_ln71' <Predicate = (tmp)> <Delay = 1.58>
ST_60 : Operation 279 [1/1] (1.58ns)   --->   "%br_ln71 = br void %if.end11" [guitar_effects.cpp:71]   --->   Operation 279 'br' 'br_ln71' <Predicate = (tmp)> <Delay = 1.58>
ST_60 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_short_3 = phi i16 %tmp_short_2, void %if.then8, i16 %tmp_short, void %if.end"   --->   Operation 280 'phi' 'tmp_short_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_2, void %if.end19, void %if.then15" [guitar_effects.cpp:72]   --->   Operation 281 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 282 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:157]   --->   Operation 282 'load' 'delay_buffer_load' <Predicate = (tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>

State 61 <SV = 42> <Delay = 3.25>
ST_61 : Operation 283 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:157]   --->   Operation 283 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>

State 62 <SV = 43> <Delay = 6.41>
ST_62 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln157_1 = sext i16 %delay_buffer_load" [guitar_effects.cpp:157]   --->   Operation 284 'sext' 'sext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 285 [6/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln157_1" [guitar_effects.cpp:157]   --->   Operation 285 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 44> <Delay = 6.41>
ST_63 : Operation 286 [5/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln157_1" [guitar_effects.cpp:157]   --->   Operation 286 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 45> <Delay = 6.41>
ST_64 : Operation 287 [4/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln157_1" [guitar_effects.cpp:157]   --->   Operation 287 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 46> <Delay = 6.41>
ST_65 : Operation 288 [3/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln157_1" [guitar_effects.cpp:157]   --->   Operation 288 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 47> <Delay = 6.41>
ST_66 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i16 %tmp_short_3" [guitar_effects.cpp:157]   --->   Operation 289 'sext' 'sext_ln157' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 290 [6/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln157" [guitar_effects.cpp:157]   --->   Operation 290 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 291 [2/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln157_1" [guitar_effects.cpp:157]   --->   Operation 291 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 48> <Delay = 6.41>
ST_67 : Operation 292 [5/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln157" [guitar_effects.cpp:157]   --->   Operation 292 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 293 [1/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln157_1" [guitar_effects.cpp:157]   --->   Operation 293 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 49> <Delay = 6.41>
ST_68 : Operation 294 [4/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln157" [guitar_effects.cpp:157]   --->   Operation 294 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 295 [4/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:157]   --->   Operation 295 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 50> <Delay = 6.41>
ST_69 : Operation 296 [3/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln157" [guitar_effects.cpp:157]   --->   Operation 296 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 297 [3/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:157]   --->   Operation 297 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 51> <Delay = 6.41>
ST_70 : Operation 298 [2/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln157" [guitar_effects.cpp:157]   --->   Operation 298 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 299 [2/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:157]   --->   Operation 299 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 52> <Delay = 6.41>
ST_71 : Operation 300 [1/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln157" [guitar_effects.cpp:157]   --->   Operation 300 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 301 [1/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:157]   --->   Operation 301 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 53> <Delay = 7.25>
ST_72 : Operation 302 [5/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:157]   --->   Operation 302 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 54> <Delay = 7.25>
ST_73 : Operation 303 [4/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:157]   --->   Operation 303 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 55> <Delay = 7.25>
ST_74 : Operation 304 [3/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:157]   --->   Operation 304 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 56> <Delay = 7.25>
ST_75 : Operation 305 [2/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:157]   --->   Operation 305 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 57> <Delay = 7.25>
ST_76 : Operation 306 [1/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:157]   --->   Operation 306 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 58> <Delay = 2.88>
ST_77 : Operation 307 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 307 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 308 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 309 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 309 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i32 %data_V_2"   --->   Operation 310 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 311 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 312 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 312 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 313 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 313 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 314 [1/1] (1.91ns)   --->   "%sub_ln1512_2 = sub i8 127, i8 %xs_exp_V_2"   --->   Operation 314 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512_2"   --->   Operation 315 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 316 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 316 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 59> <Delay = 4.42>
ST_78 : Operation 317 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_5, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 317 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 318 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_2"   --->   Operation 319 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_2"   --->   Operation 320 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i63 %zext_ln15_2, i63 %zext_ln1488_2"   --->   Operation 321 'lshr' 'r_V_4' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i63 %zext_ln15_2, i63 %zext_ln1488_2"   --->   Operation 322 'shl' 'r_V_5' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_4, i32 24"   --->   Operation 323 'bitselect' 'tmp_16' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_78 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_16"   --->   Operation 324 'zext' 'zext_ln818_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_78 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_5, i32 24, i32 39"   --->   Operation 325 'partselect' 'tmp_7' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_78 : Operation 326 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i16 %zext_ln818_2, i16 %tmp_7"   --->   Operation 326 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 79 <SV = 60> <Delay = 6.13>
ST_79 : Operation 327 [1/1] (2.07ns)   --->   "%result_V_8 = sub i16 0, i16 %val_2"   --->   Operation 327 'sub' 'result_V_8' <Predicate = (tmp_2 & p_Result_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 328 [1/1] (0.80ns)   --->   "%result_V_10 = select i1 %p_Result_4, i16 %result_V_8, i16 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 328 'select' 'result_V_10' <Predicate = (tmp_2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln160 = store i16 %result_V_10, i16 %delay_buffer_addr" [guitar_effects.cpp:160]   --->   Operation 329 'store' 'store_ln160' <Predicate = (tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>
ST_79 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln75 = br void %if.end19" [guitar_effects.cpp:75]   --->   Operation 330 'br' 'br_ln75' <Predicate = (tmp_2)> <Delay = 0.00>
ST_79 : Operation 331 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i16 %tmp_data_V, i2 %tmp_keep_V, i2 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 331 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 80 <SV = 61> <Delay = 0.00>
ST_80 : Operation 332 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i16 %tmp_data_V, i2 %tmp_keep_V, i2 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 332 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %tmp_last_V, void %if.end28, void %while.end" [guitar_effects.cpp:82]   --->   Operation 333 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln59 = br void %while.body" [guitar_effects.cpp:59]   --->   Operation 334 'br' 'br_ln59' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_80 : Operation 335 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [guitar_effects.cpp:87]   --->   Operation 335 'ret' 'ret_ln87' <Predicate = (tmp_last_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_clip_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_mult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
current_level_1                 (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111]
delay_buffer                    (alloca        ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000]
control_read                    (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                             (bitselect     ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
distortion_threshold_read       (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
distortion_clip_factor_read     (read          ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000]
compression_min_threshold_read  (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
compression_max_threshold_read  (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
compression_zero_threshold_read (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2                           (bitselect     ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
delay_samples_read              (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                           (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_mult_read                 (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_mult_assign               (bitcast       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
delay_samples_assign_cast       (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_i122                        (sub           ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000000]
store_ln59                      (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv5_i42                       (sext          ) [ 000000000000000001111100000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln15              (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                        (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
distortion_threshold_load_cast  (sext          ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
clip_factor_assign              (bitcast       ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
delay_buffer_addr               (getelementptr ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
negative_threshold              (sub           ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
conv5_i                         (sitofp        ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
rem_i                           (srem          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
idxprom_i                       (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_1             (getelementptr ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
br_ln59                         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0                (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_26                        (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V                      (extractvalue  ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_keep_V                      (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111111]
tmp_strb_V                      (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111111]
tmp_user_V                      (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111111]
tmp_last_V                      (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111111]
tmp_id_V                        (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111111]
tmp_dest_V                      (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111111]
br_ln65                         (br            ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
sext_ln94                       (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln94                       (icmp          ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
br_ln94                         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln96                       (icmp          ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
br_ln96                         (br            ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
add_ln97                        (add           ) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000000]
sub_ln95                        (sub           ) [ 000000000000000000000000000000000000000001000000000000000000000000000000000000000]
sext_ln97                       (sext          ) [ 000000000000000000000000111110000000000000000000000000000000000000000000000000000]
conv13_i                        (sitofp        ) [ 000000000000000000000000000001111000000000000000000000000000000000000000000000000]
mul14_i                         (fmul          ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000000]
dc_1                            (fsub          ) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000]
data_V_1                        (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2                      (bitselect     ) [ 000000000000000000000000000000000000000110000000000000000000000000000000000000000]
xs_exp_V_1                      (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_3                      (trunc         ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000]
zext_ln346_1                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_1                     (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1                         (bitselect     ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000]
sub_ln1512_1                    (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_1                   (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                           (select        ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000]
mantissa_1                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                     (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_1                   (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_1                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2                           (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                           (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_1                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                           (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                           (select        ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000]
result_V_5                      (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_9                      (select        ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
br_ln98                         (br            ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
sext_ln95                       (sext          ) [ 000000000000000000000000000000000000000000111110000000000000000000000000000000000]
conv4_i                         (sitofp        ) [ 000000000000000000000000000000000000000000000001111000000000000000000000000000000]
mul_i                           (fmul          ) [ 000000000000000000000000000000000000000000000000000111110000000000000000000000000]
dc                              (fadd          ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000]
data_V                          (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                      (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000110000000000000000000000]
xs_exp_V                        (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1                      (trunc         ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000]
zext_ln346                      (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346                       (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                           (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000]
sub_ln1512                      (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512                     (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                             (select        ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000]
mantissa                        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                       (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488                     (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                     (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                             (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                           (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                           (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                      (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                           (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                             (select        ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000]
result_V_2                      (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                        (select        ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
br_ln96                         (br            ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_short                       (phi           ) [ 000000000000000000000000000000000000000000000000000000000001100000000000000000000]
br_ln68                         (br            ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111111]
current_level_1_load            (load          ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000]
call_ret                        (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_short_2                     (extractvalue  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_level                   (extractvalue  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln71                      (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71                         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_short_3                     (phi           ) [ 000000000000000000000000000000000000000000000000000000000000111111100000000000000]
br_ln72                         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_load               (load          ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000000]
sext_ln157_1                    (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000111110000000000000]
sext_ln157                      (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000011111000000000]
conv5_i1                        (sitofp        ) [ 000000000000000000000000000000000000000000000000000000000000000000001111000000000]
conv1_i                         (sitofp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111110000]
mul_i1                          (fmul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111110000]
dc_2                            (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001000]
data_V_2                        (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_4                      (bitselect     ) [ 000000000000000000000011111111111111111111111111111111111111100000000000000000111]
xs_exp_V_2                      (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_5                      (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln346_2                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_2                     (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2                         (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100]
sub_ln1512_2                    (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_2                   (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2                           (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100]
mantissa_2                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2                     (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_2                   (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_2                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_4                           (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_5                           (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_2                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                           (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_2                           (select        ) [ 000000000000000000000011111111111111111111111111111111111111100000000000000000011]
result_V_8                      (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_10                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln160                     (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln75                         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln82                         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln59                         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln87                        (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_r_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_r_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="control">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="distortion_threshold">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_threshold"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="distortion_clip_factor">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_clip_factor"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="compression_min_threshold">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_min_threshold"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="compression_max_threshold">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_max_threshold"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compression_zero_threshold">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delay_mult">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_mult"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delay_samples">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_samples"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="compression_buffer">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guitar_effects_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="current_level_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_level_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="delay_buffer_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="control_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="distortion_threshold_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_threshold_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="distortion_clip_factor_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_clip_factor_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="compression_min_threshold_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="40"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_min_threshold_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="compression_max_threshold_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="40"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_max_threshold_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="compression_zero_threshold_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="40"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="delay_samples_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_samples_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="delay_mult_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_mult_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_26_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="34" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="2" slack="0"/>
<pin id="214" dir="0" index="3" bw="2" slack="0"/>
<pin id="215" dir="0" index="4" bw="2" slack="0"/>
<pin id="216" dir="0" index="5" bw="1" slack="0"/>
<pin id="217" dir="0" index="6" bw="5" slack="0"/>
<pin id="218" dir="0" index="7" bw="6" slack="0"/>
<pin id="219" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_26/22 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="2" slack="0"/>
<pin id="232" dir="0" index="3" bw="2" slack="0"/>
<pin id="233" dir="0" index="4" bw="2" slack="0"/>
<pin id="234" dir="0" index="5" bw="1" slack="0"/>
<pin id="235" dir="0" index="6" bw="5" slack="0"/>
<pin id="236" dir="0" index="7" bw="6" slack="0"/>
<pin id="237" dir="0" index="8" bw="16" slack="39"/>
<pin id="238" dir="0" index="9" bw="2" slack="39"/>
<pin id="239" dir="0" index="10" bw="2" slack="39"/>
<pin id="240" dir="0" index="11" bw="2" slack="39"/>
<pin id="241" dir="0" index="12" bw="1" slack="39"/>
<pin id="242" dir="0" index="13" bw="5" slack="39"/>
<pin id="243" dir="0" index="14" bw="6" slack="39"/>
<pin id="244" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/79 "/>
</bind>
</comp>

<comp id="253" class="1004" name="delay_buffer_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="16" slack="40"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr/21 "/>
</bind>
</comp>

<comp id="260" class="1004" name="delay_buffer_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="17" slack="0"/>
<pin id="264" dir="1" index="3" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_1/21 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="21"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="delay_buffer_load/60 store_ln160/79 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_short_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_short (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_short_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="16" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="4" bw="16" slack="19"/>
<pin id="280" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="16" slack="19"/>
<pin id="282" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_short/59 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_short_3_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="6"/>
<pin id="287" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_short_3 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_short_3_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="16" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_short_3/60 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_guitar_effects_Pipeline_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_compression_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="40"/>
<pin id="305" dir="0" index="3" bw="16" slack="40"/>
<pin id="306" dir="0" index="4" bw="16" slack="40"/>
<pin id="307" dir="0" index="5" bw="16" slack="0"/>
<pin id="308" dir="0" index="6" bw="16" slack="0"/>
<pin id="309" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/59 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="dc_1/33 dc/51 dc_2/72 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="8"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul14_i/29 mul_i/47 mul_i1/68 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="17" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv5_i/16 conv13_i/23 conv4_i/41 conv5_i1/62 conv1_i/66 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv13_i conv4_i conv5_i1 conv1_i "/>
</bind>
</comp>

<comp id="330" class="1005" name="reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul14_i mul_i mul_i1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 dc dc_2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="41"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="delay_mult_assign_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="delay_mult_assign/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="delay_samples_assign_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="delay_samples_assign_cast/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sub_i122_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i122/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="17" slack="0"/>
<pin id="376" dir="0" index="1" bw="17" slack="0"/>
<pin id="377" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="rem_i/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln59_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="conv5_i42_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="15"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv5_i42/16 "/>
</bind>
</comp>

<comp id="389" class="1004" name="distortion_threshold_load_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="20"/>
<pin id="391" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="distortion_threshold_load_cast/21 "/>
</bind>
</comp>

<comp id="392" class="1004" name="clip_factor_assign_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="20"/>
<pin id="394" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="clip_factor_assign/21 "/>
</bind>
</comp>

<comp id="395" class="1004" name="negative_threshold_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="20"/>
<pin id="398" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="negative_threshold/21 "/>
</bind>
</comp>

<comp id="400" class="1004" name="idxprom_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="17" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i/21 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_data_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="34" slack="0"/>
<pin id="407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/22 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_keep_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="34" slack="0"/>
<pin id="411" dir="1" index="1" bw="2" slack="39"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/22 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_strb_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="34" slack="0"/>
<pin id="415" dir="1" index="1" bw="2" slack="39"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/22 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_user_V_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="34" slack="0"/>
<pin id="419" dir="1" index="1" bw="2" slack="39"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/22 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_last_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="34" slack="0"/>
<pin id="423" dir="1" index="1" bw="1" slack="39"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/22 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_id_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="34" slack="0"/>
<pin id="427" dir="1" index="1" bw="5" slack="39"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/22 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_dest_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="34" slack="0"/>
<pin id="431" dir="1" index="1" bw="6" slack="39"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/22 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln94_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/22 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln94_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="21"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/22 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln96_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="1"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/22 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln97_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="1"/>
<pin id="450" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/22 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln95_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="1"/>
<pin id="455" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/22 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln97_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="17" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/23 "/>
</bind>
</comp>

<comp id="461" class="1004" name="data_V_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/38 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_Result_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/38 "/>
</bind>
</comp>

<comp id="473" class="1004" name="xs_exp_V_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="0" index="3" bw="6" slack="0"/>
<pin id="478" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/38 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Result_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_3/38 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln346_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_1/38 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln346_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_1/38 "/>
</bind>
</comp>

<comp id="497" class="1004" name="isNeg_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="9" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/38 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sub_ln1512_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/38 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln1512_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/38 "/>
</bind>
</comp>

<comp id="515" class="1004" name="ush_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="9" slack="0"/>
<pin id="519" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/38 "/>
</bind>
</comp>

<comp id="523" class="1004" name="mantissa_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="25" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="23" slack="1"/>
<pin id="527" dir="0" index="3" bw="1" slack="0"/>
<pin id="528" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/39 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln15_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="25" slack="0"/>
<pin id="534" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/39 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln1488_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/39 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln1488_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/39 "/>
</bind>
</comp>

<comp id="543" class="1004" name="r_V_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="25" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/39 "/>
</bind>
</comp>

<comp id="549" class="1004" name="r_V_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="25" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/39 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_12_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="63" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/39 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln818_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/39 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_4_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="0" index="1" bw="63" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="0" index="3" bw="7" slack="0"/>
<pin id="572" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/39 "/>
</bind>
</comp>

<comp id="577" class="1004" name="val_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="16" slack="0"/>
<pin id="581" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/39 "/>
</bind>
</comp>

<comp id="584" class="1004" name="result_V_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="1"/>
<pin id="587" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/40 "/>
</bind>
</comp>

<comp id="589" class="1004" name="result_V_9_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="2"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="0" index="2" bw="16" slack="1"/>
<pin id="593" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_9/40 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln95_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="17" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/41 "/>
</bind>
</comp>

<comp id="599" class="1004" name="data_V_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/56 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Result_s_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="6" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/56 "/>
</bind>
</comp>

<comp id="611" class="1004" name="xs_exp_V_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/56 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_Result_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/56 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln346_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/56 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln346_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/56 "/>
</bind>
</comp>

<comp id="635" class="1004" name="isNeg_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="9" slack="0"/>
<pin id="638" dir="0" index="2" bw="5" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/56 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sub_ln1512_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/56 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln1512_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/56 "/>
</bind>
</comp>

<comp id="653" class="1004" name="ush_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="0" index="2" bw="9" slack="0"/>
<pin id="657" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/56 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mantissa_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="25" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="0" index="2" bw="23" slack="1"/>
<pin id="665" dir="0" index="3" bw="1" slack="0"/>
<pin id="666" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/57 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln15_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="25" slack="0"/>
<pin id="672" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/57 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sext_ln1488_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/57 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln1488_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/57 "/>
</bind>
</comp>

<comp id="681" class="1004" name="r_V_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="25" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/57 "/>
</bind>
</comp>

<comp id="687" class="1004" name="r_V_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="25" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/57 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_8_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="63" slack="0"/>
<pin id="696" dir="0" index="2" bw="6" slack="0"/>
<pin id="697" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/57 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln818_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/57 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="0"/>
<pin id="707" dir="0" index="1" bw="63" slack="0"/>
<pin id="708" dir="0" index="2" bw="6" slack="0"/>
<pin id="709" dir="0" index="3" bw="7" slack="0"/>
<pin id="710" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/57 "/>
</bind>
</comp>

<comp id="715" class="1004" name="val_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="16" slack="0"/>
<pin id="719" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/57 "/>
</bind>
</comp>

<comp id="722" class="1004" name="result_V_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="1"/>
<pin id="725" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/58 "/>
</bind>
</comp>

<comp id="727" class="1004" name="result_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="2"/>
<pin id="729" dir="0" index="1" bw="16" slack="0"/>
<pin id="730" dir="0" index="2" bw="16" slack="1"/>
<pin id="731" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/58 "/>
</bind>
</comp>

<comp id="733" class="1004" name="current_level_1_load_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="40"/>
<pin id="735" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_level_1_load/59 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_short_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_short_2/60 "/>
</bind>
</comp>

<comp id="742" class="1004" name="current_level_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="current_level/60 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln71_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="0" index="1" bw="16" slack="41"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/60 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln157_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157_1/62 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln157_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="6"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157/66 "/>
</bind>
</comp>

<comp id="760" class="1004" name="data_V_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/77 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_Result_4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="6" slack="0"/>
<pin id="768" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/77 "/>
</bind>
</comp>

<comp id="772" class="1004" name="xs_exp_V_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="0" index="2" bw="6" slack="0"/>
<pin id="776" dir="0" index="3" bw="6" slack="0"/>
<pin id="777" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_2/77 "/>
</bind>
</comp>

<comp id="782" class="1004" name="p_Result_5_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_5/77 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln346_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_2/77 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln346_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_2/77 "/>
</bind>
</comp>

<comp id="796" class="1004" name="isNeg_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="9" slack="0"/>
<pin id="799" dir="0" index="2" bw="5" slack="0"/>
<pin id="800" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/77 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sub_ln1512_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_2/77 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln1512_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_2/77 "/>
</bind>
</comp>

<comp id="814" class="1004" name="ush_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="0" index="2" bw="9" slack="0"/>
<pin id="818" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/77 "/>
</bind>
</comp>

<comp id="822" class="1004" name="mantissa_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="25" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="0" index="2" bw="23" slack="1"/>
<pin id="826" dir="0" index="3" bw="1" slack="0"/>
<pin id="827" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/78 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln15_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="25" slack="0"/>
<pin id="833" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/78 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln1488_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="9" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_2/78 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln1488_2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="9" slack="0"/>
<pin id="840" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/78 "/>
</bind>
</comp>

<comp id="842" class="1004" name="r_V_4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="25" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/78 "/>
</bind>
</comp>

<comp id="848" class="1004" name="r_V_5_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="25" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/78 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_16_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="63" slack="0"/>
<pin id="857" dir="0" index="2" bw="6" slack="0"/>
<pin id="858" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/78 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln818_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_2/78 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_7_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="0" index="1" bw="63" slack="0"/>
<pin id="869" dir="0" index="2" bw="6" slack="0"/>
<pin id="870" dir="0" index="3" bw="7" slack="0"/>
<pin id="871" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/78 "/>
</bind>
</comp>

<comp id="876" class="1004" name="val_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="0" index="2" bw="16" slack="0"/>
<pin id="880" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/78 "/>
</bind>
</comp>

<comp id="883" class="1004" name="result_V_8_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="16" slack="1"/>
<pin id="886" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_8/79 "/>
</bind>
</comp>

<comp id="888" class="1004" name="result_V_10_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="2"/>
<pin id="890" dir="0" index="1" bw="16" slack="0"/>
<pin id="891" dir="0" index="2" bw="16" slack="1"/>
<pin id="892" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_10/79 "/>
</bind>
</comp>

<comp id="895" class="1005" name="current_level_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="0"/>
<pin id="897" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="current_level_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="21"/>
<pin id="904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="906" class="1005" name="distortion_threshold_read_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="15"/>
<pin id="908" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="distortion_threshold_read "/>
</bind>
</comp>

<comp id="914" class="1005" name="distortion_clip_factor_read_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="20"/>
<pin id="916" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="distortion_clip_factor_read "/>
</bind>
</comp>

<comp id="919" class="1005" name="compression_min_threshold_read_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="40"/>
<pin id="921" dir="1" index="1" bw="16" slack="40"/>
</pin_list>
<bind>
<opset="compression_min_threshold_read "/>
</bind>
</comp>

<comp id="924" class="1005" name="compression_max_threshold_read_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="40"/>
<pin id="926" dir="1" index="1" bw="16" slack="40"/>
</pin_list>
<bind>
<opset="compression_max_threshold_read "/>
</bind>
</comp>

<comp id="929" class="1005" name="compression_zero_threshold_read_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="40"/>
<pin id="931" dir="1" index="1" bw="16" slack="40"/>
</pin_list>
<bind>
<opset="compression_zero_threshold_read "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="41"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="delay_mult_assign_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="49"/>
<pin id="940" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opset="delay_mult_assign "/>
</bind>
</comp>

<comp id="943" class="1005" name="sub_i122_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="17" slack="1"/>
<pin id="945" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_i122 "/>
</bind>
</comp>

<comp id="948" class="1005" name="conv5_i42_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv5_i42 "/>
</bind>
</comp>

<comp id="953" class="1005" name="distortion_threshold_load_cast_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="17" slack="1"/>
<pin id="955" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="distortion_threshold_load_cast "/>
</bind>
</comp>

<comp id="959" class="1005" name="clip_factor_assign_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="8"/>
<pin id="961" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="clip_factor_assign "/>
</bind>
</comp>

<comp id="964" class="1005" name="delay_buffer_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="40"/>
<pin id="966" dir="1" index="1" bw="16" slack="40"/>
</pin_list>
<bind>
<opset="delay_buffer_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="negative_threshold_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="16" slack="1"/>
<pin id="971" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="negative_threshold "/>
</bind>
</comp>

<comp id="974" class="1005" name="conv5_i_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="12"/>
<pin id="976" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="conv5_i "/>
</bind>
</comp>

<comp id="979" class="1005" name="delay_buffer_addr_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="21"/>
<pin id="981" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="delay_buffer_addr_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_data_V_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="19"/>
<pin id="986" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="991" class="1005" name="tmp_keep_V_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="39"/>
<pin id="993" dir="1" index="1" bw="2" slack="39"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_strb_V_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="39"/>
<pin id="998" dir="1" index="1" bw="2" slack="39"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_user_V_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="2" slack="39"/>
<pin id="1003" dir="1" index="1" bw="2" slack="39"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_last_V_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="39"/>
<pin id="1008" dir="1" index="1" bw="1" slack="39"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_id_V_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="39"/>
<pin id="1013" dir="1" index="1" bw="5" slack="39"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_dest_V_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="6" slack="39"/>
<pin id="1018" dir="1" index="1" bw="6" slack="39"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1027" class="1005" name="add_ln97_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="17" slack="1"/>
<pin id="1029" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="sub_ln95_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="17" slack="1"/>
<pin id="1034" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln95 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="sext_ln97_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln97 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="p_Result_2_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="2"/>
<pin id="1044" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="p_Result_3_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="23" slack="1"/>
<pin id="1049" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="isNeg_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="ush_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="9" slack="1"/>
<pin id="1059" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="val_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="1"/>
<pin id="1064" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="result_V_9_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="1"/>
<pin id="1070" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_V_9 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="sext_ln95_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln95 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="p_Result_s_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="2"/>
<pin id="1080" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1083" class="1005" name="p_Result_1_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="23" slack="1"/>
<pin id="1085" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="isNeg_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="1"/>
<pin id="1090" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1093" class="1005" name="ush_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="9" slack="1"/>
<pin id="1095" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1098" class="1005" name="val_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="1"/>
<pin id="1100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1104" class="1005" name="result_V_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="1"/>
<pin id="1106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1112" class="1005" name="delay_buffer_load_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="1"/>
<pin id="1114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_load "/>
</bind>
</comp>

<comp id="1117" class="1005" name="sext_ln157_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln157_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="sext_ln157_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="1"/>
<pin id="1124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln157 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="p_Result_4_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="2"/>
<pin id="1129" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="p_Result_5_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="23" slack="1"/>
<pin id="1134" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="isNeg_2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="ush_2_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="9" slack="1"/>
<pin id="1144" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_2 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="val_2_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="1"/>
<pin id="1149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="116" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="210" pin=5"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="210" pin=6"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="210" pin=7"/></net>

<net id="245"><net_src comp="152" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="258"><net_src comp="110" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="110" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="110" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="284"><net_src comp="274" pin="8"/><net_sink comp="271" pin=0"/></net>

<net id="294"><net_src comp="271" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="310"><net_src comp="150" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="274" pin="8"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="301" pin=6"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="333"><net_src comp="317" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="339"><net_src comp="313" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="162" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="162" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="198" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="204" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="356" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="385" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="374" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="408"><net_src comp="210" pin="8"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="210" pin="8"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="210" pin="8"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="210" pin="8"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="210" pin="8"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="210" pin="8"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="210" pin="8"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="405" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="405" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="405" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="433" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="433" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="464"><net_src comp="336" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="118" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="120" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="479"><net_src comp="122" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="461" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="124" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="126" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="486"><net_src comp="461" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="473" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="128" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="130" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="132" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="134" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="473" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="497" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="491" pin="2"/><net_sink comp="515" pin=2"/></net>

<net id="529"><net_src comp="136" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="138" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="140" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="535"><net_src comp="523" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="532" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="532" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="539" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="142" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="543" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="144" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="555" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="146" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="549" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="144" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="148" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="582"><net_src comp="563" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="567" pin="4"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="66" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="595" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="602"><net_src comp="336" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="118" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="120" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="617"><net_src comp="122" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="599" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="124" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="126" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="599" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="611" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="128" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="130" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="132" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="134" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="611" pin="4"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="635" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="629" pin="2"/><net_sink comp="653" pin=2"/></net>

<net id="667"><net_src comp="136" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="138" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="140" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="673"><net_src comp="661" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="670" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="670" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="677" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="142" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="681" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="144" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="693" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="146" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="687" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="144" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="148" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="720"><net_src comp="701" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="705" pin="4"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="66" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="733" pin="1"/><net_sink comp="301" pin=5"/></net>

<net id="740"><net_src comp="301" pin="7"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="745"><net_src comp="301" pin="7"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="751" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="758"><net_src comp="285" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="763"><net_src comp="336" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="118" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="760" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="120" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="778"><net_src comp="122" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="760" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="124" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="126" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="785"><net_src comp="760" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="772" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="128" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="801"><net_src comp="130" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="132" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="134" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="772" pin="4"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="804" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="796" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="790" pin="2"/><net_sink comp="814" pin=2"/></net>

<net id="828"><net_src comp="136" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="138" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="140" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="834"><net_src comp="822" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="831" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="831" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="838" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="859"><net_src comp="142" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="842" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="144" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="865"><net_src comp="854" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="872"><net_src comp="146" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="848" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="144" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="148" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="881"><net_src comp="862" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="866" pin="4"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="66" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="894"><net_src comp="888" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="898"><net_src comp="154" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="905"><net_src comp="340" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="168" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="913"><net_src comp="906" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="917"><net_src comp="174" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="922"><net_src comp="180" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="927"><net_src comp="186" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="932"><net_src comp="192" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="937"><net_src comp="348" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="360" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="946"><net_src comp="368" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="951"><net_src comp="385" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="956"><net_src comp="389" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="962"><net_src comp="392" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="967"><net_src comp="253" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="972"><net_src comp="395" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="977"><net_src comp="321" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="982"><net_src comp="260" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="987"><net_src comp="405" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="274" pin=6"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="228" pin=8"/></net>

<net id="994"><net_src comp="409" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="228" pin=9"/></net>

<net id="999"><net_src comp="413" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="228" pin=10"/></net>

<net id="1004"><net_src comp="417" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="228" pin=11"/></net>

<net id="1009"><net_src comp="421" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="228" pin=12"/></net>

<net id="1014"><net_src comp="425" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="228" pin=13"/></net>

<net id="1019"><net_src comp="429" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="228" pin=14"/></net>

<net id="1030"><net_src comp="447" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1035"><net_src comp="452" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1040"><net_src comp="457" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1045"><net_src comp="465" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1050"><net_src comp="483" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1055"><net_src comp="497" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1060"><net_src comp="515" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1065"><net_src comp="577" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="1071"><net_src comp="589" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1076"><net_src comp="595" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1081"><net_src comp="603" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1086"><net_src comp="621" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="1091"><net_src comp="635" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1096"><net_src comp="653" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1101"><net_src comp="715" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="1107"><net_src comp="727" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1115"><net_src comp="266" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1120"><net_src comp="751" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1125"><net_src comp="755" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1130"><net_src comp="764" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1135"><net_src comp="782" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="1140"><net_src comp="796" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1145"><net_src comp="814" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1150"><net_src comp="876" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="888" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {80 }
	Port: OUTPUT_r_V_keep_V | {80 }
	Port: OUTPUT_r_V_strb_V | {80 }
	Port: OUTPUT_r_V_user_V | {80 }
	Port: OUTPUT_r_V_last_V | {80 }
	Port: OUTPUT_r_V_id_V | {80 }
	Port: OUTPUT_r_V_dest_V | {80 }
	Port: compression_buffer | {59 60 }
 - Input state : 
	Port: guitar_effects : INPUT_r_V_data_V | {22 }
	Port: guitar_effects : INPUT_r_V_keep_V | {22 }
	Port: guitar_effects : INPUT_r_V_strb_V | {22 }
	Port: guitar_effects : INPUT_r_V_user_V | {22 }
	Port: guitar_effects : INPUT_r_V_last_V | {22 }
	Port: guitar_effects : INPUT_r_V_id_V | {22 }
	Port: guitar_effects : INPUT_r_V_dest_V | {22 }
	Port: guitar_effects : control | {1 }
	Port: guitar_effects : distortion_threshold | {1 }
	Port: guitar_effects : distortion_clip_factor | {1 }
	Port: guitar_effects : compression_min_threshold | {1 }
	Port: guitar_effects : compression_max_threshold | {1 }
	Port: guitar_effects : compression_zero_threshold | {1 }
	Port: guitar_effects : delay_mult | {1 }
	Port: guitar_effects : delay_samples | {1 }
  - Chain level:
	State 1
		delay_samples_assign_cast : 1
		sub_i122 : 2
		rem_i : 3
		store_ln59 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		conv5_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		idxprom_i : 1
		delay_buffer_addr_1 : 2
	State 22
		sext_ln94 : 1
		icmp_ln94 : 1
		br_ln94 : 2
		icmp_ln96 : 1
		br_ln96 : 2
		add_ln97 : 2
		sub_ln95 : 2
	State 23
		conv13_i : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		p_Result_2 : 1
		xs_exp_V_1 : 1
		p_Result_3 : 1
		zext_ln346_1 : 2
		add_ln346_1 : 3
		isNeg_1 : 4
		sub_ln1512_1 : 2
		sext_ln1512_1 : 3
		ush_1 : 5
	State 39
		zext_ln15_1 : 1
		zext_ln1488_1 : 1
		r_V_2 : 2
		r_V_3 : 2
		tmp_12 : 3
		zext_ln818_1 : 4
		tmp_4 : 3
		val_1 : 5
	State 40
		result_V_9 : 1
	State 41
		conv4_i : 1
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_1 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 57
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_1 : 2
		tmp_8 : 3
		zext_ln818 : 4
		tmp_1 : 3
		val : 5
	State 58
		result_V : 1
	State 59
		call_ret : 1
	State 60
		tmp_short_2 : 1
		current_level : 1
		store_ln71 : 2
		tmp_short_3 : 2
	State 61
	State 62
		conv5_i1 : 1
	State 63
	State 64
	State 65
	State 66
		conv1_i : 1
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		p_Result_4 : 1
		xs_exp_V_2 : 1
		p_Result_5 : 1
		zext_ln346_2 : 2
		add_ln346_2 : 3
		isNeg_2 : 4
		sub_ln1512_2 : 2
		sext_ln1512_2 : 3
		ush_2 : 5
	State 78
		zext_ln15_2 : 1
		zext_ln1488_2 : 1
		r_V_4 : 2
		r_V_5 : 2
		tmp_16 : 3
		zext_ln818_2 : 4
		tmp_7 : 3
		val_2 : 5
	State 79
		result_V_10 : 1
		store_ln160 : 2
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   |     grp_guitar_effects_Pipeline_2_fu_296    |    0    |    0    |    16   |    36   |
|          |            grp_compression_fu_301           |    3    | 10.2438 |   831   |   1214  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_313                 |    2    |    0    |   205   |   390   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_317                 |    3    |    0    |   143   |   321   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   srem   |                  grp_fu_374                 |    0    |    0    |   214   |   130   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 r_V_2_fu_543                |    0    |    0    |    0    |   100   |
|   lshr   |                  r_V_fu_681                 |    0    |    0    |    0    |   100   |
|          |                 r_V_4_fu_842                |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 r_V_3_fu_549                |    0    |    0    |    0    |   100   |
|    shl   |                 r_V_1_fu_687                |    0    |    0    |    0    |   100   |
|          |                 r_V_5_fu_848                |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sub_i122_fu_368               |    0    |    0    |    0    |    23   |
|          |          negative_threshold_fu_395          |    0    |    0    |    0    |    23   |
|          |               sub_ln95_fu_452               |    0    |    0    |    0    |    23   |
|          |             sub_ln1512_1_fu_505             |    0    |    0    |    0    |    15   |
|    sub   |              result_V_5_fu_584              |    0    |    0    |    0    |    23   |
|          |              sub_ln1512_fu_643              |    0    |    0    |    0    |    15   |
|          |              result_V_2_fu_722              |    0    |    0    |    0    |    23   |
|          |             sub_ln1512_2_fu_804             |    0    |    0    |    0    |    15   |
|          |              result_V_8_fu_883              |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 ush_1_fu_515                |    0    |    0    |    0    |    9    |
|          |                 val_1_fu_577                |    0    |    0    |    0    |    16   |
|          |              result_V_9_fu_589              |    0    |    0    |    0    |    16   |
|          |                  ush_fu_653                 |    0    |    0    |    0    |    9    |
|  select  |                  val_fu_715                 |    0    |    0    |    0    |    16   |
|          |               result_V_fu_727               |    0    |    0    |    0    |    16   |
|          |                 ush_2_fu_814                |    0    |    0    |    0    |    9    |
|          |                 val_2_fu_876                |    0    |    0    |    0    |    16   |
|          |              result_V_10_fu_888             |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln97_fu_447               |    0    |    0    |    0    |    23   |
|    add   |              add_ln346_1_fu_491             |    0    |    0    |    0    |    15   |
|          |               add_ln346_fu_629              |    0    |    0    |    0    |    15   |
|          |              add_ln346_2_fu_790             |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln94_fu_437              |    0    |    0    |    0    |    13   |
|          |               icmp_ln96_fu_442              |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |           control_read_read_fu_162          |    0    |    0    |    0    |    0    |
|          |    distortion_threshold_read_read_fu_168    |    0    |    0    |    0    |    0    |
|          |   distortion_clip_factor_read_read_fu_174   |    0    |    0    |    0    |    0    |
|          |  compression_min_threshold_read_read_fu_180 |    0    |    0    |    0    |    0    |
|   read   |  compression_max_threshold_read_read_fu_186 |    0    |    0    |    0    |    0    |
|          | compression_zero_threshold_read_read_fu_192 |    0    |    0    |    0    |    0    |
|          |        delay_samples_read_read_fu_198       |    0    |    0    |    0    |    0    |
|          |         delay_mult_read_read_fu_204         |    0    |    0    |    0    |    0    |
|          |             empty_26_read_fu_210            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   write  |               grp_write_fu_228              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_321                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_340                 |    0    |    0    |    0    |    0    |
|          |                 tmp_2_fu_348                |    0    |    0    |    0    |    0    |
|          |              p_Result_2_fu_465              |    0    |    0    |    0    |    0    |
|          |                isNeg_1_fu_497               |    0    |    0    |    0    |    0    |
|          |                tmp_12_fu_555                |    0    |    0    |    0    |    0    |
| bitselect|              p_Result_s_fu_603              |    0    |    0    |    0    |    0    |
|          |                 isNeg_fu_635                |    0    |    0    |    0    |    0    |
|          |                 tmp_8_fu_693                |    0    |    0    |    0    |    0    |
|          |              p_Result_4_fu_764              |    0    |    0    |    0    |    0    |
|          |                isNeg_2_fu_796               |    0    |    0    |    0    |    0    |
|          |                tmp_16_fu_854                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 empty_fu_356                |    0    |    0    |    0    |    0    |
|   trunc  |              p_Result_3_fu_483              |    0    |    0    |    0    |    0    |
|          |              p_Result_1_fu_621              |    0    |    0    |    0    |    0    |
|          |              p_Result_5_fu_782              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |       delay_samples_assign_cast_fu_364      |    0    |    0    |    0    |    0    |
|          |               conv5_i42_fu_385              |    0    |    0    |    0    |    0    |
|          |    distortion_threshold_load_cast_fu_389    |    0    |    0    |    0    |    0    |
|          |               sext_ln94_fu_433              |    0    |    0    |    0    |    0    |
|          |               sext_ln97_fu_457              |    0    |    0    |    0    |    0    |
|          |             sext_ln1512_1_fu_511            |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln1488_1_fu_536            |    0    |    0    |    0    |    0    |
|          |               sext_ln95_fu_595              |    0    |    0    |    0    |    0    |
|          |              sext_ln1512_fu_649             |    0    |    0    |    0    |    0    |
|          |              sext_ln1488_fu_674             |    0    |    0    |    0    |    0    |
|          |             sext_ln157_1_fu_751             |    0    |    0    |    0    |    0    |
|          |              sext_ln157_fu_755              |    0    |    0    |    0    |    0    |
|          |             sext_ln1512_2_fu_810            |    0    |    0    |    0    |    0    |
|          |             sext_ln1488_2_fu_835            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               idxprom_i_fu_400              |    0    |    0    |    0    |    0    |
|          |             zext_ln346_1_fu_487             |    0    |    0    |    0    |    0    |
|          |              zext_ln15_1_fu_532             |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_1_fu_539            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_1_fu_563             |    0    |    0    |    0    |    0    |
|          |              zext_ln346_fu_625              |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln15_fu_670              |    0    |    0    |    0    |    0    |
|          |              zext_ln1488_fu_677             |    0    |    0    |    0    |    0    |
|          |              zext_ln818_fu_701              |    0    |    0    |    0    |    0    |
|          |             zext_ln346_2_fu_786             |    0    |    0    |    0    |    0    |
|          |              zext_ln15_2_fu_831             |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_2_fu_838            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_2_fu_862             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              tmp_data_V_fu_405              |    0    |    0    |    0    |    0    |
|          |              tmp_keep_V_fu_409              |    0    |    0    |    0    |    0    |
|          |              tmp_strb_V_fu_413              |    0    |    0    |    0    |    0    |
|          |              tmp_user_V_fu_417              |    0    |    0    |    0    |    0    |
|extractvalue|              tmp_last_V_fu_421              |    0    |    0    |    0    |    0    |
|          |               tmp_id_V_fu_425               |    0    |    0    |    0    |    0    |
|          |              tmp_dest_V_fu_429              |    0    |    0    |    0    |    0    |
|          |              tmp_short_2_fu_737             |    0    |    0    |    0    |    0    |
|          |             current_level_fu_742            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              xs_exp_V_1_fu_473              |    0    |    0    |    0    |    0    |
|          |                 tmp_4_fu_567                |    0    |    0    |    0    |    0    |
|partselect|               xs_exp_V_fu_611               |    0    |    0    |    0    |    0    |
|          |                 tmp_1_fu_705                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_2_fu_772              |    0    |    0    |    0    |    0    |
|          |                 tmp_7_fu_866                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              mantissa_1_fu_523              |    0    |    0    |    0    |    0    |
|bitconcatenate|               mantissa_fu_661               |    0    |    0    |    0    |    0    |
|          |              mantissa_2_fu_822              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    8    | 10.2438 |   1409  |   3091  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|compression_buffer|    1   |    0   |    0   |    0   |
|   delay_buffer   |   64   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   65   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           add_ln97_reg_1027           |   17   |
|       clip_factor_assign_reg_959      |   32   |
| compression_max_threshold_read_reg_924|   16   |
| compression_min_threshold_read_reg_919|   16   |
|compression_zero_threshold_read_reg_929|   16   |
|           conv5_i42_reg_948           |   32   |
|            conv5_i_reg_974            |   32   |
|        current_level_1_reg_895        |   16   |
|      delay_buffer_addr_1_reg_979      |   16   |
|       delay_buffer_addr_reg_964       |   16   |
|       delay_buffer_load_reg_1112      |   16   |
|       delay_mult_assign_reg_938       |   32   |
|  distortion_clip_factor_read_reg_914  |   32   |
| distortion_threshold_load_cast_reg_953|   17   |
|   distortion_threshold_read_reg_906   |   16   |
|            isNeg_1_reg_1052           |    1   |
|            isNeg_2_reg_1137           |    1   |
|             isNeg_reg_1088            |    1   |
|       negative_threshold_reg_969      |   16   |
|          p_Result_1_reg_1083          |   23   |
|          p_Result_2_reg_1042          |    1   |
|          p_Result_3_reg_1047          |   23   |
|          p_Result_4_reg_1127          |    1   |
|          p_Result_5_reg_1132          |   23   |
|          p_Result_s_reg_1078          |    1   |
|                reg_324                |   32   |
|                reg_330                |   32   |
|                reg_336                |   32   |
|          result_V_9_reg_1068          |   16   |
|           result_V_reg_1104           |   16   |
|         sext_ln157_1_reg_1117         |   32   |
|          sext_ln157_reg_1122          |   32   |
|           sext_ln95_reg_1073          |   32   |
|           sext_ln97_reg_1037          |   32   |
|            sub_i122_reg_943           |   17   |
|           sub_ln95_reg_1032           |   17   |
|             tmp_2_reg_934             |    1   |
|           tmp_data_V_reg_984          |   16   |
|          tmp_dest_V_reg_1016          |    6   |
|           tmp_id_V_reg_1011           |    5   |
|           tmp_keep_V_reg_991          |    2   |
|          tmp_last_V_reg_1006          |    1   |
|              tmp_reg_902              |    1   |
|          tmp_short_3_reg_285          |   16   |
|           tmp_short_reg_271           |   16   |
|           tmp_strb_V_reg_996          |    2   |
|          tmp_user_V_reg_1001          |    2   |
|             ush_1_reg_1057            |    9   |
|             ush_2_reg_1142            |    9   |
|              ush_reg_1093             |    9   |
|             val_1_reg_1062            |   16   |
|             val_2_reg_1147            |   16   |
|              val_reg_1098             |   16   |
+---------------------------------------+--------+
|                 Total                 |   846  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_266 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_313    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_313    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_317    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_321    |  p0  |  10  |  17  |   170  ||    53   |
|     grp_fu_374    |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   428  || 10.4824 ||    98   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   10   |  1409  |  3091  |    -   |
|   Memory  |   65   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   98   |    -   |
|  Register |    -   |    -   |    -   |   846  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   65   |    8   |   20   |  2255  |  3189  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
