// Seed: 3825444951
module module_0 #(
    parameter id_1 = 32'd52
);
  wire _id_1, id_2;
  bit id_3;
  assign id_3 = (-1);
  initial begin : LABEL_0
    id_3 <= id_2;
  end
  assign id_3 = id_1;
  wire [id_1 : -1] id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd21,
    parameter id_9  = 32'd72
) (
    output wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    output tri id_8,
    input wor _id_9,
    output uwire id_10,
    input supply0 _id_11
);
  logic [id_9 : -1  -  id_11] id_13 = id_13;
  module_0 modCall_1 ();
endmodule
