
---------- Begin Simulation Statistics ----------
final_tick                               101423252500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    578                       # Simulator instruction rate (inst/s)
host_mem_usage                               24680744                       # Number of bytes of host memory used
host_op_rate                                      594                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                115643.87                       # Real time elapsed on the host
host_tick_rate                                 437293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    66881219                       # Number of instructions simulated
sim_ops                                      68635895                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050570                       # Number of seconds simulated
sim_ticks                                 50570298125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.710405                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  187369                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               244255                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2879                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14620                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            239810                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28843                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6357                       # Number of indirect misses.
system.cpu.branchPred.lookups                  433134                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73461                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4008                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2473670                       # Number of instructions committed
system.cpu.committedOps                       2737070                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.578038                       # CPI: cycles per instruction
system.cpu.discardedOps                         44729                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1438103                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            582325                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           266977                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5541816                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.279483                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2862                       # number of quiesce instructions executed
system.cpu.numCycles                          8850886                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2862                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1680438     61.40%     61.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6858      0.25%     61.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                 642794     23.48%     85.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                406980     14.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2737070                       # Class of committed instruction
system.cpu.quiesceCycles                     72061591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3309070                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          887                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1173170                       # Transaction distribution
system.membus.trans_dist::ReadResp            1190049                       # Transaction distribution
system.membus.trans_dist::WriteReq             466920                       # Transaction distribution
system.membus.trans_dist::WriteResp            466920                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3215                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15015                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1528                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1528                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3110                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        41144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        41144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        47932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        73408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3220679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3220679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3335231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       881664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       881664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       500672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        63638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       589354                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    103060724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    103060724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               104531742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1659184                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000548                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023400                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1658275     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                     909      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1659184                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3777783125                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            60617500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            40818609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11371375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           59222180                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         6986774074                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69544500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3887816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       971954                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4859770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       971954                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3887816                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4859770                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4859770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4859770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9719539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       964608                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       964608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2448982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2448982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        47932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       172128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        86016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6459398                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      6545414                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      6827180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        63638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1770588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2753628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1376256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    103350284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    104726540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        53324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        53324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    108531018                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        11642686375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          7384588                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          687                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   9556999165                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5345110000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7775631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2915862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3887816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14579309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3887816                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2915862                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6803678                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7775631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6803678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6803678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21382986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        53324                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       200780                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1669                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149125                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2915862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6803678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9719539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2915862                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1054453                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3970315                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2915862                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9719539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1054453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13689854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1170279                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1170272                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       440064                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       440064                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        24624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3186694                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1681                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3220679                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       787548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    101974028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        53388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    103060724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1906114                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1906114    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1906114                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4046880000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6291391000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1376256                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        43008                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    710796363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15551263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27214710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    753562336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19439079                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19461147                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     38900225                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    730235442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35012410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27214710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    792462562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    144506892                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     27131904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    172425228                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     76218380                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    156827660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36126723                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       847872                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36999171                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2381827                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22534147                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11663447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2857544791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    536518569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3887816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3409614623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594004445                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1507176798                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3101181243                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11663447                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4451549236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2043695367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3887816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6510795867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       881664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       883584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       881664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       881664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        13776                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           30                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13806                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17434424                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        37967                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17472391                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17434424                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17434424                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17434424                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        37967                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17472391                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     74842124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        53580                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         294912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           75191732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       205760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     27131904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28369856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1169411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1174883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       423936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             443279                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        22068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1479962088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1059515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5831724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1486875395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4068792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15551263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    536518569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3887816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       971954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            560998393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4068792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15573331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2016480657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3887816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       971954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1059515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5831724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2047873788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     12312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1592025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003337076250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          813                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          813                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2115358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             472430                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1174887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     443279                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1174887                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   443279                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1323                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             73363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             73355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             73340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             73363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             73333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             73359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             73376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             73299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             73300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             73339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            73372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            73379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            73374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27691                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37862149960                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5867820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             68668204960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32262.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58512.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       676                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1094155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  411424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1174881                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               443279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1034646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.982403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.488036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.624121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3481      3.13%      3.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3409      3.06%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1619      1.46%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1778      1.60%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1944      1.75%     10.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1325      1.19%     12.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1655      1.49%     13.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1952      1.75%     15.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94104     84.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111267                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1443.493235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1911.596262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           392     48.22%     48.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.12%     48.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.12%     48.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.12%     48.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          163     20.05%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.25%     68.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           12      1.48%     70.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.12%     70.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           81      9.96%     80.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80      9.84%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.12%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      0.86%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           71      8.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           813                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     545.239852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    179.006161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    497.458866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            324     39.85%     39.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            36      4.43%     44.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      2.09%     46.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.25%     46.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.25%     46.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.49%     47.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.74%     48.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.12%     48.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.25%     48.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.12%     48.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.12%     48.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.12%     48.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.25%     49.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      1.11%     50.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          405     49.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           813                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               75108096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28369920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                75191988                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28369856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1485.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       561.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1486.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    561.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50570461750                       # Total gap between requests
system.mem_ctrls.avgGap                      31251.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1116                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     74757516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        53836                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       207616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     27131904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 22068.289912815300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1478289010.976638317108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1064577.469306742307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5830458.014528463595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4105492.901916721370                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15551262.878777027130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 536518569.317807376385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3887815.719694256783                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 936518.109561767546                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           24                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1169411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       423936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1468965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  68411456055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     72411120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    182868820                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 120501553465                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  91878420250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 744127661250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  34186658640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2854794040                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     61206.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58500.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85795.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39685.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37481043.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7477084.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1755283.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  11128469.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3717179.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         54909320.850001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         38323454.399999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2134470450                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          616070616                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     484131519.899895                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     604484898.187310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     534846906.000020                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4467237165.337469                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         88.337173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27795925960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2735670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20041110540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2862                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     15737123.820755                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    86769711.992899                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2862    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        63375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545327375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2862                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     56383604125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45039648375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       847186                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           847186                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       847186                       # number of overall hits
system.cpu.icache.overall_hits::total          847186                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13776                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13776                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13776                       # number of overall misses
system.cpu.icache.overall_misses::total         13776                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    599084375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    599084375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    599084375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    599084375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       860962                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       860962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       860962                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       860962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43487.541739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43487.541739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43487.541739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43487.541739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        13776                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13776                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13776                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13776                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    577517250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    577517250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    577517250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    577517250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41921.983885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41921.983885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41921.983885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41921.983885                       # average overall mshr miss latency
system.cpu.icache.replacements                  13592                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       847186                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          847186                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13776                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13776                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    599084375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    599084375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       860962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       860962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43487.541739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43487.541739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    577517250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    577517250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41921.983885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41921.983885                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           392.139139                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3351987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            246.614700                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   392.139139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.765897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.765897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1735700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1735700                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1018820                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1018820                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1018820                       # number of overall hits
system.cpu.dcache.overall_hits::total         1018820                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5991                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5991                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5991                       # number of overall misses
system.cpu.dcache.overall_misses::total          5991                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    430892625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    430892625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    430892625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    430892625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1024811                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1024811                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1024811                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1024811                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005846                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005846                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005846                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005846                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71923.322484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71923.322484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71923.322484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71923.322484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3215                       # number of writebacks
system.cpu.dcache.writebacks::total              3215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1353                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1353                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1353                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1353                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        29747                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        29747                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    335211125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    335211125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    335211125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    335211125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     62932000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     62932000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004526                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004526                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72274.929927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72274.929927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72274.929927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72274.929927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.574680                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.574680                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4638                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       643409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          643409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    236987875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    236987875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       646523                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       646523                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76104.006101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76104.006101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2891                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2891                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    231962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    231962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     62932000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     62932000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74586.012862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74586.012862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.246282                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.246282                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       375411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         375411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2877                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2877                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    193904750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    193904750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       378288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       378288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67398.244699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67398.244699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        26856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        26856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103248625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103248625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67571.089660                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67571.089660                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              139396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.055196                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4103882                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4103882                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101423252500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               101424587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    578                       # Simulator instruction rate (inst/s)
host_mem_usage                               24680744                       # Number of bytes of host memory used
host_op_rate                                      594                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                115644.80                       # Real time elapsed on the host
host_tick_rate                                 437301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    66882717                       # Number of instructions simulated
sim_ops                                      68637744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050572                       # Number of seconds simulated
sim_ticks                                 50571633125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.695458                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  187446                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               244403                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2879                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14636                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            239850                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28843                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6357                       # Number of indirect misses.
system.cpu.branchPred.lookups                  433369                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73533                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4008                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2475168                       # Number of instructions committed
system.cpu.committedOps                       2738919                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.576736                       # CPI: cycles per instruction
system.cpu.discardedOps                         44774                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1439027                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            582725                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           267122                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5542189                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.279585                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2862                       # number of quiesce instructions executed
system.cpu.numCycles                          8853022                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2862                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1681507     61.39%     61.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6858      0.25%     61.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                 643222     23.48%     85.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                407331     14.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2738919                       # Class of committed instruction
system.cpu.quiesceCycles                     72061591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3310833                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          887                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1173291                       # Transaction distribution
system.membus.trans_dist::ReadResp            1190172                       # Transaction distribution
system.membus.trans_dist::WriteReq             466920                       # Transaction distribution
system.membus.trans_dist::WriteResp            466920                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3217                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15015                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1528                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1528                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13777                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3112                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        41146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        41146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        47932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        73414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3220920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3220920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3335480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       881728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       881728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       500928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        63638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       589610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    103068404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    103068404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               104539742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1659308                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000548                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023399                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1658399     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                     909      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1659308                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3777918375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            60617500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            40820234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11371375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           59233090                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         6987430784                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69549500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3887713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       971928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4859641                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       971928                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3887713                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4859641                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4859641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4859641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9719283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       964608                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       964608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2449224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2449224                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        47932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       172128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        86016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6459398                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      6545414                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3822                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3822                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      6827664                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        63638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1770588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2753628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1376256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    103350284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    104726540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        61068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        61068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    108538762                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        11643533375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          7385072                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          687                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   9557725165                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5345352000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7775426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2915785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3887713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14578924                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3887713                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2915785                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6803498                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7775426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6803498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6803498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21382422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        61068                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       208524                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1911                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149367                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2915785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6803498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9719283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2915785                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1207554                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4123339                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2915785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9719283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1207554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13842622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1170400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1170392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       440064                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       440064                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        24624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3186694                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1922                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3220920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       787548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    101974028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        61068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    103068404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1906235                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1906235    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1906235                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4047001000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6291991000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1376256                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        43008                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    710777600                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15550852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27213992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    753542444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19438565                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19460633                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     38899199                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    730216165                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35011486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27213992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    792441642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    144506892                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     27131904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    172425228                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     76218380                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    156827660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36126723                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       847872                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36999171                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2381827                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22534147                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11663139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2857469357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    536504406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3887713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3409524616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1593962366                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1507137011                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3101099377                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11663139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4451431723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2043641417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3887713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6510623993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       881728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       883648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       881728                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       881728                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        13777                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           30                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13807                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17435229                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        37966                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17473195                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17435229                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17435229                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17435229                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        37966                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17473195                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     74842124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        61260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         295040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           75199540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       205888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     27131904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28369984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1169411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1175005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3217                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       423936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             443281                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        22068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1479923020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1211351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5834101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1486990539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4071215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15550852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    536504406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3887713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       971928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            560986115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4071215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15572920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2016427426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3887713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       971928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1211351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5834101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2047976654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     12312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1592025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003337076250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          813                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          813                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2115575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             472430                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1175010                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     443281                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1175010                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   443281                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1323                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             73363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             73355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             73340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             73363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             73333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             73359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             73378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             73331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             73332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             73371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            73396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            73379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            73375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27691                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37865723180                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5868435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             68675006930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32262.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58512.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       676                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1094268                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  411424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1175004                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               443281                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1034745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.983680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.492675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.621925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3481      3.13%      3.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3409      3.06%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1620      1.46%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1778      1.60%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1944      1.75%     10.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1325      1.19%     12.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1655      1.49%     13.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1952      1.75%     15.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94112     84.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111276                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1443.493235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1911.596262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           392     48.22%     48.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.12%     48.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.12%     48.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.12%     48.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          163     20.05%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.25%     68.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           12      1.48%     70.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.12%     70.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           81      9.96%     80.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80      9.84%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.12%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      0.86%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           71      8.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           813                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     545.239852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    179.006161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    497.458866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            324     39.85%     39.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            36      4.43%     44.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      2.09%     46.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.25%     46.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.25%     46.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.49%     47.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.74%     48.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.12%     48.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.25%     48.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.12%     48.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.12%     48.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.12%     48.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.25%     49.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      1.11%     50.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          405     49.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           813                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               75115968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28369920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                75199860                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28369984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1485.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       560.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1487.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    560.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50571771750                       # Total gap between requests
system.mem_ctrls.avgGap                      31250.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1116                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     74757516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        61580                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       207616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     27131904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 22067.707349721859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1478249986.810169935226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1217678.690498093376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5832835.164150139317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4105384.524300944060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15550852.353455610573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 536504406.194218575954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3887713.088363902643                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 936493.387170992210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           24                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1169411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          965                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3217                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       423936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1468965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  68411456055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     79083000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    182998910                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 120501553465                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  91878420250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 744127661250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  34186658640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2854794040                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     61206.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58500.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     81951.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39696.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37457741.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7477084.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1755283.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  11128469.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3717179.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         54914255.100001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         38326553.999999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2134694156.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          616070616                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     484131519.899895                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     604520983.237310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     534846906.000020                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4467504990.487469                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         88.340137                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27795925960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2735670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20042445540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2862                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     15737123.820755                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    86769711.992899                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2862    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        63375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545327375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2862                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     56384939125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45039648375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       847667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           847667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       847667                       # number of overall hits
system.cpu.icache.overall_hits::total          847667                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13777                       # number of overall misses
system.cpu.icache.overall_misses::total         13777                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    599127500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    599127500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    599127500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    599127500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       861444                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       861444                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       861444                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       861444                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015993                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015993                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015993                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015993                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43487.515424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43487.515424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43487.515424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43487.515424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        13777                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13777                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13777                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13777                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    577559125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    577559125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    577559125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    577559125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015993                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015993                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015993                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015993                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41921.980475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41921.980475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41921.980475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41921.980475                       # average overall mshr miss latency
system.cpu.icache.replacements                  13592                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       847667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          847667                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13777                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    599127500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    599127500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       861444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       861444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43487.515424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43487.515424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    577559125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    577559125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41921.980475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41921.980475                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           392.139556                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15259680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14000                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1089.977143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   392.139556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.765898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.765898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1736665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1736665                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1019613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1019613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1019613                       # number of overall hits
system.cpu.dcache.overall_hits::total         1019613                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5993                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5993                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5993                       # number of overall misses
system.cpu.dcache.overall_misses::total          5993                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    431091375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    431091375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    431091375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    431091375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1025606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1025606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1025606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1025606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005843                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005843                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005843                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005843                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71932.483731                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71932.483731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71932.483731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71932.483731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3217                       # number of writebacks
system.cpu.dcache.writebacks::total              3217                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1353                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1353                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1353                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1353                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        29747                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        29747                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    335406375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    335406375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    335406375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    335406375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     62932000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     62932000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004524                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004524                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004524                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004524                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72285.856681                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72285.856681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72285.856681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72285.856681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.574680                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.574680                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4640                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       643851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          643851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    237186625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    237186625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       646967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       646967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76118.942555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76118.942555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2891                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2891                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    232157750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    232157750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     62932000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     62932000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74600.819409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74600.819409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.246282                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.246282                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       375762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         375762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2877                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2877                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    193904750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    193904750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       378639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       378639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67398.244699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67398.244699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        26856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        26856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103248625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103248625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67571.089660                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67571.089660                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1026666                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5152                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            199.275233                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4107064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4107064                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101424587500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
