Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Thu Apr  6 16:34:45 2017
| Host             : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command          : report_power -file vco_only_wrapper_power_routed.rpt -pb vco_only_wrapper_power_summary_routed.pb -rpx vco_only_wrapper_power_routed.rpx
| Design           : vco_only_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.752 |
| Dynamic (W)              | 1.614 |
| Device Static (W)        | 0.138 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.8  |
| Junction Temperature (C) | 45.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.029 |       11 |       --- |             --- |
| Slice Logic             |     0.010 |    11168 |       --- |             --- |
|   LUT as Logic          |     0.009 |     3392 |     17600 |           19.27 |
|   Register              |    <0.001 |     5350 |     35200 |           15.20 |
|   CARRY4                |    <0.001 |      117 |      4400 |            2.66 |
|   F7/F8 Muxes           |    <0.001 |      183 |     17600 |            1.04 |
|   LUT as Shift Register |    <0.001 |      497 |      6000 |            8.28 |
|   Others                |     0.000 |      604 |       --- |             --- |
| Signals                 |     0.015 |     7953 |       --- |             --- |
| Block RAM               |     0.001 |      0.5 |        60 |            0.83 |
| PLL                     |     0.102 |        1 |         2 |           50.00 |
| DSPs                    |     0.001 |        2 |        80 |            2.50 |
| I/O                     |     0.177 |       35 |       100 |           35.00 |
| PS7                     |     1.277 |        1 |       --- |             --- |
| Static Power            |     0.138 |          |           |                 |
| Total                   |     1.752 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.073 |       0.066 |      0.007 |
| Vccaux    |       1.800 |     0.068 |       0.056 |      0.012 |
| Vcco33    |       3.300 |     0.052 |       0.051 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.694 |       0.663 |      0.031 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+--------------------------------------------------+-----------------+
| Clock        | Domain                                           | Constraint (ns) |
+--------------+--------------------------------------------------+-----------------+
| adc_clk      | adc_clk_p_i                                      |             8.0 |
| clk_fpga_0   | processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| dac_2clk_out | redpitaya_adc_dac_clk_0/inst/dac_2clk_out        |             4.0 |
| dac_2ph_out  | redpitaya_adc_dac_clk_0/inst/dac_2ph_out         |             4.0 |
| dac_clk_fb   | redpitaya_adc_dac_clk_0/inst/dac_clk_fb          |             8.0 |
| dac_clk_out  | redpitaya_adc_dac_clk_0/inst/dac_clk_out         |             8.0 |
+--------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| vco_only_wrapper                                           |     1.614 |
|   ad9767_0                                                 |     0.005 |
|     inst                                                   |     0.005 |
|   adc1_offset                                              |    <0.001 |
|     U0                                                     |    <0.001 |
|       add_constHandComm                                    |    <0.001 |
|       add_constLogic                                       |    <0.001 |
|       wb_add_const_inst                                    |    <0.001 |
|   axi_interconnect_0                                       |     0.040 |
|     m00_couplers                                           |     0.005 |
|       auto_pc                                              |     0.005 |
|         inst                                               |     0.005 |
|           gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|             RD.ar_channel_0                                |    <0.001 |
|               ar_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             RD.r_channel_0                                 |    <0.001 |
|               rd_data_fifo_0                               |    <0.001 |
|               transaction_fifo_0                           |    <0.001 |
|             SI_REG                                         |     0.002 |
|               ar_pipe                                      |    <0.001 |
|               aw_pipe                                      |    <0.001 |
|               b_pipe                                       |    <0.001 |
|               r_pipe                                       |    <0.001 |
|             WR.aw_channel_0                                |    <0.001 |
|               aw_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             WR.b_channel_0                                 |    <0.001 |
|               bid_fifo_0                                   |    <0.001 |
|               bresp_fifo_0                                 |    <0.001 |
|     m01_couplers                                           |     0.004 |
|       auto_pc                                              |     0.004 |
|         inst                                               |     0.004 |
|           gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|             RD.ar_channel_0                                |    <0.001 |
|               ar_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             RD.r_channel_0                                 |    <0.001 |
|               rd_data_fifo_0                               |    <0.001 |
|               transaction_fifo_0                           |    <0.001 |
|             SI_REG                                         |     0.002 |
|               ar_pipe                                      |    <0.001 |
|               aw_pipe                                      |    <0.001 |
|               b_pipe                                       |    <0.001 |
|               r_pipe                                       |    <0.001 |
|             WR.aw_channel_0                                |    <0.001 |
|               aw_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             WR.b_channel_0                                 |    <0.001 |
|               bid_fifo_0                                   |    <0.001 |
|               bresp_fifo_0                                 |    <0.001 |
|     m02_couplers                                           |     0.004 |
|       auto_pc                                              |     0.004 |
|         inst                                               |     0.004 |
|           gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|             RD.ar_channel_0                                |    <0.001 |
|               ar_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             RD.r_channel_0                                 |    <0.001 |
|               rd_data_fifo_0                               |    <0.001 |
|               transaction_fifo_0                           |    <0.001 |
|             SI_REG                                         |     0.002 |
|               ar_pipe                                      |    <0.001 |
|               aw_pipe                                      |    <0.001 |
|               b_pipe                                       |    <0.001 |
|               r_pipe                                       |    <0.001 |
|             WR.aw_channel_0                                |    <0.001 |
|               aw_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             WR.b_channel_0                                 |    <0.001 |
|               bid_fifo_0                                   |    <0.001 |
|               bresp_fifo_0                                 |    <0.001 |
|     m08_couplers                                           |     0.004 |
|       auto_pc                                              |     0.004 |
|         inst                                               |     0.004 |
|           gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|             RD.ar_channel_0                                |    <0.001 |
|               ar_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             RD.r_channel_0                                 |    <0.001 |
|               rd_data_fifo_0                               |    <0.001 |
|               transaction_fifo_0                           |    <0.001 |
|             SI_REG                                         |     0.002 |
|               ar_pipe                                      |    <0.001 |
|               aw_pipe                                      |    <0.001 |
|               b_pipe                                       |    <0.001 |
|               r_pipe                                       |    <0.001 |
|             WR.aw_channel_0                                |    <0.001 |
|               aw_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             WR.b_channel_0                                 |    <0.001 |
|               bid_fifo_0                                   |    <0.001 |
|               bresp_fifo_0                                 |    <0.001 |
|     m09_couplers                                           |     0.004 |
|       auto_pc                                              |     0.004 |
|         inst                                               |     0.004 |
|           gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|             RD.ar_channel_0                                |    <0.001 |
|               ar_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             RD.r_channel_0                                 |    <0.001 |
|               rd_data_fifo_0                               |    <0.001 |
|               transaction_fifo_0                           |    <0.001 |
|             SI_REG                                         |     0.002 |
|               ar_pipe                                      |    <0.001 |
|               aw_pipe                                      |    <0.001 |
|               b_pipe                                       |    <0.001 |
|               r_pipe                                       |    <0.001 |
|             WR.aw_channel_0                                |    <0.001 |
|               aw_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             WR.b_channel_0                                 |    <0.001 |
|               bid_fifo_0                                   |    <0.001 |
|               bresp_fifo_0                                 |    <0.001 |
|     m10_couplers                                           |     0.004 |
|       auto_pc                                              |     0.004 |
|         inst                                               |     0.004 |
|           gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|             RD.ar_channel_0                                |    <0.001 |
|               ar_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             RD.r_channel_0                                 |    <0.001 |
|               rd_data_fifo_0                               |    <0.001 |
|               transaction_fifo_0                           |    <0.001 |
|             SI_REG                                         |     0.002 |
|               ar_pipe                                      |    <0.001 |
|               aw_pipe                                      |    <0.001 |
|               b_pipe                                       |    <0.001 |
|               r_pipe                                       |    <0.001 |
|             WR.aw_channel_0                                |    <0.001 |
|               aw_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             WR.b_channel_0                                 |    <0.001 |
|               bid_fifo_0                                   |    <0.001 |
|               bresp_fifo_0                                 |    <0.001 |
|     m11_couplers                                           |     0.004 |
|       auto_pc                                              |     0.004 |
|         inst                                               |     0.004 |
|           gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|             RD.ar_channel_0                                |    <0.001 |
|               ar_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             RD.r_channel_0                                 |    <0.001 |
|               rd_data_fifo_0                               |    <0.001 |
|               transaction_fifo_0                           |    <0.001 |
|             SI_REG                                         |     0.002 |
|               ar_pipe                                      |    <0.001 |
|               aw_pipe                                      |    <0.001 |
|               b_pipe                                       |    <0.001 |
|               r_pipe                                       |    <0.001 |
|             WR.aw_channel_0                                |    <0.001 |
|               aw_cmd_fsm_0                                 |    <0.001 |
|               cmd_translator_0                             |    <0.001 |
|                 incr_cmd_0                                 |    <0.001 |
|                 wrap_cmd_0                                 |    <0.001 |
|             WR.b_channel_0                                 |    <0.001 |
|               bid_fifo_0                                   |    <0.001 |
|               bresp_fifo_0                                 |    <0.001 |
|     s00_couplers                                           |     0.000 |
|       auto_pc                                              |     0.000 |
|         inst                                               |     0.000 |
|     xbar                                                   |     0.011 |
|       inst                                                 |     0.011 |
|         gen_samd.crossbar_samd                             |     0.011 |
|           addr_arbiter_ar                                  |    <0.001 |
|           addr_arbiter_aw                                  |    <0.001 |
|           gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|           gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[10].reg_slice_mi                |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[11].reg_slice_mi                |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[12].reg_slice_mi                |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[3].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[4].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[5].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[6].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[7].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[8].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_master_slots[9].reg_slice_mi                 |    <0.001 |
|             b_pipe                                         |    <0.001 |
|             r_pipe                                         |    <0.001 |
|           gen_slave_slots[0].gen_si_read.si_transactor_ar  |     0.002 |
|             gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|             gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|           gen_slave_slots[0].gen_si_write.si_transactor_aw |     0.003 |
|             gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|             gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|           gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|           gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|             wrouter_aw_fifo                                |    <0.001 |
|               gen_srls[0].gen_rep[0].srl_nx1               |    <0.001 |
|               gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|               gen_srls[0].gen_rep[2].srl_nx1               |    <0.001 |
|               gen_srls[0].gen_rep[3].srl_nx1               |    <0.001 |
|               gen_srls[0].gen_rep[4].srl_nx1               |    <0.001 |
|           splitter_aw_mi                                   |    <0.001 |
|   dac1_offset                                              |    <0.001 |
|     U0                                                     |    <0.001 |
|       add_constHandComm                                    |    <0.001 |
|       add_constLogic                                       |    <0.001 |
|       wb_add_const_inst                                    |    <0.001 |
|   dds_ampl                                                 |    <0.001 |
|     U0                                                     |    <0.001 |
|       add_constHandComm                                    |    <0.001 |
|       add_constLogic                                       |    <0.001 |
|       wb_add_const_inst                                    |    <0.001 |
|   dds_f0                                                   |     0.002 |
|     U0                                                     |     0.002 |
|       add_constHandComm                                    |    <0.001 |
|       add_constLogic                                       |    <0.001 |
|       wb_add_const_inst                                    |    <0.001 |
|   dds_nco                                                  |     0.004 |
|     U0                                                     |     0.004 |
|       handle_comm                                          |    <0.001 |
|       nco_inst1                                            |     0.003 |
|         rom_10.rom_inst                                    |     0.002 |
|       wb_nco_inst                                          |    <0.001 |
|   dds_offset                                               |    <0.001 |
|     U0                                                     |    <0.001 |
|       add_constHandComm                                    |    <0.001 |
|       add_constLogic                                       |    <0.001 |
|       wb_add_const_inst                                    |    <0.001 |
|   dds_range                                                |    <0.001 |
|     U0                                                     |    <0.001 |
|       add_constHandComm                                    |    <0.001 |
|       add_constLogic                                       |    <0.001 |
|       wb_add_const_inst                                    |    <0.001 |
|   dupplReal_1_to_2_0                                       |     0.000 |
|   expanderReal_0                                           |     0.000 |
|   ltc2145_0                                                |    <0.001 |
|     U0                                                     |    <0.001 |
|       ltc2145_capture_inst                                 |    <0.001 |
|   proc_sys_reset_0                                         |    <0.001 |
|     U0                                                     |    <0.001 |
|       EXT_LPF                                              |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|       SEQ                                                  |    <0.001 |
|         SEQ_COUNTER                                        |    <0.001 |
|   processing_system7_0                                     |     1.279 |
|     inst                                                   |     1.279 |
|   redpitaya_adc_dac_clk_0                                  |     0.104 |
|     inst                                                   |     0.104 |
|   twoInMult_dds_ampl                                       |    <0.001 |
|     U0                                                     |    <0.001 |
|   twoInMult_dds_range                                      |     0.001 |
|     U0                                                     |     0.001 |
|   xlconstant_0                                             |     0.000 |
|   xlslice_0                                                |     0.000 |
+------------------------------------------------------------+-----------+


