INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:23:35 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : new_covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 Buffer_41/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_8/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 2.429ns (28.780%)  route 6.011ns (71.220%))
  Logic Levels:           22  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6356, unset)         0.672     0.672    Buffer_41/oehb1/clk
                         FDCE                                         r  Buffer_41/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_41/oehb1/validArray_reg[0]/Q
                         net (fo=9, unplaced)         0.699     1.580    Buffer_6/oehb1/phiC_23_pValidArray_0
                         LUT6 (Prop_lut6_I0_O)        0.153     1.733 r  Buffer_6/oehb1/full_reg_i_2__50/O
                         net (fo=10, unplaced)        0.383     2.116    phiC_23/oehb1/full_reg_reg_3
                         LUT4 (Prop_lut4_I1_O)        0.053     2.169 f  phiC_23/oehb1/full_reg_i_3__24/O
                         net (fo=27, unplaced)        0.407     2.576    phiC_24/oehb1/reg_value_reg_18
                         LUT6 (Prop_lut6_I2_O)        0.053     2.629 f  phiC_24/oehb1/reg_value_i_2__51/O
                         net (fo=6, unplaced)         0.372     3.001    phiC_24/oehb1/full_reg_reg_3
                         LUT2 (Prop_lut2_I0_O)        0.053     3.054 f  phiC_24/oehb1/dataOutArray[0]_carry_i_11/O
                         net (fo=75, unplaced)        0.432     3.486    phiC_24/oehb1/dataOutArray[0]_carry_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.539 r  phiC_24/oehb1/dataOutArray[0]_carry_i_9/O
                         net (fo=1, unplaced)         0.461     4.000    add_46/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     4.350 r  add_46/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.358    add_46/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.418 r  add_46/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.418    add_46/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.478 r  add_46/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.478    add_46/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.538 r  add_46/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.538    add_46/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.598 r  add_46/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.598    add_46/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.658 r  add_46/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.658    add_46/dataOutArray[0]_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.718 r  add_46/dataOutArray[0]_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.718    add_46/dataOutArray[0]_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     4.938 f  add_46/dataOutArray[0]_carry__6/O[1]
                         net (fo=3, unplaced)         0.258     5.196    add_46/validArray_reg[0][29]
                         LUT2 (Prop_lut2_I1_O)        0.155     5.351 r  add_46/dataOutArray[0]0_carry__2_i_1/O
                         net (fo=1, unplaced)         0.000     5.351    icmp_47/data_reg_reg[0][1]
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.299     5.650 f  icmp_47/dataOutArray[0]0_carry__2/CO[1]
                         net (fo=36, unplaced)        0.314     5.964    Buffer_31/fifo/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     6.117 f  Buffer_31/fifo/i__i_3__6/O
                         net (fo=2, unplaced)         0.351     6.468    Buffer_31/fifo/i__i_3__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.521 r  Buffer_31/fifo/i__i_1__15/O
                         net (fo=7, unplaced)         0.375     6.896    store_1/join_write/allPValidAndGate/shl_49_pValidArray_0
                         LUT6 (Prop_lut6_I4_O)        0.053     6.949 r  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=74, unplaced)        0.432     7.381    shl_49/join_write_temp/allPValidAndGate/Tail[1]_i_2__1
                         LUT6 (Prop_lut6_I5_O)        0.053     7.434 r  shl_49/join_write_temp/allPValidAndGate/i_/O
                         net (fo=2, unplaced)         0.351     7.785    Buffer_9/oehb1/store_1_readyArray_1
                         LUT4 (Prop_lut4_I3_O)        0.053     7.838 r  Buffer_9/oehb1/Tail[1]_i_2__1/O
                         net (fo=12, unplaced)        0.388     8.226    fork_17/generateBlocks[0].regblock/data_reg_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.053     8.279 r  fork_17/generateBlocks[0].regblock/full_reg_i_2__20/O
                         net (fo=4, unplaced)         0.364     8.643    fork_17/generateBlocks[0].regblock/oehb1_ready
                         LUT3 (Prop_lut3_I0_O)        0.053     8.696 r  fork_17/generateBlocks[0].regblock/data_reg[31]_i_1__15/O
                         net (fo=32, unplaced)        0.416     9.112    Buffer_8/oehb1/data_reg_reg[0]_0[0]
                         FDCE                                         r  Buffer_8/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=6356, unset)         0.638     4.638    Buffer_8/oehb1/clk
                         FDCE                                         r  Buffer_8/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_8/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                 -4.808    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.172 ; gain = 162.887 ; free physical = 37789 ; free virtual = 228301
