@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":54:5:54:13|Removing wire EN_STATUS, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":64:12:64:30|Removing wire DEBUG_READ_MUX_IN_L, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":65:12:65:30|Removing wire DEBUG_READ_MUX_IN_H, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":66:12:66:29|Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":72:11:72:21|Object DEBUG_MDL_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":73:11:73:21|Object DEBUG_MDH_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":74:11:74:21|Object DEBUG_OPX_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":76:11:76:23|Object DEBUG_DATAX_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":14:19:14:32|Object DEBUG_DOUT_LDX is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":42:12:42:17|Removing wire ARGA_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":87:12:87:21|Removing wire ALU_ARGB_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":99:12:99:24|Removing wire DEBUG_CC_DATA, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":101:12:101:24|Removing wire DEBUG_DIN_DIN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":106:12:106:26|Removing wire DEBUG_PC_A_NEXT, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":109:12:109:26|Removing wire DEBUG_REGB_DATA, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":124:13:124:19|Removing wire LDS_RDX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":129:13:129:19|Removing wire LDS_WRX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":135:13:135:19|Removing wire JMP_RDX, as there is no assignment to it.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":54:4:54:8|Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
@W: CS263 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":107:11:107:27|Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":101:12:101:24|*Input DEBUG_DIN_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":109:12:109:26|*Input DEBUG_REGB_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":99:12:99:24|*Input DEBUG_CC_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":106:12:106:26|*Input DEBUG_PC_A_NEXT[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":42:12:42:17|*Input ARGA_X[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":42:12:42:17|*Input ARGA_X[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":38:14:38:24|Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":58:8:58:12|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":55:1:55:4|Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":10:19:10:28|Input port bit 3 of DEBUG_ARGX[3:0] is unused

