Compiling (synthesis checkpoint) kernel/IP: ulp_inst_0_pipereg_pcie0_0
Log file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_pipereg_pcie0_0_synth_1/runme.log
