// Seed: 2903757230
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2 + id_5 && id_1 && id_5 && 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output wand id_2,
    output wor id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7,
    input wor id_8,
    output tri0 id_9,
    output wor id_10,
    input uwire id_11,
    output uwire id_12,
    input wire id_13,
    input uwire id_14,
    output tri0 id_15,
    input tri1 id_16,
    input uwire id_17,
    input tri id_18,
    input tri0 id_19,
    input wand id_20
);
  wire id_22;
  assign id_0 = (id_11);
  wire id_23;
  wire id_24 = 1;
  assign id_1 = id_5;
  wire id_25;
  wire id_26, id_27;
  initial begin
    `define pp_28 0
  end
  module_0(
      id_26, id_27, id_26, id_23, id_27
  );
endmodule
