{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733310933162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733310933162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 19:15:33 2024 " "Processing started: Wed Dec  4 19:15:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733310933162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310933162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_VGA_Game_Snake -c Top_VGA_Game_Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310933162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733310933427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733310933427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver " "Found entity 1: VGA_Driver" {  } { { "../rtl/VGA_Driver.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/VGA_Driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/top_vga_game_snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/top_vga_game_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_VGA_Game_Snake " "Found entity 1: Top_VGA_Game_Snake" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Ctrl " "Found entity 1: Key_Ctrl" {  } { { "../rtl/Key_Ctrl.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Key_Ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/game_start.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/game_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Start " "Found entity 1: Game_Start" {  } { { "../rtl/Game_Start.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Start.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/game_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/game_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Speed " "Found entity 1: Game_Speed" {  } { { "../rtl/Game_Speed.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Speed.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/game_play.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/game_play.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Play " "Found entity 1: Game_Play" {  } { { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xu yidan/desktop/fpga/snake/rtl/game_end.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xu yidan/desktop/fpga/snake/rtl/game_end.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_End " "Found entity 1: Game_End" {  } { { "../rtl/Game_End.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_End.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "pll_clk.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pll_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file pic_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_rom " "Found entity 1: pic_rom" {  } { { "pic_rom.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pic_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_clk_25 Top_VGA_Game_Snake.v(34) " "Verilog HDL Implicit Net warning at Top_VGA_Game_Snake.v(34): created implicit net for \"vga_clk_25\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_sync Top_VGA_Game_Snake.v(36) " "Verilog HDL Implicit Net warning at Top_VGA_Game_Snake.v(36): created implicit net for \"vga_sync\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_VGA_Game_Snake " "Elaborating entity \"Top_VGA_Game_Snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733310943576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_clk_25 Top_VGA_Game_Snake.v(34) " "Verilog HDL or VHDL warning at Top_VGA_Game_Snake.v(34): object \"vga_clk_25\" assigned a value but never read" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733310943577 "|Top_VGA_Game_Snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_sync Top_VGA_Game_Snake.v(36) " "Verilog HDL or VHDL warning at Top_VGA_Game_Snake.v(36): object \"vga_sync\" assigned a value but never read" {  } { { "../rtl/Top_VGA_Game_Snake.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733310943577 "|Top_VGA_Game_Snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_pll_clk" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "pll_clk.v" "altpll_component" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pll_clk.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "pll_clk.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pll_clk.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943606 ""}  } { { "pll_clk.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pll_clk.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733310943606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/pll_clk_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver VGA_Driver:u_VGA_Driver " "Elaborating entity \"VGA_Driver\" for hierarchy \"VGA_Driver:u_VGA_Driver\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_VGA_Driver" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943643 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_Driver.v(66) " "Verilog HDL Case Statement information at VGA_Driver.v(66): all case item expressions in this case statement are onehot" {  } { { "../rtl/VGA_Driver.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/VGA_Driver.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733310943644 "|Top_VGA_Game_Snake|VGA_Driver:u_VGA_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_Ctrl Key_Ctrl:u_Key_Ctrl " "Elaborating entity \"Key_Ctrl\" for hierarchy \"Key_Ctrl:u_Key_Ctrl\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Key_Ctrl" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Start Game_Start:u_Game_Start " "Elaborating entity \"Game_Start\" for hierarchy \"Game_Start:u_Game_Start\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Game_Start" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_rom Game_Start:u_Game_Start\|pic_rom:u_pic_rom " "Elaborating entity \"pic_rom\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\"" {  } { { "../rtl/Game_Start.v" "u_pic_rom" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Start.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\"" {  } { { "pic_rom.v" "altsyncram_component" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pic_rom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\"" {  } { { "pic_rom.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pic_rom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../doc/CrazyBird.hex " "Parameter \"init_file\" = \"../doc/CrazyBird.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310943678 ""}  } { { "pic_rom.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/pic_rom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733310943678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hsa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsa1 " "Found entity 1: altsyncram_hsa1" {  } { { "db/altsyncram_hsa1.tdf" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/altsyncram_hsa1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsa1 Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated " "Elaborating entity \"altsyncram_hsa1\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/xuyidan/downloads/intelfpga_lite_23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\|decode_jsa:rden_decode " "Elaborating entity \"decode_jsa\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\|decode_jsa:rden_decode\"" {  } { { "db/altsyncram_hsa1.tdf" "rden_decode" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/altsyncram_hsa1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310943780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310943780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"Game_Start:u_Game_Start\|pic_rom:u_pic_rom\|altsyncram:altsyncram_component\|altsyncram_hsa1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_hsa1.tdf" "mux2" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/altsyncram_hsa1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Speed Game_Speed:u_Game_Speed " "Elaborating entity \"Game_Speed\" for hierarchy \"Game_Speed:u_Game_Speed\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Game_Speed" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Play Game_Play:u_Game_Play " "Elaborating entity \"Game_Play\" for hierarchy \"Game_Play:u_Game_Play\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Game_Play" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943820 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Game_Play.v(140) " "Verilog HDL Case Statement information at Game_Play.v(140): all case item expressions in this case statement are onehot" {  } { { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733310943832 "|Top_VGA_Game_Snake|Game_Play:u_Game_Play"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Game_Play.v(267) " "Verilog HDL Case Statement information at Game_Play.v(267): all case item expressions in this case statement are onehot" {  } { { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 267 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733310943832 "|Top_VGA_Game_Snake|Game_Play:u_Game_Play"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_End Game_End:u_Game_End " "Elaborating entity \"Game_End\" for hierarchy \"Game_End:u_Game_End\"" {  } { { "../rtl/Top_VGA_Game_Snake.v" "u_Game_End" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310943834 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[23\] " "Net \"data_start_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[22\] " "Net \"data_start_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[21\] " "Net \"data_start_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[20\] " "Net \"data_start_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[19\] " "Net \"data_start_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[18\] " "Net \"data_start_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[17\] " "Net \"data_start_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[16\] " "Net \"data_start_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[23\] " "Net \"data_speed_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[22\] " "Net \"data_speed_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[21\] " "Net \"data_speed_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[20\] " "Net \"data_speed_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[19\] " "Net \"data_speed_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[18\] " "Net \"data_speed_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[17\] " "Net \"data_speed_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[23\] " "Net \"data_play_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[22\] " "Net \"data_play_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[21\] " "Net \"data_play_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[20\] " "Net \"data_play_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[19\] " "Net \"data_play_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[18\] " "Net \"data_play_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[17\] " "Net \"data_play_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[16\] " "Net \"data_play_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[23\] " "Net \"data_end_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[22\] " "Net \"data_end_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[21\] " "Net \"data_end_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[20\] " "Net \"data_end_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[19\] " "Net \"data_end_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[18\] " "Net \"data_end_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[17\] " "Net \"data_end_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[16\] " "Net \"data_end_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944240 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733310944240 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[23\] " "Net \"data_start_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[22\] " "Net \"data_start_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[21\] " "Net \"data_start_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[20\] " "Net \"data_start_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[19\] " "Net \"data_start_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[18\] " "Net \"data_start_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[17\] " "Net \"data_start_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_start_w\[16\] " "Net \"data_start_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_start_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[23\] " "Net \"data_speed_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[22\] " "Net \"data_speed_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[21\] " "Net \"data_speed_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[20\] " "Net \"data_speed_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[19\] " "Net \"data_speed_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[18\] " "Net \"data_speed_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_speed_w\[17\] " "Net \"data_speed_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_speed_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[23\] " "Net \"data_play_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[22\] " "Net \"data_play_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[21\] " "Net \"data_play_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[20\] " "Net \"data_play_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[19\] " "Net \"data_play_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[18\] " "Net \"data_play_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[17\] " "Net \"data_play_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_play_w\[16\] " "Net \"data_play_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_play_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[23\] " "Net \"data_end_w\[23\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[23\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[22\] " "Net \"data_end_w\[22\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[22\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[21\] " "Net \"data_end_w\[21\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[21\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[20\] " "Net \"data_end_w\[20\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[20\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[19\] " "Net \"data_end_w\[19\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[19\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[18\] " "Net \"data_end_w\[18\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[18\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[17\] " "Net \"data_end_w\[17\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[17\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_end_w\[16\] " "Net \"data_end_w\[16\]\" is missing source, defaulting to GND" {  } { { "../rtl/Top_VGA_Game_Snake.v" "data_end_w\[16\]" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Top_VGA_Game_Snake.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733310944241 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733310944241 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Game_End:u_Game_End\|WideOr34_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Game_End:u_Game_End\|WideOr34_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733310950158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 47 " "Parameter WIDTH_A set to 47" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733310950158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733310950158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733310950158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733310950158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733310950158 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Top_VGA_Game_Snake.Top_VGA_Game_Snake0.rtl.mif " "Parameter INIT_FILE set to Top_VGA_Game_Snake.Top_VGA_Game_Snake0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733310950158 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733310950158 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733310950158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game_End:u_Game_End\|altsyncram:WideOr34_rtl_0 " "Elaborated megafunction instantiation \"Game_End:u_Game_End\|altsyncram:WideOr34_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310950178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game_End:u_Game_End\|altsyncram:WideOr34_rtl_0 " "Instantiated megafunction \"Game_End:u_Game_End\|altsyncram:WideOr34_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310950179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 47 " "Parameter \"WIDTH_A\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310950179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310950179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310950179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310950179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310950179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Top_VGA_Game_Snake.Top_VGA_Game_Snake0.rtl.mif " "Parameter \"INIT_FILE\" = \"Top_VGA_Game_Snake.Top_VGA_Game_Snake0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733310950179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733310950179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9q11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9q11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9q11 " "Found entity 1: altsyncram_9q11" {  } { { "db/altsyncram_9q11.tdf" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/prj/db/altsyncram_9q11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733310950215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310950215 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733310950592 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/Game_Speed.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Speed.v" 155 -1 0 } } { "../rtl/Game_End.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_End.v" 276 -1 0 } } { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 127 -1 0 } } { "../rtl/Game_Play.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Game_Play.v" 336 -1 0 } } { "../rtl/Key_Ctrl.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Key_Ctrl.v" 58 -1 0 } } { "../rtl/Key_Ctrl.v" "" { Text "C:/Users/XU YIDAN/Desktop/fpga/snake/rtl/Key_Ctrl.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733310950628 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733310950628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733310952499 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733310958010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733310958480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733310958480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3681 " "Implemented 3681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733310958851 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733310958851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3576 " "Implemented 3576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733310958851 ""} { "Info" "ICUT_CUT_TM_RAMS" "79 " "Implemented 79 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733310958851 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1733310958851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733310958851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733310958883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 19:15:58 2024 " "Processing ended: Wed Dec  4 19:15:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733310958883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733310958883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733310958883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733310958883 ""}
