# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do rca_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/EXP/LAB2 {C:/intelFPGA_lite/17.0/EXP/LAB2/rca.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:42 on Sep 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/EXP/LAB2" C:/intelFPGA_lite/17.0/EXP/LAB2/rca.v 
# -- Compiling module rca
# -- Compiling module uf
# 
# Top level modules:
# 	rca
# End time: 19:55:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/EXP/LAB2 {C:/intelFPGA_lite/17.0/EXP/LAB2/rca_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:42 on Sep 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/EXP/LAB2" C:/intelFPGA_lite/17.0/EXP/LAB2/rca_tb.v 
# -- Compiling module rca_tb
# 
# Top level modules:
# 	rca_tb
# End time: 19:55:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  rca_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" rca_tb 
# Start time: 19:55:43 on Sep 09,2022
# Loading work.rca_tb
# Loading work.rca
# Loading work.uf
# ** Warning: (vsim-3015) C:/intelFPGA_lite/17.0/EXP/LAB2/rca_tb.v(21): [PCDPC] - Port size (4) does not match connection size (1) for port 'Cout'. The port definition is at: C:/intelFPGA_lite/17.0/EXP/LAB2/rca.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /rca_tb/test_rca File: C:/intelFPGA_lite/17.0/EXP/LAB2/rca.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# ** Note: $stop    : C:/intelFPGA_lite/17.0/EXP/LAB2/rca_tb.v(39)
#    Time: 60 ns  Iteration: 1  Instance: /rca_tb
# Break in Module rca_tb at C:/intelFPGA_lite/17.0/EXP/LAB2/rca_tb.v line 39
# End time: 20:29:40 on Sep 09,2022, Elapsed time: 0:33:57
# Errors: 0, Warnings: 1
