<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_AA743892-DD82-4E0B-AFC6-BF4ADB698592"><title>VCCA_XTAL_PLL_0P85</title><body><section id="SECTION_3DDEB636-1344-4FA7-AD33-522D59B3FF0F" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_AA743892-DD82-4E0B-AFC6-BF4ADB698592_3DDEB636-1344-4FA7-AD33-522D59B3FF0F_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_AA743892-DD82-4E0B-AFC6-BF4ADB698592_3DDEB636-1344-4FA7-AD33-522D59B3FF0F_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>All 4 pins should be shorted together at Layer 1 and 2, and share common power rail, called VCCA_XTAL_PLL_0P85.</p></entry><entry><p>VCCA_XTAL_PLL_0P85_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Recommended minimum VCCA_XTAL_PLL_0P85 power plane width of 1.65 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_0P85 power plane to further minimize coupling noise from adjacent power rail/ signals.</p></entry><entry><p>VCCA_XTAL_PLL_0P85_2</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCA_XTAL_PLL_0P85 can be merged with VCCPRIM_CORE_0P85 after LC filter.</p></entry><entry><p>VCCA_XTAL_PLL_0P85_3</p></entry></row></tbody></tgroup></table><fig id="FIG_vcca_xtal_pll_0p85_1_1"><title>VCCA_XTAL_PLL_0P85_1</title><image href="FIG_vcca_xtal_pll_0p85_1_1.PNG" scalefit="yes" id="IMG_vcca_xtal_pll_0p85_1_1_PNG" /></fig><fig id="FIG_vcca_xtal_pll_0p85_2_1"><title>VCCA_XTAL_PLL_0P85_2</title><image href="FIG_vcca_xtal_pll_0p85_2_1.PNG" scalefit="yes" id="IMG_vcca_xtal_pll_0p85_2_1_PNG" /></fig><fig id="FIG_vcca_xtal_pll_0p85_3_1"><title>VCCA_XTAL_PLL_0P85_3</title><image href="FIG_vcca_xtal_pll_0p85_3_1.PNG" scalefit="yes" id="IMG_vcca_xtal_pll_0p85_3_1_PNG" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_AA743892-DD82-4E0B-AFC6-BF4ADB698592_3DDEB636-1344-4FA7-AD33-522D59B3FF0F_Settings_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>0603</p></entry><entry><p>47 uF</p></entry><entry><p>1</p></entry><entry><p>Place Capacitor_1 &lt;9 mm from package edge, with immediate GND reference.</p></entry><entry><p>VCCA_XTAL_PLL_0P85_3</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0603 / 0805</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>If inductor is not stuffed, place a 120mΩ resistor.</p><p /><p>If inductor stuffed, the following requirements must be met:  </p><p>- Rated at least 310 mA.</p><p>- Minimum inductance = 2.2 uH.</p><p>-RDC = 120 mΩ</p></entry><entry><p>VCCA_XTAL_PLL_0P85_3</p></entry></row></tbody></tgroup></table></section></body></topic>