Verilog DSD Assignment by me