# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ov7670.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ov7670.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../ov7670.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl" --include "../../../../ov7670.srcs/sources_1/bd/design_1/ipshared/c923" --include "/tools/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../ov7670.srcs/sources_1/bd/design_1/ipshared/65d8/SCCB_inteface.v" \
"../../../../ov7670.srcs/sources_1/bd/design_1/ipshared/65d8/ov7670.v" \
"../../../../ov7670.srcs/sources_1/bd/design_1/ipshared/65d8/ov7670_config.v" \
"../../../../ov7670.srcs/sources_1/bd/design_1/ipshared/65d8/ov7670_rom.v" \
"../../../../ov7670.srcs/sim_1/new/ov7670_controller.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
