INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb1_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb1'
