<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="main_process" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="i_a11" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a11" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="i_a12" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a12" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="i_a13" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a13" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="i_a21" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a21" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="i_a22" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a22" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="i_a23" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a23" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="i_a31" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a31" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="i_a32" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a32" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="i_a33" src_type="ap_fixed&lt;16, 2, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_a33" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="i_p1" src_type="ap_fixed&lt;19, 10, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_p1" hw_bitwidth="19" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="i_p2" src_type="ap_fixed&lt;19, 10, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_p2" hw_bitwidth="19" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="i_p3" src_type="ap_fixed&lt;19, 10, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="i_p3" hw_bitwidth="19" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="12" access_type="r" src_name="y_scale" src_type="ap_ufixed&lt;12, 3, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="y_scale" hw_bitwidth="12" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="13" access_type="r" src_name="z_scale" src_type="ap_ufixed&lt;12, 3, AP_TRN, AP_WRAP, 0&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="z_scale" hw_bitwidth="12" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="14" access_type="r" src_name="data_stream" src_type="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="data_stream" hw_bitwidth="64" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="15" access_type="w" src_name="output_stream" src_type="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="output_stream" hw_bitwidth="24" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
