---
layout: default
title: 1.2 FinFETæ§‹é€ ï¼šç«‹ä½“ã‚²ãƒ¼ãƒˆã«ã‚ˆã‚‹åˆ¶å¾¡å¼·åŒ–
---

---

# ğŸ§¬ 1.2 FinFETæ§‹é€ ï¼šç«‹ä½“ã‚²ãƒ¼ãƒˆã«ã‚ˆã‚‹åˆ¶å¾¡å¼·åŒ–  
## 1.2 FinFET Structure: Enhanced Electrostatic Control via 3D Gate

---

## ğŸ“˜ æ¦‚è¦ / Overview

**FinFETï¼ˆFin Field-Effect Transistorï¼‰**ã¯ã€ãƒ—ãƒ¬ãƒ¼ãƒŠå‹MOSFETãŒæŠ±ãˆã‚‹ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°é™ç•Œâ€”ç‰¹ã«**çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœï¼ˆSCEï¼‰**ã‚„**DIBLï¼ˆDrain-Induced Barrier Loweringï¼‰**â€”ã‚’å…‹æœã™ã‚‹ãŸã‚ã«é–‹ç™ºã•ã‚ŒãŸé©æ–°çš„æ§‹é€ ã§ã™ã€‚  
ã‚²ãƒ¼ãƒˆé›»æ¥µãŒãƒãƒ£ãƒãƒ«ã‚’**3é¢ã‹ã‚‰åŒ…å›²ã™ã‚‹ç«‹ä½“æ§‹é€ ï¼ˆTri-Gateï¼‰**ã«ã‚ˆã‚Šã€å¾“æ¥ã‚’è¶…ãˆã‚‹åˆ¶å¾¡æ€§ã¨æ€§èƒ½ã‚’å®Ÿç¾ã—ã¾ã™ã€‚

FinFET is a 3D transistor structure designed to overcome the scaling limitations of planar MOSFETs. By wrapping the gate around the channel on **three sides**, FinFETs achieve superior electrostatic control, reducing leakage and enhancing performance.

---

## ğŸ”¹ 1.2.1 FinFETã®æ§‹é€ åŸç†  
### Structural Principle of FinFET

- **Finæ§‹é€ ï¼ˆFin Structureï¼‰**  
  - ãƒãƒ£ãƒãƒ«ã¯ã‚·ãƒªã‚³ãƒ³åŸºæ¿ã‹ã‚‰ç«‹ã¡ä¸ŠãŒã‚‹**ãƒ’ãƒ¬çŠ¶æ§‹é€ ï¼ˆFinï¼‰**ä¸Šã«å½¢æˆã•ã‚Œã‚‹  
  - Finã®**å¹…ï¼ˆW<sub>fin</sub>ï¼‰Ã—é«˜ã•ï¼ˆH<sub>fin</sub>ï¼‰**ãŒãƒãƒ£ãƒãƒ«æ–­é¢ç©ã‚’æ±ºå®š

- **ã‚²ãƒ¼ãƒˆæ§‹é€ ï¼ˆGate Structureï¼‰**  
  - ã‚²ãƒ¼ãƒˆé›»æ¥µã¯Finã®**ä¸Šé¢ï¼‹å´é¢ï¼ˆå·¦å³ï¼‰**ã‚’åŒ…å›²ã—ã€**ä¸‰é¢åˆ¶å¾¡ï¼ˆTri-Gateï¼‰**ã‚’å®Ÿç¾  
  - åŒ…å›²ç‡ãŒé«˜ã„ãŸã‚ã€**ã—ãã„å€¤é›»åœ§ã®åˆ¶å¾¡æ€§ãŒå‘ä¸Š**ã—ã€DIBLã‚„SCEã‚’æŠ‘åˆ¶

- **åˆ¶å¾¡åŠ¹æœ / Control Benefits**  
  - SS â‰’ 70 mV/decã€ãƒªãƒ¼ã‚¯é›»æµã®å¤§å¹…ä½æ¸›  
  - è¤‡æ•°Finã®ä¸¦åˆ—è¨­è¨ˆã«ã‚ˆã‚Šã€**é›»æµã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ãŒæ®µéšçš„ã«å¯èƒ½**

---

## ğŸ”¸ 1.2.2 ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã¨ã®æ§‹é€ æ¯”è¼ƒ  
### Comparison with Planar MOSFET

| **ç‰¹æ€§é …ç›® / Feature**       | **ãƒ—ãƒ¬ãƒ¼ãƒŠMOSFET / Planar** | **FinFET** |
|------------------------------|-------------------------------|------------|
| ãƒãƒ£ãƒãƒ«é…ç½® / Channel Location | åŸºæ¿é¢ä¸Š / On substrate surface | Finæ§‹é€ ï¼ˆç«‹ä½“ï¼‰ / Vertical fin |
| ã‚²ãƒ¼ãƒˆåŒ…å›²é¢ / Gate Coverage   | ä¸Šé¢ã®ã¿ / Top only            | ä¸‰é¢ï¼ˆTop + Sidesï¼‰ |
| SCEåˆ¶å¾¡æ€§ / SCE Control        | å¼±ã„ / Limited                 | å¼·åŠ› / Excellent |
| ãƒãƒ£ãƒãƒ«å¹…è¨­è¨ˆ / Channel Width Design | é€£ç¶šé‡ / Continuous          | é›¢æ•£å€¤ï¼ˆ1Fin, 2Finâ€¦ï¼‰ / Discrete (by Fin count) |

---

## ğŸ— 1.2.3 ãƒ—ãƒ­ã‚»ã‚¹æ¦‚è¦  
### Process Overview of FinFET Fabrication

1. **STIï¼ˆShallow Trench Isolationï¼‰**  
   Finã®åœŸå°ã¨ãªã‚‹åˆ†é›¢æ§‹é€ ã‚’å½¢æˆ  
2. **Finãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ï¼ˆPatterningï¼‰**  
   ArFæ¶²æµ¸/EUVã§å¾®ç´°Finå½¢çŠ¶ã‚’å½¢æˆ â†’ RIEã§é«˜ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”åŒ–ï¼ˆCDç²¾åº¦ï¼šâ‰¦2nmï¼‰  
3. **Finé…¸åŒ–å‡¦ç†ï¼ˆOptionalï¼‰**  
   ç†±é…¸åŒ–ã§Finã‚¨ãƒƒã‚¸ã‚’ãƒ©ã‚¦ãƒ³ãƒ‰åŒ–ãƒ»å¯¸æ³•å¾®èª¿æ•´  
4. **ã‚²ãƒ¼ãƒˆã‚¹ã‚¿ãƒƒã‚¯å½¢æˆï¼ˆGate Stackï¼‰**  
   ãƒã‚¤ké…¸åŒ–è†œï¼ˆä¾‹ï¼šHfOâ‚‚ï¼‰ï¼‹ãƒ¡ã‚¿ãƒ«ã‚²ãƒ¼ãƒˆï¼ˆä¾‹ï¼šTiNï¼‰ã‚’**3é¢æˆè†œ**  
5. **ã‚²ãƒ¼ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ãƒ»ã‚½ãƒ¼ã‚¹/ãƒ‰ãƒ¬ã‚¤ãƒ³å½¢æˆ**  
   Dummy Gateæ–¹å¼ã‚„Gate Firstæ–¹å¼ã€‚ã‚·ãƒªã‚µã‚¤ãƒ‰å½¢æˆã‚„ã‚¨ãƒ”æˆé•·ãªã©å«ã‚€

> ğŸ“ è©³ç´°ã¯è£œè¶³è³‡æ–™ [appendixf1_01_finfetflow.md](./appendixf1_01_finfetflow.md) ã‚’å‚ç…§

---

## ğŸ§  1.2.4 FinFETã¨è¨­è¨ˆã®é–¢ä¿‚  
### Design Implications of FinFET

- **Finæ•° = ãƒãƒ£ãƒãƒ«å¹…ã®å˜ä½ï¼ˆDiscrete Widthï¼‰**  
  â†’ 1Fin, 2Fin, 3Finâ€¦ã¨**æ®µéšçš„ãªè¨­è¨ˆ**ã«ãªã‚‹ï¼ˆé€£ç¶šWæŒ‡å®šä¸å¯ï¼‰

- **PDKåˆ¶ç´„ï¼ˆDesign Rulesï¼‰**  
  - æœ€å°Finãƒ”ãƒƒãƒã€Finé«˜ã•åˆ¶é™ã€ã‚²ãƒ¼ãƒˆä¸‹Finåˆ‡æ–­å¯å¦ãªã©ãŒæ±ºã¾ã£ã¦ã„ã‚‹  
  - **é…ç½®ã¯è¨­è¨ˆã‚°ãƒªãƒƒãƒ‰ã«æ•´åˆ**ã•ã›ã‚‹å¿…è¦ãŒã‚ã‚‹

- **å¯„ç”Ÿè¦ç´  / Parasitic Effects**  
  - é«˜ã‚¢ã‚¹ãƒšã‚¯ãƒˆFinã«ã‚ˆã‚‹**å¯„ç”Ÿå®¹é‡ãƒ»GIDLãƒ»SSåŠ£åŒ–**ãªã©ã«æ³¨æ„  
  - é…ç·šã¨ã®3D RCæŠ½å‡ºãŒå¿…é ˆ

---

## ğŸ–¼ å›³ç‰ˆãƒªãƒ³ã‚¯ï¼ˆäºˆå®š / Planned Imagesï¼‰

- `images/finfet_structure.png`  
  â†’ FinFETã®æ–­é¢æ§‹é€ å›³ï¼ˆFinï¼‹ã‚²ãƒ¼ãƒˆã®é–¢ä¿‚ï¼‰  
- `images/finfet_gate_wrap.png`  
  â†’ ä¸‰é¢ã‚²ãƒ¼ãƒˆåˆ¶å¾¡ã®æ¨¡å¼å›³ï¼ˆTri-Gate vs Planarï¼‰

---

## âœ… ã¾ã¨ã‚ / Summary

FinFETã¯ã€ãƒ—ãƒ¬ãƒ¼ãƒŠæ§‹é€ ã§ã¯åˆ¶å¾¡ã§ããªã‹ã£ãŸSCEã‚„DIBLã¨ã„ã£ãŸ**ç‰©ç†é™ç•Œã‚’æ ¹æœ¬ã‹ã‚‰è§£æ±ºã™ã‚‹æ§‹é€ æ”¹é©**ã§ã—ãŸã€‚  
22nmä¸–ä»£ä»¥é™ã®ä¸»æµãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã§ã‚ã‚Šã€Finæ•°ã«ã‚ˆã‚‹è¨­è¨ˆã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã‚„**PDKä¾å­˜ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåˆ¶ç´„**ã¸ã®ç†è§£ãŒå¿…è¦ä¸å¯æ¬ ã§ã™ã€‚

FinFET overcomes the fundamental limitations of planar MOSFETs by introducing 3D gate control. It has become the mainstream transistor architecture from the 22nm node onward. Designers must understand discrete fin-based scaling and PDK constraints to effectively utilize FinFET technology.

---

ğŸ“˜ æ¬¡ç¯€ï¼š[1.3 GAAæ§‹é€ ã¨Multi-NanosheetæŠ€è¡“](f1_3_gaa.md)

---

[â† æˆ»ã‚‹ / Back to Special Chapter 1 Top](../f_chapter1_finfet_gaa/README.md)
