`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is StructByMemberStateL3MembersModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module StructByMemberStateL3MembersModule_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire Clock,
	input wire Reset,
	input wire [0:0] iL1_L1OptionalValue,
	input wire iL1_L1RequiredValue,
	input wire [1:0] iL1_L20_L2OptionalValue,
	input wire iL1_L20_L3_L3OptionalValue,
	input wire signed [15:0] iL1_L20_L3_L3RequiredValue,
	input wire iL1_L20_L3Tuple_Item1,
	input wire iL1_L20_L3Tuple_Item2_L3OptionalValue,
	input wire signed [15:0] iL1_L20_L3Tuple_Item2_L3RequiredValue,
	input wire [1:0] iL1_L21_L2OptionalValue,
	input wire iL1_L21_L3_L3OptionalValue,
	input wire signed [15:0] iL1_L21_L3_L3RequiredValue,
	input wire iL1_L21_L3Tuple_Item1,
	input wire iL1_L21_L3Tuple_Item2_L3OptionalValue,
	input wire signed [15:0] iL1_L21_L3Tuple_Item2_L3RequiredValue,
	output wire [0:0] oL1_L1OptionalValue,
	output wire oL1_L1RequiredValue,
	output wire [1:0] oL1_L20_L2OptionalValue,
	output wire oL1_L20_L3_L3OptionalValue,
	output wire signed [15:0] oL1_L20_L3_L3RequiredValue,
	output wire oL1_L20_L3Tuple_Item1,
	output wire oL1_L20_L3Tuple_Item2_L3OptionalValue,
	output wire signed [15:0] oL1_L20_L3Tuple_Item2_L3RequiredValue,
	output wire [1:0] oL1_L21_L2OptionalValue,
	output wire oL1_L21_L3_L3OptionalValue,
	output wire signed [15:0] oL1_L21_L3_L3RequiredValue,
	output wire oL1_L21_L3Tuple_Item1,
	output wire oL1_L21_L3Tuple_Item2_L3OptionalValue,
	output wire signed [15:0] oL1_L21_L3Tuple_Item2_L3RequiredValue
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire [36: 0] State_sL1_L2Default = 37'b0000000000000000000000000000000000000;
	wire [0: 0] Inputs_iL1_L1OptionalValue;
	wire Inputs_iL1_L1RequiredValue;
	reg [0: 0] NextState_sL1_L1OptionalValue;
	reg NextState_sL1_L1RequiredValue;
	wire [36: 0] StructByMemberStateModule_L89F17L106T18_Object;
	wire [16: 0] StructByMemberStateModule_L100F25L104T26_Object;
	wire [17: 0] StructByMemberStateModule_L98F21L105T22_Tuple;
	reg [0: 0] State_sL1_L1OptionalValue = 1'b0;
	wire [0: 0] State_sL1_L1OptionalValueDefault = 1'b0;
	reg State_sL1_L1RequiredValue = 1'b0;
	wire State_sL1_L1RequiredValueDefault = 1'b0;
	wire [36 : 0] Inputs_iL1_L2 [0 : 1];
	integer State_sL1_L2_Iterator;
	reg [36 : 0] State_sL1_L2 [0 : 1];
	initial
	begin : Init_State_sL1_L2
		for (State_sL1_L2_Iterator = 0; State_sL1_L2_Iterator < 2; State_sL1_L2_Iterator = State_sL1_L2_Iterator + 1)
			State_sL1_L2[State_sL1_L2_Iterator] = 0;
	end
	integer NextState_sL1_L2_Iterator;
	reg [36 : 0] NextState_sL1_L2 [0 : 1];
	initial
	begin : Init_NextState_sL1_L2
		for (NextState_sL1_L2_Iterator = 0; NextState_sL1_L2_Iterator < 2; NextState_sL1_L2_Iterator = NextState_sL1_L2_Iterator + 1)
			NextState_sL1_L2[NextState_sL1_L2_Iterator] = 0;
	end
	wire [36 : 0] StructByMemberStateModule_L86F18L107T14_Enumerable [0 : 1];
	always @ (posedge Clock)
	begin
		if ((Reset == 1))
		begin
			State_sL1_L1OptionalValue <= State_sL1_L1OptionalValueDefault;
			State_sL1_L1RequiredValue <= State_sL1_L1RequiredValueDefault;
		end
		else
		begin
			State_sL1_L1OptionalValue <= NextState_sL1_L1OptionalValue;
			State_sL1_L1RequiredValue <= NextState_sL1_L1RequiredValue;
		end
	end
	always @ (posedge Clock)
	begin
		if ((Reset == 1))
		begin
			for (State_sL1_L2_Iterator = 0; (State_sL1_L2_Iterator < 2); State_sL1_L2_Iterator = (State_sL1_L2_Iterator + 1))
			begin
				State_sL1_L2[State_sL1_L2_Iterator] <= State_sL1_L2Default;
			end
		end
		else
		begin
			for (State_sL1_L2_Iterator = 0; (State_sL1_L2_Iterator < 2); State_sL1_L2_Iterator = (State_sL1_L2_Iterator + 1))
			begin
				State_sL1_L2[State_sL1_L2_Iterator] <= NextState_sL1_L2[State_sL1_L2_Iterator];
			end
		end
	end
	always @ (*)
	begin
		NextState_sL1_L2_Iterator = 0;
		for (NextState_sL1_L2_Iterator = 0; (NextState_sL1_L2_Iterator < 2); NextState_sL1_L2_Iterator = (NextState_sL1_L2_Iterator + 1))
		begin
			NextState_sL1_L2[NextState_sL1_L2_Iterator] = State_sL1_L2[NextState_sL1_L2_Iterator];
		end
		NextState_sL1_L1OptionalValue = State_sL1_L1OptionalValue;
		NextState_sL1_L1RequiredValue = State_sL1_L1RequiredValue;
		NextState_sL1_L1OptionalValue = Inputs_iL1_L1OptionalValue;
		NextState_sL1_L1RequiredValue = Inputs_iL1_L1RequiredValue;
		NextState_sL1_L2[0] = Inputs_iL1_L2[0];
		NextState_sL1_L2[1] = Inputs_iL1_L2[1];
	end
	assign Inputs_iL1_L1OptionalValue = iL1_L1OptionalValue;
	assign Inputs_iL1_L1RequiredValue = iL1_L1RequiredValue;
	assign Inputs_iL1_L2[0][36] = iL1_L20_L3Tuple_Item1;
	assign Inputs_iL1_L2[0][35:20] = iL1_L20_L3Tuple_Item2_L3RequiredValue;
	assign Inputs_iL1_L2[0][19] = iL1_L20_L3Tuple_Item2_L3OptionalValue;
	assign Inputs_iL1_L2[0][18:3] = iL1_L20_L3_L3RequiredValue;
	assign Inputs_iL1_L2[0][2] = iL1_L20_L3_L3OptionalValue;
	assign Inputs_iL1_L2[0][1:0] = iL1_L20_L2OptionalValue;
	assign Inputs_iL1_L2[1][36] = iL1_L21_L3Tuple_Item1;
	assign Inputs_iL1_L2[1][35:20] = iL1_L21_L3Tuple_Item2_L3RequiredValue;
	assign Inputs_iL1_L2[1][19] = iL1_L21_L3Tuple_Item2_L3OptionalValue;
	assign Inputs_iL1_L2[1][18:3] = iL1_L21_L3_L3RequiredValue;
	assign Inputs_iL1_L2[1][2] = iL1_L21_L3_L3OptionalValue;
	assign Inputs_iL1_L2[1][1:0] = iL1_L21_L2OptionalValue;
	assign StructByMemberStateModule_L89F17L106T18_Object[1:0] = State_sL1_L2[1][1:0];
	assign StructByMemberStateModule_L89F17L106T18_Object[2] = State_sL1_L2[1][2];
	assign StructByMemberStateModule_L89F17L106T18_Object[18:3] = State_sL1_L2[1][18:3];
	assign StructByMemberStateModule_L100F25L104T26_Object[0] = State_sL1_L2[1][19];
	assign StructByMemberStateModule_L100F25L104T26_Object[16:1] = State_sL1_L2[1][35:20];
	assign StructByMemberStateModule_L98F21L105T22_Tuple[17] = State_sL1_L2[1][36];
	assign StructByMemberStateModule_L98F21L105T22_Tuple[16:0] = StructByMemberStateModule_L100F25L104T26_Object;
	assign StructByMemberStateModule_L89F17L106T18_Object[36:19] = StructByMemberStateModule_L98F21L105T22_Tuple;
	assign StructByMemberStateModule_L86F18L107T14_Enumerable[0] = State_sL1_L2[0];
	assign StructByMemberStateModule_L86F18L107T14_Enumerable[1] = StructByMemberStateModule_L89F17L106T18_Object;
	assign oL1_L1OptionalValue = State_sL1_L1OptionalValue;
	assign oL1_L1RequiredValue = State_sL1_L1RequiredValue;
	assign oL1_L20_L3Tuple_Item1 = StructByMemberStateModule_L86F18L107T14_Enumerable[0][36];
	assign oL1_L20_L3Tuple_Item2_L3RequiredValue = StructByMemberStateModule_L86F18L107T14_Enumerable[0][35:20];
	assign oL1_L20_L3Tuple_Item2_L3OptionalValue = StructByMemberStateModule_L86F18L107T14_Enumerable[0][19];
	assign oL1_L20_L3_L3RequiredValue = StructByMemberStateModule_L86F18L107T14_Enumerable[0][18:3];
	assign oL1_L20_L3_L3OptionalValue = StructByMemberStateModule_L86F18L107T14_Enumerable[0][2];
	assign oL1_L20_L2OptionalValue = StructByMemberStateModule_L86F18L107T14_Enumerable[0][1:0];
	assign oL1_L21_L3Tuple_Item1 = StructByMemberStateModule_L86F18L107T14_Enumerable[1][36];
	assign oL1_L21_L3Tuple_Item2_L3RequiredValue = StructByMemberStateModule_L86F18L107T14_Enumerable[1][35:20];
	assign oL1_L21_L3Tuple_Item2_L3OptionalValue = StructByMemberStateModule_L86F18L107T14_Enumerable[1][19];
	assign oL1_L21_L3_L3RequiredValue = StructByMemberStateModule_L86F18L107T14_Enumerable[1][18:3];
	assign oL1_L21_L3_L3OptionalValue = StructByMemberStateModule_L86F18L107T14_Enumerable[1][2];
	assign oL1_L21_L2OptionalValue = StructByMemberStateModule_L86F18L107T14_Enumerable[1][1:0];
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
