Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 13:58:32 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.274     -397.474                    153                 3034        0.066        0.000                      0                 3034        4.500        0.000                       0                  1113  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.274     -397.474                    153                 3034        0.066        0.000                      0                 3034        4.500        0.000                       0                  1113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          153  Failing Endpoints,  Worst Slack       -9.274ns,  Total Violation     -397.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.274ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.151ns  (logic 10.085ns (52.659%)  route 9.066ns (47.341%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.788     5.391    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.791     6.638    dropControl/failHole4/address_fb12[5]
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.762 r  dropControl/failHole4/address_fb12_i_46/O
                         net (fo=1, routed)           0.282     7.044    dropControl/failHole4/address_fb12_i_46_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.168 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.799     7.967    dropControl/failHole4/conflict_reg_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  dropControl/failHole4/address_fb1_reg_i_25/O
                         net (fo=2, routed)           0.315     8.406    dropControl/winHole/address_fb1_reg_7
    SLICE_X52Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.530 r  dropControl/winHole/address_fb1_reg_i_15__0/O
                         net (fo=16, routed)          1.375     9.905    dropControl/failHole1/conflict2__4_0[2]
    SLICE_X25Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.303 r  dropControl/failHole1/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.312    dropControl/failHole1/conflict3_inferred__0/i__carry_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  dropControl/failHole1/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.426    dropControl/failHole1/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.665 r  dropControl/failHole1/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.427    12.092    dropControl/failHole1/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    16.306 r  dropControl/failHole1/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.308    dropControl/failHole1/conflict2__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.826 r  dropControl/failHole1/conflict2__4/P[0]
                         net (fo=2, routed)           1.109    18.935    dropControl/failHole1/conflict2__4_n_105
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124    19.059 r  dropControl/failHole1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.059    dropControl/failHole1/i__carry_i_3__1_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.609 r  dropControl/failHole1/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.609    dropControl/failHole1/conflict2_inferred__0/i__carry_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.943 r  dropControl/failHole1/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.962    20.905    dropControl/failHole1/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.303    21.208 r  dropControl/failHole1/conflict1_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    21.208    dropControl/failHole1/conflict1_carry__4_i_3__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.758 r  dropControl/failHole1/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.758    dropControl/failHole1/conflict1_carry__4_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.997 f  dropControl/failHole1/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.552    22.549    dropControl/failHole1/conflict1_carry__5_n_5
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.302    22.851 f  dropControl/failHole1/conflict_i_7__1/O
                         net (fo=1, routed)           0.552    23.404    dropControl/failHole1/conflict_i_7__1_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.528 f  dropControl/failHole1/conflict_i_3__1/O
                         net (fo=1, routed)           0.891    24.418    dropControl/failHole1/conflict_i_3__1_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.542 r  dropControl/failHole1/conflict_i_1__1/O
                         net (fo=1, routed)           0.000    24.542    dropControl/failHole1/conflict_i_1__1_n_0
    SLICE_X52Y27         FDRE                                         r  dropControl/failHole1/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.655    15.077    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  dropControl/failHole1/conflict_reg/C
                         clock pessimism              0.195    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)        0.031    15.268    dropControl/failHole1/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -24.542    
  -------------------------------------------------------------------
                         slack                                 -9.274    

Slack (VIOLATED) :        -9.132ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.009ns  (logic 10.277ns (54.064%)  route 8.732ns (45.936%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.788     5.391    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.791     6.638    dropControl/failHole4/address_fb12[5]
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.762 r  dropControl/failHole4/address_fb12_i_46/O
                         net (fo=1, routed)           0.282     7.044    dropControl/failHole4/address_fb12_i_46_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.168 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.966     8.134    dropControl/failHole6/address_fb12_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.258 r  dropControl/failHole6/address_fb12_i_20/O
                         net (fo=2, routed)           0.416     8.674    dropControl/winHole/address_fb12_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.798 r  dropControl/winHole/address_fb12_i_11/O
                         net (fo=16, routed)          1.121     9.919    dropControl/winHole/wh_pos_y_reg[7][2]
    SLICE_X32Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.043 r  dropControl/winHole/conflict3_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000    10.043    dropControl/failHole3/conflict2__1_1[2]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.441 r  dropControl/failHole3/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    dropControl/failHole3/conflict3_carry__0_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.775 r  dropControl/failHole3/conflict3_carry__1/O[1]
                         net (fo=4, routed)           1.152    11.927    dropControl/failHole3/conflict3_carry__1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    16.142 r  dropControl/failHole3/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.144    dropControl/failHole3/conflict2__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.662 r  dropControl/failHole3/conflict2__1/P[0]
                         net (fo=2, routed)           1.388    19.050    dropControl/failHole3/conflict2__1_n_105
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.124    19.174 r  dropControl/failHole3/conflict2_carry_i_3__3/O
                         net (fo=1, routed)           0.000    19.174    dropControl/failHole3/conflict2_carry_i_3__3_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.724 r  dropControl/failHole3/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.724    dropControl/failHole3/conflict2_carry_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.838 r  dropControl/failHole3/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.838    dropControl/failHole3/conflict2_carry__0_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.172 r  dropControl/failHole3/conflict2_carry__1/O[1]
                         net (fo=1, routed)           1.166    21.338    dropControl/failHole3/conflict2_carry__1_n_6
    SLICE_X53Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.641 r  dropControl/failHole3/conflict1_carry__5_i_3__3/O
                         net (fo=1, routed)           0.000    21.641    dropControl/failHole3/conflict1_carry__5_i_3__3_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.191 r  dropControl/failHole3/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.191    dropControl/failHole3/conflict1_carry__5_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.525 f  dropControl/failHole3/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.819    23.345    dropControl/failHole3/conflict1_carry__6_n_6
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.303    23.648 f  dropControl/failHole3/conflict_i_2__3/O
                         net (fo=1, routed)           0.628    24.276    dropControl/failHole3/conflict_i_2__3_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.400 r  dropControl/failHole3/conflict_i_1__3/O
                         net (fo=1, routed)           0.000    24.400    dropControl/failHole3/conflict_i_1__3_n_0
    SLICE_X52Y26         FDRE                                         r  dropControl/failHole3/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.654    15.076    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  dropControl/failHole3/conflict_reg/C
                         clock pessimism              0.195    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)        0.031    15.267    dropControl/failHole3/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -24.400    
  -------------------------------------------------------------------
                         slack                                 -9.132    

Slack (VIOLATED) :        -9.011ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.903ns  (logic 10.149ns (53.691%)  route 8.754ns (46.309%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.778     5.381    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.842     6.679    dropControl/failHole4/address_fb12[4]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.803 r  dropControl/failHole4/address_fb12_i_46/O
                         net (fo=1, routed)           0.282     7.085    dropControl/failHole4/address_fb12_i_46_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.209 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.882     8.091    dropControl/winHole/address_fb12_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.215 f  dropControl/winHole/address_fb12_i_25/O
                         net (fo=2, routed)           0.176     8.391    dropControl/winHole/address_fb12_i_25_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.515 r  dropControl/winHole/address_fb12_i_16/O
                         net (fo=16, routed)          1.546    10.061    dropControl/winHole/DI[1]
    SLICE_X74Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.581 r  dropControl/winHole/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.581    dropControl/winHole/conflict3_carry_n_0
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.698 r  dropControl/winHole/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.698    dropControl/winHole/conflict3_carry__0_n_0
    SLICE_X74Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.021 r  dropControl/winHole/conflict3_carry__1/O[1]
                         net (fo=4, routed)           1.037    12.058    dropControl/winHole/conflict3_carry__1_n_6
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    16.276 r  dropControl/winHole/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.278    dropControl/winHole/conflict2__0_n_106
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.796 r  dropControl/winHole/conflict2__1/P[2]
                         net (fo=2, routed)           1.223    19.019    dropControl/winHole/conflict2__1_n_103
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    19.143 r  dropControl/winHole/conflict2_carry_i_1__0/O
                         net (fo=1, routed)           0.000    19.143    dropControl/winHole/conflict2_carry_i_1__0_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.544 r  dropControl/winHole/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.544    dropControl/winHole/conflict2_carry_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.878 r  dropControl/winHole/conflict2_carry__0/O[1]
                         net (fo=1, routed)           1.110    20.988    dropControl/winHole/conflict2_carry__0_n_6
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.303    21.291 r  dropControl/winHole/conflict1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    21.291    dropControl/winHole/conflict1_carry__4_i_3__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.841 r  dropControl/winHole/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.841    dropControl/winHole/conflict1_carry__4_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.080 f  dropControl/winHole/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.836    22.916    dropControl/winHole/conflict1_carry__5_n_5
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.302    23.218 f  dropControl/winHole/conflict_i_7__0/O
                         net (fo=1, routed)           0.500    23.718    dropControl/winHole/conflict_i_7__0_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124    23.842 f  dropControl/winHole/conflict_i_3__0/O
                         net (fo=1, routed)           0.317    24.159    dropControl/winHole/conflict_i_3__0_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.124    24.283 r  dropControl/winHole/conflict_i_1__0/O
                         net (fo=1, routed)           0.000    24.283    dropControl/winHole/conflict_i_1__0_n_0
    SLICE_X51Y25         FDRE                                         r  dropControl/winHole/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.659    15.081    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  dropControl/winHole/conflict_reg/C
                         clock pessimism              0.195    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.031    15.272    dropControl/winHole/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -24.283    
  -------------------------------------------------------------------
                         slack                                 -9.011    

Slack (VIOLATED) :        -8.991ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.870ns  (logic 10.435ns (55.300%)  route 8.435ns (44.700%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.788     5.391    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.791     6.638    dropControl/failHole4/address_fb12[5]
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.762 r  dropControl/failHole4/address_fb12_i_46/O
                         net (fo=1, routed)           0.282     7.044    dropControl/failHole4/address_fb12_i_46_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.168 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.882     8.050    dropControl/winHole/address_fb12_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.174 f  dropControl/winHole/address_fb12_i_25/O
                         net (fo=2, routed)           0.176     8.350    dropControl/winHole/address_fb12_i_25_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.474 r  dropControl/winHole/address_fb12_i_16/O
                         net (fo=16, routed)          0.843     9.316    dropControl/winHole/DI[1]
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.440 r  dropControl/winHole/conflict3_carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.440    dropControl/failHole5/S[1]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.990 r  dropControl/failHole5/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.990    dropControl/failHole5/conflict3_carry_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.229 r  dropControl/failHole5/conflict3_carry__0/O[2]
                         net (fo=4, routed)           1.606    11.836    dropControl/failHole5/conflict3_carry__0_n_5
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    16.050 r  dropControl/failHole5/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.052    dropControl/failHole5/conflict2__0_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.570 r  dropControl/failHole5/conflict2__1/P[0]
                         net (fo=2, routed)           0.962    18.532    dropControl/failHole5/conflict2__1_n_105
    SLICE_X77Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.656 r  dropControl/failHole5/conflict2_carry_i_3__5/O
                         net (fo=1, routed)           0.000    18.656    dropControl/failHole5/conflict2_carry_i_3__5_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.206 r  dropControl/failHole5/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.206    dropControl/failHole5/conflict2_carry_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.540 r  dropControl/failHole5/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.796    20.336    dropControl/failHole5/conflict2_carry__0_n_6
    SLICE_X74Y30         LUT2 (Prop_lut2_I1_O)        0.303    20.639 r  dropControl/failHole5/conflict1_carry__4_i_3__5/O
                         net (fo=1, routed)           0.000    20.639    dropControl/failHole5/conflict1_carry__4_i_3__5_n_0
    SLICE_X74Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.172 r  dropControl/failHole5/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.172    dropControl/failHole5/conflict1_carry__4_n_0
    SLICE_X74Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.289 r  dropControl/failHole5/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.289    dropControl/failHole5/conflict1_carry__5_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.612 f  dropControl/failHole5/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.948    22.560    dropControl/failHole5/conflict1_carry__6_n_6
    SLICE_X61Y32         LUT4 (Prop_lut4_I3_O)        0.306    22.866 f  dropControl/failHole5/conflict_i_5__5/O
                         net (fo=1, routed)           0.394    23.260    dropControl/failHole5/conflict_i_5__5_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124    23.384 f  dropControl/failHole5/conflict_i_2__5/O
                         net (fo=1, routed)           0.753    24.137    dropControl/failHole5/conflict_i_2__5_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.261 r  dropControl/failHole5/conflict_i_1__5/O
                         net (fo=1, routed)           0.000    24.261    dropControl/failHole5/conflict_i_1__5_n_0
    SLICE_X52Y27         FDRE                                         r  dropControl/failHole5/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.655    15.077    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  dropControl/failHole5/conflict_reg/C
                         clock pessimism              0.195    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)        0.032    15.269    dropControl/failHole5/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -24.261    
  -------------------------------------------------------------------
                         slack                                 -8.991    

Slack (VIOLATED) :        -8.973ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole6/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 9.798ns (51.982%)  route 9.051ns (48.018%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 15.074 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.788     5.391    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.791     6.638    dropControl/failHole4/address_fb12[5]
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.762 r  dropControl/failHole4/address_fb12_i_46/O
                         net (fo=1, routed)           0.282     7.044    dropControl/failHole4/address_fb12_i_46_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.168 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.799     7.967    dropControl/failHole4/conflict_reg_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.091 r  dropControl/failHole4/address_fb1_reg_i_25/O
                         net (fo=2, routed)           0.315     8.406    dropControl/winHole/address_fb1_reg_7
    SLICE_X52Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.530 r  dropControl/winHole/address_fb1_reg_i_15__0/O
                         net (fo=16, routed)          1.180     9.710    dropControl/failHole6/conflict2__4_0[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.114 r  dropControl/failHole6/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.123    dropControl/failHole6/conflict3_inferred__0/i__carry_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  dropControl/failHole6/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.240    dropControl/failHole6/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  dropControl/failHole6/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.461    11.940    dropControl/failHole6/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    16.153 r  dropControl/failHole6/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.056    16.209    dropControl/failHole6/conflict2__3_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.727 r  dropControl/failHole6/conflict2__4/P[0]
                         net (fo=2, routed)           0.954    18.681    dropControl/failHole6/conflict2__4_n_105
    SLICE_X75Y23         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  dropControl/failHole6/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    18.805    dropControl/failHole6/i__carry_i_3__6_n_0
    SLICE_X75Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.355 r  dropControl/failHole6/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.355    dropControl/failHole6/conflict2_inferred__0/i__carry_n_0
    SLICE_X75Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.577 r  dropControl/failHole6/conflict2_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.054    20.632    dropControl/failHole6/conflict2_inferred__0/i__carry__0_n_7
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.299    20.931 r  dropControl/failHole6/conflict1_carry__4_i_4__6/O
                         net (fo=1, routed)           0.000    20.931    dropControl/failHole6/conflict1_carry__4_i_4__6_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.537 f  dropControl/failHole6/conflict1_carry__4/O[3]
                         net (fo=1, routed)           0.724    22.260    dropControl/failHole6/conflict1_carry__4_n_4
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.306    22.566 f  dropControl/failHole6/conflict_i_5__6/O
                         net (fo=1, routed)           0.855    23.421    dropControl/failHole6/conflict_i_5__6_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.124    23.545 f  dropControl/failHole6/conflict_i_2__6/O
                         net (fo=1, routed)           0.571    24.116    dropControl/failHole6/conflict_i_2__6_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.124    24.240 r  dropControl/failHole6/conflict_i_1__6/O
                         net (fo=1, routed)           0.000    24.240    dropControl/failHole6/conflict_i_1__6_n_0
    SLICE_X55Y25         FDRE                                         r  dropControl/failHole6/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.652    15.074    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  dropControl/failHole6/conflict_reg/C
                         clock pessimism              0.195    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X55Y25         FDRE (Setup_fdre_C_D)        0.032    15.266    dropControl/failHole6/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -24.240    
  -------------------------------------------------------------------
                         slack                                 -8.973    

Slack (VIOLATED) :        -8.839ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole7/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.734ns  (logic 9.957ns (53.151%)  route 8.777ns (46.849%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.778     5.381    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.842     6.679    dropControl/failHole4/address_fb12[4]
    SLICE_X54Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.803 r  dropControl/failHole4/address_fb12_i_46/O
                         net (fo=1, routed)           0.282     7.085    dropControl/failHole4/address_fb12_i_46_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.209 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.776     7.985    dropControl/failHole4/conflict_reg_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.109 r  dropControl/failHole4/address_fb1_reg_i_20__0/O
                         net (fo=2, routed)           0.444     8.553    dropControl/winHole/address_fb1_reg_1
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.677 r  dropControl/winHole/address_fb1_reg_i_10/O
                         net (fo=16, routed)          1.335    10.012    dropControl/winHole/FSM_sequential_game_state_reg[0][3]
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    10.136 r  dropControl/winHole/i__carry__0_i_1__8/O
                         net (fo=1, routed)           0.000    10.136    dropControl/failHole7/conflict2__4_3[3]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.537 r  dropControl/failHole7/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.537    dropControl/failHole7/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.776 r  dropControl/failHole7/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.247    12.023    dropControl/failHole7/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214    16.237 r  dropControl/failHole7/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.239    dropControl/failHole7/conflict2__3_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.757 r  dropControl/failHole7/conflict2__4/P[0]
                         net (fo=2, routed)           0.988    18.744    dropControl/failHole7/conflict2__4_n_105
    SLICE_X23Y37         LUT2 (Prop_lut2_I0_O)        0.124    18.868 r  dropControl/failHole7/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    18.868    dropControl/failHole7/i__carry_i_3__7_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.418 r  dropControl/failHole7/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.418    dropControl/failHole7/conflict2_inferred__0/i__carry_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.752 r  dropControl/failHole7/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.305    21.057    dropControl/failHole7/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.303    21.360 r  dropControl/failHole7/conflict1_carry__4_i_3__7/O
                         net (fo=1, routed)           0.000    21.360    dropControl/failHole7/conflict1_carry__4_i_3__7_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.003 f  dropControl/failHole7/conflict1_carry__4/O[3]
                         net (fo=1, routed)           0.812    22.815    dropControl/failHole7/conflict1_carry__4_n_4
    SLICE_X39Y27         LUT4 (Prop_lut4_I0_O)        0.307    23.122 f  dropControl/failHole7/conflict_i_5__7/O
                         net (fo=1, routed)           0.480    23.602    dropControl/failHole7/conflict_i_5__7_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124    23.726 f  dropControl/failHole7/conflict_i_2__7/O
                         net (fo=1, routed)           0.264    23.990    dropControl/failHole7/conflict_i_2__7_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.114 r  dropControl/failHole7/conflict_i_1__7/O
                         net (fo=1, routed)           0.000    24.114    dropControl/failHole7/conflict_i_1__7_n_0
    SLICE_X51Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.662    15.084    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/C
                         clock pessimism              0.195    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X51Y27         FDRE (Setup_fdre_C_D)        0.031    15.275    dropControl/failHole7/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -24.114    
  -------------------------------------------------------------------
                         slack                                 -8.839    

Slack (VIOLATED) :        -8.837ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.712ns  (logic 10.269ns (54.878%)  route 8.443ns (45.122%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns = ( 15.077 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.788     5.391    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.791     6.638    dropControl/failHole4/address_fb12[5]
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.762 r  dropControl/failHole4/address_fb12_i_46/O
                         net (fo=1, routed)           0.282     7.044    dropControl/failHole4/address_fb12_i_46_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.168 r  dropControl/failHole4/address_fb12_i_29__0/O
                         net (fo=17, routed)          0.966     8.134    dropControl/failHole6/address_fb12_1
    SLICE_X52Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.258 r  dropControl/failHole6/address_fb12_i_20/O
                         net (fo=2, routed)           0.416     8.674    dropControl/winHole/address_fb12_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.798 r  dropControl/winHole/address_fb12_i_11/O
                         net (fo=16, routed)          1.085     9.883    dropControl/winHole/wh_pos_y_reg[7][2]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124    10.007 r  dropControl/winHole/conflict3_carry__0_i_2__4/O
                         net (fo=1, routed)           0.000    10.007    dropControl/failHole2/conflict2__1_1[2]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.405 r  dropControl/failHole2/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.405    dropControl/failHole2/conflict3_carry__0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.739 r  dropControl/failHole2/conflict3_carry__1/O[1]
                         net (fo=4, routed)           1.316    12.055    dropControl/failHole2/conflict3_carry__1_n_6
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    16.270 r  dropControl/failHole2/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.272    dropControl/failHole2/conflict2__0_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.790 r  dropControl/failHole2/conflict2__1/P[0]
                         net (fo=2, routed)           0.931    18.721    dropControl/failHole2/conflict2__1_n_105
    SLICE_X16Y28         LUT2 (Prop_lut2_I0_O)        0.124    18.845 r  dropControl/failHole2/conflict2_carry_i_3__2/O
                         net (fo=1, routed)           0.000    18.845    dropControl/failHole2/conflict2_carry_i_3__2_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.395 r  dropControl/failHole2/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.395    dropControl/failHole2/conflict2_carry_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.729 r  dropControl/failHole2/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.459    20.188    dropControl/failHole2/conflict2_carry__0_n_6
    SLICE_X17Y31         LUT2 (Prop_lut2_I1_O)        0.303    20.491 r  dropControl/failHole2/conflict1_carry__4_i_3__2/O
                         net (fo=1, routed)           0.000    20.491    dropControl/failHole2/conflict1_carry__4_i_3__2_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.041 r  dropControl/failHole2/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.041    dropControl/failHole2/conflict1_carry__4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.354 f  dropControl/failHole2/conflict1_carry__5/O[3]
                         net (fo=1, routed)           0.962    22.315    dropControl/failHole2/conflict1_carry__5_n_4
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.306    22.621 f  dropControl/failHole2/conflict_i_8__2/O
                         net (fo=1, routed)           0.444    23.065    dropControl/failHole2/conflict_i_8__2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.189 f  dropControl/failHole2/conflict_i_3__2/O
                         net (fo=1, routed)           0.790    23.979    dropControl/failHole2/conflict_i_3__2_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.103 r  dropControl/failHole2/conflict_i_1__2/O
                         net (fo=1, routed)           0.000    24.103    dropControl/failHole2/conflict_i_1__2_n_0
    SLICE_X52Y27         FDRE                                         r  dropControl/failHole2/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.655    15.077    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  dropControl/failHole2/conflict_reg/C
                         clock pessimism              0.195    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)        0.029    15.266    dropControl/failHole2/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -24.103    
  -------------------------------------------------------------------
                         slack                                 -8.837    

Slack (VIOLATED) :        -8.143ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.119ns  (logic 10.012ns (55.256%)  route 8.107ns (44.744%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.778     5.381    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          1.128     6.964    dropControl/failHole6/conflict_reg_0[0]
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.088 f  dropControl/failHole6/address_fb1_reg_i_44/O
                         net (fo=1, routed)           0.809     7.897    dropControl/failHole6/address_fb1_reg_i_44_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.021 r  dropControl/failHole6/address_fb1_reg_i_27/O
                         net (fo=2, routed)           0.317     8.339    dropControl/winHole/address_fb1_reg_9
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.463 r  dropControl/winHole/address_fb1_reg_i_17__0/O
                         net (fo=16, routed)          1.249     9.712    dropControl/failHole4/conflict2__4_0[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.262 r  dropControl/failHole4/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.262    dropControl/failHole4/conflict3_inferred__0/i__carry_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  dropControl/failHole4/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.379    dropControl/failHole4/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.618 r  dropControl/failHole4/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.923    11.540    dropControl/failHole4/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    15.753 r  dropControl/failHole4/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.755    dropControl/failHole4/conflict2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.273 r  dropControl/failHole4/conflict2__4/P[0]
                         net (fo=2, routed)           0.805    18.079    dropControl/failHole4/conflict2__4_n_105
    SLICE_X58Y42         LUT2 (Prop_lut2_I0_O)        0.124    18.203 r  dropControl/failHole4/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000    18.203    dropControl/failHole4/i__carry_i_3__4_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.736 r  dropControl/failHole4/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.736    dropControl/failHole4/conflict2_inferred__0/i__carry_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.955 r  dropControl/failHole4/conflict2_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           1.073    20.028    dropControl/failHole4/conflict2_inferred__0/i__carry__0_n_7
    SLICE_X58Y32         LUT2 (Prop_lut2_I0_O)        0.295    20.323 r  dropControl/failHole4/conflict1_carry__4_i_4__4/O
                         net (fo=1, routed)           0.000    20.323    dropControl/failHole4/conflict1_carry__4_i_4__4_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.836 r  dropControl/failHole4/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.836    dropControl/failHole4/conflict1_carry__4_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.953 r  dropControl/failHole4/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.953    dropControl/failHole4/conflict1_carry__5_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.268 f  dropControl/failHole4/conflict1_carry__6/O[3]
                         net (fo=1, routed)           1.052    22.319    dropControl/failHole4/conflict1_carry__6_n_4
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.307    22.626 f  dropControl/failHole4/conflict_i_2__4/O
                         net (fo=1, routed)           0.750    23.376    dropControl/failHole4/conflict_i_2__4_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    23.500 r  dropControl/failHole4/conflict_i_1__4/O
                         net (fo=1, routed)           0.000    23.500    dropControl/failHole4/conflict_i_1__4_n_0
    SLICE_X52Y26         FDRE                                         r  dropControl/failHole4/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.654    15.076    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  dropControl/failHole4/conflict_reg/C
                         clock pessimism              0.284    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)        0.032    15.357    dropControl/failHole4/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -23.500    
  -------------------------------------------------------------------
                         slack                                 -8.143    

Slack (VIOLATED) :        -5.295ns  (required time - arrival time)
  Source:                 getAllPos/o_rand_list_reg[11]_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAllPos/genDecide/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.140ns  (logic 9.889ns (65.316%)  route 5.251ns (34.684%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.806     5.409    getAllPos/CLK_IBUF_BUFG
    SLICE_X69Y43         FDRE                                         r  getAllPos/o_rand_list_reg[11]_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  getAllPos/o_rand_list_reg[11]_psdsp/Q
                         net (fo=11, routed)          0.680     6.544    getAllPos/genDecide/conflict2__1_0[1]
    SLICE_X69Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  getAllPos/genDecide/i__carry_i_3__15/O
                         net (fo=1, routed)           0.000     6.668    getAllPos/genDecide/i__carry_i_3__15_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.218 r  getAllPos/genDecide/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.218    getAllPos/genDecide/conflict3_inferred__0/i__carry_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.332    getAllPos/genDecide/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.666 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__1/O[1]
                         net (fo=62, routed)          1.669     9.336    getAllPos/genDecide/conflict3[31]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    13.551 r  getAllPos/genDecide/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    13.553    getAllPos/genDecide/conflict2__3_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.071 r  getAllPos/genDecide/conflict2__4/P[0]
                         net (fo=2, routed)           1.066    16.137    getAllPos/genDecide/conflict2__4_n_105
    SLICE_X78Y55         LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  getAllPos/genDecide/i__carry_i_3/O
                         net (fo=1, routed)           0.000    16.261    getAllPos/genDecide/i__carry_i_3_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.794 r  getAllPos/genDecide/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.794    getAllPos/genDecide/conflict2_inferred__0/i__carry_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.013 r  getAllPos/genDecide/conflict2_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.697    17.710    getAllPos/genDecide/conflict2_inferred__0/i__carry__0_n_7
    SLICE_X79Y56         LUT2 (Prop_lut2_I0_O)        0.295    18.005 r  getAllPos/genDecide/conflict1_carry__4_i_4/O
                         net (fo=1, routed)           0.000    18.005    getAllPos/genDecide/conflict1_carry__4_i_4_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.537 r  getAllPos/genDecide/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.537    getAllPos/genDecide/conflict1_carry__4_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.651 r  getAllPos/genDecide/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.651    getAllPos/genDecide/conflict1_carry__5_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.985 f  getAllPos/genDecide/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.831    19.816    getAllPos/genDecide/conflict1_carry__6_n_6
    SLICE_X81Y57         LUT6 (Prop_lut6_I1_O)        0.303    20.119 r  getAllPos/genDecide/conflict_i_3/O
                         net (fo=1, routed)           0.306    20.425    getAllPos/genDecide/conflict_i_3_n_0
    SLICE_X80Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.549 r  getAllPos/genDecide/conflict_i_1/O
                         net (fo=1, routed)           0.000    20.549    getAllPos/genDecide/conflict_i_1_n_0
    SLICE_X80Y56         FDRE                                         r  getAllPos/genDecide/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.603    15.026    getAllPos/genDecide/CLK_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  getAllPos/genDecide/conflict_reg/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_D)        0.077    15.254    getAllPos/genDecide/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -20.549    
  -------------------------------------------------------------------
                         slack                                 -5.295    

Slack (VIOLATED) :        -3.385ns  (required time - arrival time)
  Source:                 drawScreen/drawLayers/fh_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawFailhole/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.112ns  (logic 6.368ns (52.574%)  route 5.744ns (47.426%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.627     5.230    drawScreen/drawLayers/CLK_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  drawScreen/drawLayers/fh_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  drawScreen/drawLayers/fh_cnt_reg[0]/Q
                         net (fo=39, routed)          3.475     9.160    drawScreen/drawLayers/drawFailhole/address_fb1_reg_3
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.284 r  drawScreen/drawLayers/drawFailhole/address_fb12_i_21__0/O
                         net (fo=1, routed)           0.000     9.284    drawScreen/drawLayers/drawFailhole/address_fb12_i_21__0_n_0
    SLICE_X55Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     9.501 r  drawScreen/drawLayers/drawFailhole/address_fb12_i_10__0/O
                         net (fo=1, routed)           2.268    11.769    drawScreen/drawLayers/drawFailhole/address_fb12_i_10__0_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[0])
                                                      5.571    17.340 r  drawScreen/drawLayers/drawFailhole/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    17.342    drawScreen/drawLayers/drawFailhole/address_fb12_n_153
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawFailhole/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        1.784    15.206    drawScreen/drawLayers/drawFailhole/CLK_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  drawScreen/drawLayers/drawFailhole/address_fb1_reg/CLK
                         clock pessimism              0.187    15.393    
                         clock uncertainty           -0.035    15.357    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.957    drawScreen/drawLayers/drawFailhole/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -17.342    
  -------------------------------------------------------------------
                         slack                                 -3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 moveTheBall/pos_y/next_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/bl_y_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.808%)  route 0.238ns (59.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.622     1.542    moveTheBall/pos_y/CLK_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  moveTheBall/pos_y/next_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  moveTheBall/pos_y/next_pos_reg[9]/Q
                         net (fo=3, routed)           0.238     1.944    moveTheBall/next_pos_y[1]
    SLICE_X52Y27         FDSE                                         r  moveTheBall/bl_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.891     2.056    moveTheBall/CLK_IBUF_BUFG
    SLICE_X52Y27         FDSE                                         r  moveTheBall/bl_y_reg_reg[1]/C
                         clock pessimism             -0.254     1.802    
    SLICE_X52Y27         FDSE (Hold_fdse_C_D)         0.076     1.878    moveTheBall/bl_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl_pos_initial_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.422%)  route 0.252ns (60.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.626     1.546    getAllPos/CLK_IBUF_BUFG
    SLICE_X54Y36         FDRE                                         r  getAllPos/o_rand_list_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  getAllPos/o_rand_list_reg[88]/Q
                         net (fo=2, routed)           0.252     1.962    rand_list[88]
    SLICE_X51Y31         FDRE                                         r  bl_pos_initial_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.896     2.061    CLK_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  bl_pos_initial_x_reg[8]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.070     1.877    bl_pos_initial_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.626     1.546    getAllPos/CLK_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  getAllPos/o_rand_list_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  getAllPos/o_rand_list_reg[68]/Q
                         net (fo=2, routed)           0.268     1.955    rand_list[68]
    SLICE_X50Y28         FDRE                                         r  fh_pos_x_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.893     2.058    CLK_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  fh_pos_x_reg[68]/C
                         clock pessimism             -0.254     1.804    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.059     1.863    fh_pos_x_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_1_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.150%)  route 0.170ns (50.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.628     1.548    drawScreen/CLK_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  drawScreen/address_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.712 r  drawScreen/address_b_reg[3]/Q
                         net (fo=12, routed)          0.170     1.882    drawScreen/vram_b/Q[3]
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.943     2.108    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_5/CLKARDCLK
                         clock pessimism             -0.504     1.604    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.787    drawScreen/vram_b/memory_array_reg_1_5
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_1_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.729%)  route 0.223ns (61.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.628     1.548    drawScreen/CLK_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  drawScreen/address_b_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  drawScreen/address_b_reg[15]/Q
                         net (fo=12, routed)          0.223     1.912    drawScreen/vram_b/Q[15]
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.943     2.108    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_5/CLKARDCLK
                         clock pessimism             -0.483     1.625    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.805    drawScreen/vram_b/memory_array_reg_1_5
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 drawScreen/datain_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_a/memory_array_reg_1_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.104%)  route 0.303ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.637     1.557    drawScreen/CLK_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  drawScreen/datain_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  drawScreen/datain_a_reg[2]/Q
                         net (fo=2, routed)           0.303     2.024    drawScreen/vram_a/memory_array_reg_0_5_0[2]
    RAMB36_X0Y6          RAMB36E1                                     r  drawScreen/vram_a/memory_array_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.951     2.116    drawScreen/vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
                         clock pessimism             -0.504     1.612    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.908    drawScreen/vram_a/memory_array_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawWinhole/address_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/spritebuf/memory_array_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.428%)  route 0.478ns (69.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.576     1.495    drawScreen/drawLayers/drawWinhole/CLK_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  drawScreen/drawLayers/drawWinhole/address_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  drawScreen/drawLayers/drawWinhole/address_s_reg[2]/Q
                         net (fo=1, routed)           0.143     1.802    drawScreen/drawLayers/drawBackground/memory_array_reg_0_0[1]
    SLICE_X9Y53          LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  drawScreen/drawLayers/drawBackground/memory_array_reg_0_i_11/O
                         net (fo=3, routed)           0.335     2.182    drawScreen/spritebuf/i_addr[2]
    RAMB36_X0Y9          RAMB36E1                                     r  drawScreen/spritebuf/memory_array_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.959     2.124    drawScreen/spritebuf/CLK_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  drawScreen/spritebuf/memory_array_reg_0/CLKARDCLK
                         clock pessimism             -0.250     1.874    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.057    drawScreen/spritebuf/memory_array_reg_0
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.859%)  route 0.316ns (69.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.620     1.540    getAllPos/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  getAllPos/o_rand_list_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  getAllPos/o_rand_list_reg[107]/Q
                         net (fo=2, routed)           0.316     1.997    rand_list[107]
    SLICE_X51Y24         FDRE                                         r  fh_pos_y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.889     2.054    CLK_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  fh_pos_y_reg[17]/C
                         clock pessimism             -0.254     1.800    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.066     1.866    fh_pos_y_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawBackground/address_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/spritebuf/memory_array_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.131%)  route 0.485ns (69.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.575     1.494    drawScreen/drawLayers/drawBackground/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  drawScreen/drawLayers/drawBackground/address_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  drawScreen/drawLayers/drawBackground/address_s_reg[6]/Q
                         net (fo=1, routed)           0.051     1.709    drawScreen/drawLayers/drawBackground/address_s__0[6]
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  drawScreen/drawLayers/drawBackground/memory_array_reg_0_i_7/O
                         net (fo=3, routed)           0.434     2.188    drawScreen/spritebuf/i_addr[6]
    RAMB36_X0Y9          RAMB36E1                                     r  drawScreen/spritebuf/memory_array_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.959     2.124    drawScreen/spritebuf/CLK_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  drawScreen/spritebuf/memory_array_reg_0/CLKARDCLK
                         clock pessimism             -0.250     1.874    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.057    drawScreen/spritebuf/memory_array_reg_0
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wh_pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.148ns (36.114%)  route 0.262ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.626     1.546    getAllPos/CLK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  getAllPos/o_rand_list_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  getAllPos/o_rand_list_reg[72]/Q
                         net (fo=2, routed)           0.262     1.956    rand_list[72]
    SLICE_X51Y28         FDRE                                         r  wh_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1117, routed)        0.893     2.058    CLK_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  wh_pos_x_reg[2]/C
                         clock pessimism             -0.254     1.804    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.019     1.823    wh_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y22   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y31  bl_pos_initial_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26  bl_pos_initial_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y20  moveTheBall/bl_y_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y21   drawScreen/address_b_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y21   drawScreen/address_b_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y21   drawScreen/address_b_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28   drawScreen/colour_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y28   drawScreen/colour_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y28   drawScreen/colour_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28   drawScreen/colour_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y25  FSM_sequential_game_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y25  bl_pos_initial_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y25  bl_pos_initial_y_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y24  bl_pos_initial_y_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y24  bl_pos_initial_y_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y31  moveTheBall/bl_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y25  dropControl/failHole6/conflict_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y25  moveTheBall/bl_y_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47  moveTheBall/calc_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47  moveTheBall/calc_cnt_reg[13]/C



